INFO-FLOW: Workspace C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls opened at Sat Apr 12 12:14:22 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/accelerator.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/accelerator.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(13)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/accelerator.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/accelerator.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(14)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/activation.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/activation.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(15)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/activations.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/activations.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(16)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/error.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/error.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(17)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/error.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/error.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(18)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/error.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/layer.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/layer.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(19)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/top.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/top.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(20)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/top.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/top.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/top.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/top.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(21)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/top.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/top.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\GIM_Diabetes\digits_fpga_ready2\digits_features.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\GIM_Diabetes\digits_fpga_ready2\digits_features.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(22)
Execute     add_files C:\GIM_Diabetes\digits_fpga_ready2\digits_features.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\GIM_Diabetes\digits_fpga_ready2\digits_labels.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\GIM_Diabetes\digits_fpga_ready2\digits_labels.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(23)
Execute     add_files C:\GIM_Diabetes\digits_fpga_ready2\digits_labels.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/main.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/main.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(8)
Execute     add_files -tb C:/GIM_Diabetes/digits_fpga_ready2/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/GIM_Diabetes/digits_fpga_ready2/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(9)
Execute     add_files -tb C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h 
INFO: [HLS 200-10] Adding test bench file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(10)
Execute     add_files -tb C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h 
INFO: [HLS 200-10] Adding test bench file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' to the project
Command     add_files done; 1.803 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=top' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=top' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(7)
Execute     set_top top 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 0.866 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.207 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.092 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(11)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(12)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.997 sec.
Execute   apply_ini C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.138 seconds; current allocated memory: 141.395 MB.
Execute       set_directive_top top -name=top 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../top.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../top.cpp -foptimization-record-file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.cpp.clang.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/clang.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5561] missing argument for 'variable' (../layer.h:106:9)
WARNING: [HLS 207-5561] missing argument for 'variable' (../layer.h:107:9)
WARNING: [HLS 207-5561] missing argument for 'variable' (../layer.h:108:9)
WARNING: [HLS 207-5561] missing argument for 'variable' (../accelerator.h:99:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 13.71 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 14.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 14.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 19.051 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'final_error', please check that the variable exists in the same scope as the pragma. (../accelerator.h:108:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'net', please check that the variable exists in the same scope as the pragma. (../layer.h:147:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'net', please check that the variable exists in the same scope as the pragma. (../layer.h:148:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'net', please check that the variable exists in the same scope as the pragma. (../layer.h:149:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'net', please check that the variable exists in the same scope as the pragma. (../layer.h:192:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'weights', please check that the variable exists in the same scope as the pragma. (../layer.h:238:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'weights', please check that the variable exists in the same scope as the pragma. (../layer.h:239:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'weights', please check that the variable exists in the same scope as the pragma. (../layer.h:240:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'biases', please check that the variable exists in the same scope as the pragma. (../layer.h:245:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'biases', please check that the variable exists in the same scope as the pragma. (../layer.h:246:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'biases', please check that the variable exists in the same scope as the pragma. (../layer.h:247:9)
INFO: [HLS 200-10] Analyzing design file '../error.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../error.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../error.cpp -foptimization-record-file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.cpp.clang.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/clang.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.546 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.617 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.073 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp.clang.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../activation.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../activation.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../activation.cpp -foptimization-record-file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.cpp.clang.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/clang.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp.clang.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../accelerator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../accelerator.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../accelerator.cpp -foptimization-record-file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.cpp.clang.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/clang.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp.clang.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 94.041 seconds; current allocated memory: 145.602 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.g.bc" "C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.g.bc" "C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.g.bc" "C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.g.bc C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/error.g.bc C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/activation.g.bc C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator.g.bc -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.0.bc > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.253 sec.
Execute       run_link_or_opt -opt -out C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.342 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.996 sec.
Execute       run_link_or_opt -opt -out C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 2.116 sec.
Execute       run_link_or_opt -out C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.33 sec.
Execute       run_link_or_opt -opt -out C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.403 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2 -x ir C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e 2> C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id WARNING @200-1995@%s%s%s 314,640 Compile/Link C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 314,640 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 50,346 Unroll/Inline (step 1) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 50,346 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 41,775 Unroll/Inline (step 2) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 41,775 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,039 Unroll/Inline (step 3) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,039 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,988 Unroll/Inline (step 4) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,988 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,004 Array/Struct (step 1) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,004 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,970 Array/Struct (step 2) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,970 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,970 Array/Struct (step 3) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,970 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,970 Array/Struct (step 4) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,970 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,034 Array/Struct (step 5) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,034 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,034 Performance C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,034 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,194 Performance (step 2) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,194 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 94,520 Performance (step 3) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 94,520 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,690 Performance (step 4) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,690 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,747 HW Transforms (step 1) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,747 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,560 HW Transforms (step 2) C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,560 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ptr(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8])' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::data()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::data()' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::begin()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>* std::__niter_base<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::__value), ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*>::__type std::__fill_n_a<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&) (.372)' into 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::begin()' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ptr(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4])' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::data()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::data()' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::begin()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::begin()' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ptr(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10])' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::data()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::data()' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::begin()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::begin()' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1797ul>::_S_ref(std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const (&) [1797], unsigned long)' into 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1797ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437ul>::_S_ref(std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const (&) [1437], unsigned long)' into 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1797ul>::_S_ref(std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [1797], unsigned long)' into 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1797ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437ul>::_S_ref(std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [1437], unsigned long)' into 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360ul>::_S_ref(std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const (&) [360], unsigned long)' into 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360ul>::_S_ref(std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [360], unsigned long)' into 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::_S_ptr(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [10])' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::data() (.189)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::data() (.189)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::begin()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::data() (.189)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::end()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:135:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437ul>::_S_ref(std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const (&) [1437], unsigned long)' into 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::_S_ref(std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [64], unsigned long)' into 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::_S_ref(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [1], unsigned long)' into 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [64], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [1], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul> const (&) [8], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::operator[](unsigned long) const (.353)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [64], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [64], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long) const (.227)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [1], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [8], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::operator[](unsigned long) const (.353)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long) const (.227)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) (.298)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> relu<8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&)' (../activations.h:19:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> relu<8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&)' (../activations.h:19:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) (.298)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> relu<8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const (&) [4], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::operator[](unsigned long) const (.334)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long) (.405)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [8], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) const (.163)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [4], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::operator[](unsigned long) const (.334)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) const (.163)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) (.283)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> relu<4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&)' (../activations.h:19:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> relu<4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&)' (../activations.h:19:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> forwardPropagation<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> forwardPropagation<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) (.283)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> forwardPropagation<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> forwardPropagation<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> relu<4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> forwardPropagation<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [10], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::operator[](unsigned long) const (.320)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long) (.404)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [4], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) const (.170)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [10], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::operator[](unsigned long) const (.320)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) const (.170)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) (.268)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> softmax<10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10>&)' (../activations.h:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> softmax<10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10>&)' (../activations.h:115:0)
INFO: [HLS 214-178] Inlining function 'fast_exp_fixed(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> softmax<10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10>&)' (../activations.h:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> forwardPropagation<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> forwardPropagation<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) (.268)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> forwardPropagation<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> forwardPropagation<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::_S_ptr(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [1])' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::data() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::data() const' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::begin() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::data() const' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::end() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::__lc_rai<std::random_access_iterator_tag, std::random_access_iterator_tag>::__newlast1<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'bool std::__lexicographical_compare_impl<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:874:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*) const' into 'bool std::__lexicographical_compare_impl<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:874:0)
INFO: [HLS 214-178] Inlining function 'bool std::__lexicographical_compare_impl<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter)' into 'bool std::__lexicographical_compare<false>::__lc<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:903:0)
INFO: [HLS 214-178] Inlining function 'bool std::__lexicographical_compare<false>::__lc<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'bool std::__lexicographical_compare_aux<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:930:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::__niter_base<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'bool std::lexicographical_compare<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1223:0)
INFO: [HLS 214-178] Inlining function 'bool std::__lexicographical_compare_aux<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'bool std::lexicographical_compare<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1223:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::begin() const' into 'bool std::operator<<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:263:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::end() const' into 'bool std::operator<<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:263:0)
INFO: [HLS 214-178] Inlining function 'bool std::lexicographical_compare<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'bool std::operator<<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:263:0)
INFO: [HLS 214-178] Inlining function 'bool std::operator<<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&)' into 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*) const' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>* std::__max_element<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, __gnu_cxx::__ops::_Iter_less_iter>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, __gnu_cxx::__ops::_Iter_less_iter)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>* std::__max_element<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, __gnu_cxx::__ops::_Iter_less_iter>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, __gnu_cxx::__ops::_Iter_less_iter)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>* std::max_element<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>::difference_type std::__distance<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::random_access_iterator_tag)' into 'std::iterator_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>::difference_type std::distance<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437ul>::_S_ref(std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [1437], unsigned long)' into 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ptr(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10])' into 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::data() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::data() const' into 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::begin() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::data() const' into 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::end() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*) const' into 'ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::__max_element<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::__max_element<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter)' into 'ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::max_element<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>::difference_type std::__distance<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::random_access_iterator_tag)' into 'std::iterator_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>::difference_type std::distance<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ref(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10], unsigned long)' into 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [4], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10], unsigned long) (.403)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::operator[](unsigned long) const (.320)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> transpose<10ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> transpose<10ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> transpose<10ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> transpose<10ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [4], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10], unsigned long) (.403)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [10], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const (.289)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> derivative_relu<4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&)' (../activations.h:29:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> derivative_relu<4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&)' (../activations.h:29:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> transpose<10ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const (.289)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> derivative_relu<4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [8], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long) (.404)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::operator[](unsigned long) const (.334)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> transpose<4ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> transpose<4ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> transpose<4ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> transpose<4ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [8], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) const (.170)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const (.302)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> derivative_relu<8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&)' (../activations.h:29:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> derivative_relu<8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&)' (../activations.h:29:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> transpose<4ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const (.302)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> derivative_relu<8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [1], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> transpose<4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) const (.170)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> transpose<4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> transpose<4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> transpose<4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [1], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [10], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> matmul<10ul, 1ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> matmul<10ul, 1ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> matmul<10ul, 1ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> matmul<10ul, 1ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> matmul<10ul, 1ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> matmul<10ul, 1ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> transpose<4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' into 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::operator[](unsigned long)' into 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) (.268)' into 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long) const' into 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const (&) [1], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long) (.405)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) const (.163)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const (&) [1], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const (&) [4], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) const (.170)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&)' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) (.283)' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) const (.170)' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul> const (&) [1], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [64], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long) const (.227)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul> const (&) [1], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul> const (&) [8], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) const (.163)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&)' into 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) (.298)' into 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) const (.163)' into 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::begin()' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::end()' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437ul>::operator[](unsigned long) const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long) const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>* std::max_element<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>::difference_type std::distance<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437ul>::operator[](unsigned long) const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::begin() const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::end() const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::max_element<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>::difference_type std::distance<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360ul>::_S_ref(std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const (&) [360], unsigned long)' into 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360ul>::_S_ref(std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [360], unsigned long)' into 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::begin()' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::end()' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360ul>::operator[](unsigned long) const' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long) const' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long)' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>* std::max_element<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*)' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>::difference_type std::distance<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*)' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360ul>::operator[](unsigned long) const' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::begin() const' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::end() const' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::max_element<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>::difference_type std::distance<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1797ul>::operator[](unsigned long)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437ul>::operator[](unsigned long)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1797ul>::operator[](unsigned long)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437ul>::operator[](unsigned long)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360ul>::operator[](unsigned long)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360ul>::operator[](unsigned long)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658:7 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880:7 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_176_7> at ../accelerator.h:176:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_71_1> at ../layer.h:71:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_44_1> at ../layer.h:44:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_235_1> at ../layer.h:235:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_45_2> at ../layer.h:45:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_190_1> at ../layer.h:190:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_31_1> at ../activations.h:31:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_208_3> at ../layer.h:208:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_120_1> at ../activations.h:120:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_100_1> at ../activations.h:100:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_105_2> at ../activations.h:105:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_138_3> at ../activations.h:138:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_145_1> at ../layer.h:145:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_21_1> at ../activations.h:21:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_104_4> at ../accelerator.h:104:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_68_3> at ../accelerator.h:68:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740:7 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_82_1> at ../top.cpp:82:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_88_2> at ../top.cpp:88:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_237_2' is marked as complete unroll implied by the pipeline pragma (../layer.h:237:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_2' is marked as complete unroll implied by the pipeline pragma (../layer.h:72:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_2' (../layer.h:237:27) in function 'accelerator<1437>' completely with a factor of 4 (../accelerator.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_2' (../layer.h:237:27) in function 'accelerator<1437>' completely with a factor of 64 (../accelerator.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_2' (../layer.h:72:26) in function 'matmul<8ul, 1ul, 64ul>' completely with a factor of 64 (../layer.h:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_2' (../layer.h:237:27) in function 'updateWeightBias<8, 4>' completely with a factor of 8 (../layer.h:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_2' (../layer.h:72:26) in function 'updateWeightBias<8, 4>' completely with a factor of 8 (../layer.h:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_2' (../layer.h:72:26) in function 'matmul<10ul, 1ul, 4ul>' completely with a factor of 4 (../layer.h:62:0)
INFO: [HLS 214-421] Automatically partitioning small array 'biases_l2' completely based on array size. (../top.cpp:67:30)
INFO: [HLS 214-421] Automatically partitioning small array 'input_T' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'matrix' completely based on array size. (../accelerator.h:75:22)
INFO: [HLS 214-421] Automatically partitioning small array 'd_l2' completely based on array size. (../accelerator.h:133:22)
INFO: [HLS 214-421] Automatically partitioning small array 'result_l2' completely based on array size. (../accelerator.h:183:18)
INFO: [HLS 214-421] Automatically partitioning small array 'C' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'net' completely based on array size. (../layer.h:189:54)
INFO: [HLS 214-421] Automatically partitioning small array 'output' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'net' completely based on array size. (../layer.h:143:55)
INFO: [HLS 214-421] Automatically partitioning small array 'output' completely based on array size. (../activations.h:20:45)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=13 dim=2' for array 'digits_features' due to pipeline pragma (../digits_features.h:1:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp17' due to pipeline pragma (../activations.h:20:45)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ref.tmp17' due to pipeline pragma (../activations.h:20:45)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_activation' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'd_activation' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'weights_l1' due to pipeline pragma (../top.cpp:30:43)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'weights_l2' due to pipeline pragma (../top.cpp:40:45)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_T' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'weights_l3' due to pipeline pragma (../top.cpp:51:46)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'mid' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'mid' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'update_temp_mat' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'biases_l2' due to pipeline pragma (../top.cpp:67:30)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=13 dim=2' for array 'input_train' due to pipeline pragma (../top.cpp:75:63)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'result_l2' due to pipeline pragma (../accelerator.h:75:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'result_l2' due to pipeline pragma (../accelerator.h:75:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=13 dim=2' for array 'input_test' due to pipeline pragma (../top.cpp:78:62)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_l2' due to pipeline pragma (../accelerator.h:133:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'd_l2' due to pipeline pragma (../accelerator.h:133:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'net' due to pipeline pragma (../layer.h:143:55)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'net' due to pipeline pragma (../layer.h:143:55)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'result_l2124' due to pipeline pragma (../accelerator.h:183:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'result_l2124' due to pipeline pragma (../accelerator.h:183:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'net' due to pipeline pragma (../layer.h:189:54)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'net' due to pipeline pragma (../layer.h:189:54)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_T.i' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_T.i' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_T.i42' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'update_temp_mat.i' due to pipeline pragma (../layer.h:233:64)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'update_temp_mat.i43' due to pipeline pragma (../layer.h:233:64)
INFO: [HLS 214-248] Applying array_partition to 'digits_features': Cyclic partitioning with factor 13 on dimension 2. (../digits_features.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'mid': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'net': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../layer.h:143:55)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp17': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../activations.h:20:45)
INFO: [HLS 214-248] Applying array_partition to 'net': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../layer.h:189:54)
INFO: [HLS 214-248] Applying array_partition to 'd_activation': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'input_T': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'update_temp_mat': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'input_T.i42': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'update_temp_mat.i43': Complete partitioning on dimension 2. (../layer.h:233:64)
INFO: [HLS 214-248] Applying array_partition to 'input_T.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'update_temp_mat.i': Complete partitioning on dimension 2. (../layer.h:233:64)
INFO: [HLS 214-248] Applying array_partition to 'result_l2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.h:75:22)
INFO: [HLS 214-248] Applying array_partition to 'd_l2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.h:133:22)
INFO: [HLS 214-248] Applying array_partition to 'result_l2124': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.h:183:18)
INFO: [HLS 214-248] Applying array_partition to 'weights_l1': Complete partitioning on dimension 2. (../top.cpp:30:43)
INFO: [HLS 214-248] Applying array_partition to 'weights_l2': Complete partitioning on dimension 2. (../top.cpp:40:45)
INFO: [HLS 214-248] Applying array_partition to 'weights_l3': Complete partitioning on dimension 2. (../top.cpp:51:46)
INFO: [HLS 214-248] Applying array_partition to 'biases_l2': Complete partitioning on dimension 1. (../top.cpp:67:30)
INFO: [HLS 214-248] Applying array_partition to 'input_train': Cyclic partitioning with factor 13 on dimension 2. (../top.cpp:75:63)
INFO: [HLS 214-248] Applying array_partition to 'input_test': Cyclic partitioning with factor 13 on dimension 2. (../top.cpp:78:62)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 117.71 seconds; current allocated memory: 156.617 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 156.812 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.0.bc -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.693 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 176.926 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.1.bc -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.97 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.2.prechk.bc -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.046 seconds; current allocated memory: 199.188 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.g.1.bc to C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.o.1.bc -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_100_1' (../activations.h:100:36) in function 'softmax<10>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_105_2' (../activations.h:105:36) in function 'softmax<10>'.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:141) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:143) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activations.h:20) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:141) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:143) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp20' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:189) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activations.h:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref' (../accelerator.h:67) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1' (../accelerator.h:73) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error' (../accelerator.h:103) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1' (../accelerator.h:135) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref' (../accelerator.h:175) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1' (../accelerator.h:181) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_labels' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.8' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.9' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.10' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.11' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.12' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.13' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.14' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.74' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.75' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.76' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.77' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.78' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.79' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.80' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.81' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.82' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.83' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.84' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.85' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.86' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.87' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.88' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.89' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.90' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.91' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.92' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.93' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.94' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.95' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.96' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.97' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.98' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.99' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.100' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.101' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.102' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.103' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.104' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.105' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.106' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.107' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.108' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.109' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.110' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.111' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.112' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.113' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.114' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.115' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.116' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.117' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.118' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.119' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.120' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.121' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.122' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.123' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.124' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.125' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.126' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.127' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.128' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.129' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.130' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.131' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.132' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.133' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.134' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.135' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.136' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.1' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.2' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.3' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.4' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.5' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.6' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.7' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.8' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.9' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.10' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.11' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.12' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.1' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.2' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.3' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.4' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.5' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.6' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.7' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.8' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.9' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.10' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.11' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.12' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_9' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_9.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_9.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_9.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_9.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_9.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_8' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_8.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_8.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_8.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_8.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_8.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_7.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_7.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_7.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_7.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_7.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_6' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_6.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_6.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_6.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_6.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_6.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_5.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_5.1' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_5.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_5.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_5.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_4' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_4.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_4.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_4.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_4.3' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_4.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_3.1' in dimension 3224114 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_3.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_3.3' in dimension 3224114 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_3.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_2.1' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_2.2' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_2.3' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_2.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_12' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_12.0' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_12.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_12.2' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_12.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_11' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_11.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_11.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_11.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_11.3' in dimension 3224114 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_11.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_10' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_10.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_10.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_10.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_10.3' in dimension 1601398131 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_10.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_1' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_1.2' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_1.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_1.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_0.0' in dimension 473 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_0.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_0.4' in dimension 1 automatically.
Command         transform done; 8.826 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.o.1.tmp.bc -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../activations.h:126:15) to (../activations.h:99:9) in function 'softmax<10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../accelerator.h:193:37) to (../accelerator.h:197:1) in function 'accelerator<360>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../accelerator.h:169:41) to (../accelerator.h:61:22) in function 'accelerator<1437>'... converting 7 basic blocks.
Command         transform done; 0.651 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.481 seconds; current allocated memory: 246.938 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.o.2.bc -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 64 for loop 'VITIS_LOOP_100_1' in function 'softmax<10>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 128 to 64 for loop 'VITIS_LOOP_105_2' in function 'softmax<10>'.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'forwardPropagation<8, 4>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'forwardPropagation<64, 8>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'forwardPropagation<4, 10>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_44_1'(../layer.h:44:22) and 'VITIS_LOOP_45_2'(../layer.h:45:26) in function 'backProp<8, 4, 10>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'backProp<8, 4, 10>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'backProp<8, 4, 10>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_44_1'(../layer.h:44:22) and 'VITIS_LOOP_45_2'(../layer.h:45:26) in function 'backProp<64, 8, 4>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'backProp<64, 8, 4>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'backProp<64, 8, 4>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'forwardPropagation<8, 4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'forwardPropagation<64, 8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'forwardPropagation<4, 10>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../layer.h:44:22) in function 'backProp<8, 4, 10>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'backProp<8, 4, 10>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'backProp<8, 4, 10>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../layer.h:44:22) in function 'backProp<64, 8, 4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'backProp<64, 8, 4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'backProp<64, 8, 4>'.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-1.2' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658:7) in function 'accelerator<360>' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-1.1.2' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658:7) in function 'accelerator<1437>' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Execute           auto_get_db
Command         transform done; 4.382 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.o.3.bc -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.58 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.962 seconds; current allocated memory: 765.062 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 16.242 sec.
Command     elaborate done; 228.033 sec.
Execute     ap_eval exec zip -j C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.418 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute       ap_set_top_model top 
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_VITIS_LOOP_68_3' to 'accelerator_1437_Pipeline_VITIS_LOOP_68_3'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' to 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1' to 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1' to 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>' to 'forwardPropagation_64_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' to 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1' to 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1' to 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 4>' to 'forwardPropagation_8_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' to 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1' to 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_VITIS_LOOP_120_1' to 'softmax_10_Pipeline_VITIS_LOOP_120_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_VITIS_LOOP_100_1' to 'softmax_10_Pipeline_VITIS_LOOP_100_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_VITIS_LOOP_105_2' to 'softmax_10_Pipeline_VITIS_LOOP_105_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_VITIS_LOOP_138_3' to 'softmax_10_Pipeline_VITIS_LOOP_138_3'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>' to 'softmax_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<4, 10>' to 'forwardPropagation_4_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_2' to 'accelerator_1437_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_3' to 'accelerator_1437_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_VITIS_LOOP_104_4' to 'accelerator_1437_Pipeline_VITIS_LOOP_104_4'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' to 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' to 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33' to 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1' to 'backProp_8_4_10_Pipeline_VITIS_LOOP_190_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1' to 'backProp_8_4_10_Pipeline_VITIS_LOOP_31_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3' to 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>' to 'backProp_8_4_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' to 'backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' to 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34' to 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1' to 'backProp_64_8_4_Pipeline_VITIS_LOOP_190_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1' to 'backProp_64_8_4_Pipeline_VITIS_LOOP_31_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3' to 'backProp_64_8_4_Pipeline_VITIS_LOOP_208_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>' to 'backProp_64_8_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_VITIS_LOOP_44_1' to 'accelerator_1437_Pipeline_VITIS_LOOP_44_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1' to 'matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<10ul, 1ul, 4ul>' to 'matmul_10ul_1ul_4ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_VITIS_LOOP_235_1' to 'accelerator_1437_Pipeline_VITIS_LOOP_235_1'.
WARNING: [SYN 201-103] Legalizing function name 'updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1' to 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1'.
WARNING: [SYN 201-103] Legalizing function name 'updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1' to 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1'.
WARNING: [SYN 201-103] Legalizing function name 'updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1' to 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1'.
WARNING: [SYN 201-103] Legalizing function name 'updateWeightBias<8, 4>' to 'updateWeightBias_8_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_VITIS_LOOP_44_15' to 'accelerator_1437_Pipeline_VITIS_LOOP_44_15'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1' to 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<8ul, 1ul, 64ul>' to 'matmul_8ul_1ul_64ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_VITIS_LOOP_235_16' to 'accelerator_1437_Pipeline_VITIS_LOOP_235_16'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>' to 'accelerator_1437_s'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<360>_Pipeline_VITIS_LOOP_176_7' to 'accelerator_360_Pipeline_VITIS_LOOP_176_7'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<360>_Pipeline_2' to 'accelerator_360_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<360>_Pipeline_3' to 'accelerator_360_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<360>' to 'accelerator_360_s'.
Command       ap_set_top_model done; 1.438 sec.
Execute       get_model_list top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top 
Execute       preproc_iomode -model accelerator<360> 
Execute       preproc_iomode -model accelerator<360>_Pipeline_3 
Execute       preproc_iomode -model accelerator<360>_Pipeline_2 
Execute       preproc_iomode -model accelerator<360>_Pipeline_VITIS_LOOP_176_7 
Execute       preproc_iomode -model accelerator<1437> 
Execute       preproc_iomode -model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 
Execute       preproc_iomode -model matmul<8ul, 1ul, 64ul> 
Execute       preproc_iomode -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 
Execute       preproc_iomode -model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 
Execute       preproc_iomode -model updateWeightBias<8, 4> 
Execute       preproc_iomode -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 
Execute       preproc_iomode -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 
Execute       preproc_iomode -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 
Execute       preproc_iomode -model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 
Execute       preproc_iomode -model matmul<10ul, 1ul, 4ul> 
Execute       preproc_iomode -model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 
Execute       preproc_iomode -model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 
Execute       preproc_iomode -model backProp<64, 8, 4> 
Execute       preproc_iomode -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 
Execute       preproc_iomode -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 
Execute       preproc_iomode -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 
Execute       preproc_iomode -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
Execute       preproc_iomode -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       preproc_iomode -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       preproc_iomode -model backProp<8, 4, 10> 
Execute       preproc_iomode -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 
Execute       preproc_iomode -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 
Execute       preproc_iomode -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 
Execute       preproc_iomode -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
Execute       preproc_iomode -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       preproc_iomode -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       preproc_iomode -model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 
Execute       preproc_iomode -model accelerator<1437>_Pipeline_3 
Execute       preproc_iomode -model accelerator<1437>_Pipeline_2 
Execute       preproc_iomode -model forwardPropagation<4, 10> 
Execute       preproc_iomode -model softmax<10> 
Execute       preproc_iomode -model softmax<10>_Pipeline_VITIS_LOOP_138_3 
Execute       preproc_iomode -model softmax<10>_Pipeline_VITIS_LOOP_105_2 
Execute       preproc_iomode -model softmax<10>_Pipeline_VITIS_LOOP_100_1 
Execute       preproc_iomode -model softmax<10>_Pipeline_VITIS_LOOP_120_1 
Execute       preproc_iomode -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 
Execute       preproc_iomode -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       preproc_iomode -model forwardPropagation<8, 4> 
Execute       preproc_iomode -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 
Execute       preproc_iomode -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 
Execute       preproc_iomode -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       preproc_iomode -model forwardPropagation<64, 8> 
Execute       preproc_iomode -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 
Execute       preproc_iomode -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 
Execute       preproc_iomode -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       preproc_iomode -model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 
Execute       preproc_iomode -model top_Pipeline_VITIS_LOOP_88_2 
Execute       preproc_iomode -model top_Pipeline_VITIS_LOOP_82_1 
Execute       preproc_iomode -model top_Pipeline_3 
Execute       preproc_iomode -model top_Pipeline_2 
Execute       preproc_iomode -model top_Pipeline_1 
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_Pipeline_1 top_Pipeline_2 top_Pipeline_3 top_Pipeline_VITIS_LOOP_82_1 top_Pipeline_VITIS_LOOP_88_2 accelerator<1437>_Pipeline_VITIS_LOOP_68_3 {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1} {forwardPropagation<64, 8>} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1} {forwardPropagation<8, 4>} {forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1} softmax<10>_Pipeline_VITIS_LOOP_120_1 softmax<10>_Pipeline_VITIS_LOOP_100_1 softmax<10>_Pipeline_VITIS_LOOP_105_2 softmax<10>_Pipeline_VITIS_LOOP_138_3 softmax<10> {forwardPropagation<4, 10>} accelerator<1437>_Pipeline_2 accelerator<1437>_Pipeline_3 accelerator<1437>_Pipeline_VITIS_LOOP_104_4 {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3} {backProp<8, 4, 10>} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3} {backProp<64, 8, 4>} accelerator<1437>_Pipeline_VITIS_LOOP_44_1 {matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1} {matmul<10ul, 1ul, 4ul>} accelerator<1437>_Pipeline_VITIS_LOOP_235_1 {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1} {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1} {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1} {updateWeightBias<8, 4>} accelerator<1437>_Pipeline_VITIS_LOOP_44_15 {matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1} {matmul<8ul, 1ul, 64ul>} accelerator<1437>_Pipeline_VITIS_LOOP_235_16 accelerator<1437> accelerator<360>_Pipeline_VITIS_LOOP_176_7 accelerator<360>_Pipeline_2 accelerator<360>_Pipeline_3 accelerator<360> top
INFO-FLOW: Configuring Module : top_Pipeline_1 ...
Execute       set_default_model top_Pipeline_1 
Execute       apply_spec_resource_limit top_Pipeline_1 
INFO-FLOW: Configuring Module : top_Pipeline_2 ...
Execute       set_default_model top_Pipeline_2 
Execute       apply_spec_resource_limit top_Pipeline_2 
INFO-FLOW: Configuring Module : top_Pipeline_3 ...
Execute       set_default_model top_Pipeline_3 
Execute       apply_spec_resource_limit top_Pipeline_3 
INFO-FLOW: Configuring Module : top_Pipeline_VITIS_LOOP_82_1 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_82_1 
Execute       apply_spec_resource_limit top_Pipeline_VITIS_LOOP_82_1 
INFO-FLOW: Configuring Module : top_Pipeline_VITIS_LOOP_88_2 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_88_2 
Execute       apply_spec_resource_limit top_Pipeline_VITIS_LOOP_88_2 
INFO-FLOW: Configuring Module : accelerator<1437>_Pipeline_VITIS_LOOP_68_3 ...
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 
Execute       apply_spec_resource_limit accelerator<1437>_Pipeline_VITIS_LOOP_68_3 
INFO-FLOW: Configuring Module : forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 ...
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       apply_spec_resource_limit forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO-FLOW: Configuring Module : forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 ...
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 
Execute       apply_spec_resource_limit forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 
INFO-FLOW: Configuring Module : forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : forwardPropagation<64, 8> ...
Execute       set_default_model forwardPropagation<64, 8> 
Execute       apply_spec_resource_limit forwardPropagation<64, 8> 
INFO-FLOW: Configuring Module : forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 ...
Execute       set_default_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       apply_spec_resource_limit forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO-FLOW: Configuring Module : forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 ...
Execute       set_default_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 
Execute       apply_spec_resource_limit forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 
INFO-FLOW: Configuring Module : forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : forwardPropagation<8, 4> ...
Execute       set_default_model forwardPropagation<8, 4> 
Execute       apply_spec_resource_limit forwardPropagation<8, 4> 
INFO-FLOW: Configuring Module : forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 ...
Execute       set_default_model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       apply_spec_resource_limit forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO-FLOW: Configuring Module : forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 ...
Execute       set_default_model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 
Execute       apply_spec_resource_limit forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 
INFO-FLOW: Configuring Module : softmax<10>_Pipeline_VITIS_LOOP_120_1 ...
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_120_1 
Execute       apply_spec_resource_limit softmax<10>_Pipeline_VITIS_LOOP_120_1 
INFO-FLOW: Configuring Module : softmax<10>_Pipeline_VITIS_LOOP_100_1 ...
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_100_1 
Execute       apply_spec_resource_limit softmax<10>_Pipeline_VITIS_LOOP_100_1 
INFO-FLOW: Configuring Module : softmax<10>_Pipeline_VITIS_LOOP_105_2 ...
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_105_2 
Execute       apply_spec_resource_limit softmax<10>_Pipeline_VITIS_LOOP_105_2 
INFO-FLOW: Configuring Module : softmax<10>_Pipeline_VITIS_LOOP_138_3 ...
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_138_3 
Execute       apply_spec_resource_limit softmax<10>_Pipeline_VITIS_LOOP_138_3 
INFO-FLOW: Configuring Module : softmax<10> ...
Execute       set_default_model softmax<10> 
Execute       apply_spec_resource_limit softmax<10> 
INFO-FLOW: Configuring Module : forwardPropagation<4, 10> ...
Execute       set_default_model forwardPropagation<4, 10> 
Execute       apply_spec_resource_limit forwardPropagation<4, 10> 
INFO-FLOW: Configuring Module : accelerator<1437>_Pipeline_2 ...
Execute       set_default_model accelerator<1437>_Pipeline_2 
Execute       apply_spec_resource_limit accelerator<1437>_Pipeline_2 
INFO-FLOW: Configuring Module : accelerator<1437>_Pipeline_3 ...
Execute       set_default_model accelerator<1437>_Pipeline_3 
Execute       apply_spec_resource_limit accelerator<1437>_Pipeline_3 
INFO-FLOW: Configuring Module : accelerator<1437>_Pipeline_VITIS_LOOP_104_4 ...
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 
Execute       apply_spec_resource_limit accelerator<1437>_Pipeline_VITIS_LOOP_104_4 
INFO-FLOW: Configuring Module : backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 ...
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       apply_spec_resource_limit backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
INFO-FLOW: Configuring Module : backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 ...
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       apply_spec_resource_limit backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO-FLOW: Configuring Module : backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 ...
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
Execute       apply_spec_resource_limit backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
INFO-FLOW: Configuring Module : backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 ...
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 
Execute       apply_spec_resource_limit backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 
INFO-FLOW: Configuring Module : backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 ...
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 
Execute       apply_spec_resource_limit backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 
INFO-FLOW: Configuring Module : backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 ...
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 
Execute       apply_spec_resource_limit backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 
INFO-FLOW: Configuring Module : backProp<8, 4, 10> ...
Execute       set_default_model backProp<8, 4, 10> 
Execute       apply_spec_resource_limit backProp<8, 4, 10> 
INFO-FLOW: Configuring Module : backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 ...
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       apply_spec_resource_limit backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
INFO-FLOW: Configuring Module : backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 ...
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       apply_spec_resource_limit backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO-FLOW: Configuring Module : backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 ...
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
Execute       apply_spec_resource_limit backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
INFO-FLOW: Configuring Module : backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 ...
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 
Execute       apply_spec_resource_limit backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 
INFO-FLOW: Configuring Module : backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 ...
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 
Execute       apply_spec_resource_limit backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 
INFO-FLOW: Configuring Module : backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 ...
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 
Execute       apply_spec_resource_limit backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 
INFO-FLOW: Configuring Module : backProp<64, 8, 4> ...
Execute       set_default_model backProp<64, 8, 4> 
Execute       apply_spec_resource_limit backProp<64, 8, 4> 
INFO-FLOW: Configuring Module : accelerator<1437>_Pipeline_VITIS_LOOP_44_1 ...
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 
Execute       apply_spec_resource_limit accelerator<1437>_Pipeline_VITIS_LOOP_44_1 
INFO-FLOW: Configuring Module : matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 ...
Execute       set_default_model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 
Execute       apply_spec_resource_limit matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 
INFO-FLOW: Configuring Module : matmul<10ul, 1ul, 4ul> ...
Execute       set_default_model matmul<10ul, 1ul, 4ul> 
Execute       apply_spec_resource_limit matmul<10ul, 1ul, 4ul> 
INFO-FLOW: Configuring Module : accelerator<1437>_Pipeline_VITIS_LOOP_235_1 ...
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 
Execute       apply_spec_resource_limit accelerator<1437>_Pipeline_VITIS_LOOP_235_1 
INFO-FLOW: Configuring Module : updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 ...
Execute       set_default_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 
Execute       apply_spec_resource_limit updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 
INFO-FLOW: Configuring Module : updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 ...
Execute       set_default_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 
Execute       apply_spec_resource_limit updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 
INFO-FLOW: Configuring Module : updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 ...
Execute       set_default_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 
Execute       apply_spec_resource_limit updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 
INFO-FLOW: Configuring Module : updateWeightBias<8, 4> ...
Execute       set_default_model updateWeightBias<8, 4> 
Execute       apply_spec_resource_limit updateWeightBias<8, 4> 
INFO-FLOW: Configuring Module : accelerator<1437>_Pipeline_VITIS_LOOP_44_15 ...
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 
Execute       apply_spec_resource_limit accelerator<1437>_Pipeline_VITIS_LOOP_44_15 
INFO-FLOW: Configuring Module : matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 ...
Execute       set_default_model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 
Execute       apply_spec_resource_limit matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 
INFO-FLOW: Configuring Module : matmul<8ul, 1ul, 64ul> ...
Execute       set_default_model matmul<8ul, 1ul, 64ul> 
Execute       apply_spec_resource_limit matmul<8ul, 1ul, 64ul> 
INFO-FLOW: Configuring Module : accelerator<1437>_Pipeline_VITIS_LOOP_235_16 ...
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 
Execute       apply_spec_resource_limit accelerator<1437>_Pipeline_VITIS_LOOP_235_16 
INFO-FLOW: Configuring Module : accelerator<1437> ...
Execute       set_default_model accelerator<1437> 
Execute       apply_spec_resource_limit accelerator<1437> 
INFO-FLOW: Configuring Module : accelerator<360>_Pipeline_VITIS_LOOP_176_7 ...
Execute       set_default_model accelerator<360>_Pipeline_VITIS_LOOP_176_7 
Execute       apply_spec_resource_limit accelerator<360>_Pipeline_VITIS_LOOP_176_7 
INFO-FLOW: Configuring Module : accelerator<360>_Pipeline_2 ...
Execute       set_default_model accelerator<360>_Pipeline_2 
Execute       apply_spec_resource_limit accelerator<360>_Pipeline_2 
INFO-FLOW: Configuring Module : accelerator<360>_Pipeline_3 ...
Execute       set_default_model accelerator<360>_Pipeline_3 
Execute       apply_spec_resource_limit accelerator<360>_Pipeline_3 
INFO-FLOW: Configuring Module : accelerator<360> ...
Execute       set_default_model accelerator<360> 
Execute       apply_spec_resource_limit accelerator<360> 
INFO-FLOW: Configuring Module : top ...
Execute       set_default_model top 
Execute       apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: top_Pipeline_1 top_Pipeline_2 top_Pipeline_3 top_Pipeline_VITIS_LOOP_82_1 top_Pipeline_VITIS_LOOP_88_2 accelerator<1437>_Pipeline_VITIS_LOOP_68_3 {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1} {forwardPropagation<64, 8>} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1} {forwardPropagation<8, 4>} {forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1} softmax<10>_Pipeline_VITIS_LOOP_120_1 softmax<10>_Pipeline_VITIS_LOOP_100_1 softmax<10>_Pipeline_VITIS_LOOP_105_2 softmax<10>_Pipeline_VITIS_LOOP_138_3 softmax<10> {forwardPropagation<4, 10>} accelerator<1437>_Pipeline_2 accelerator<1437>_Pipeline_3 accelerator<1437>_Pipeline_VITIS_LOOP_104_4 {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3} {backProp<8, 4, 10>} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3} {backProp<64, 8, 4>} accelerator<1437>_Pipeline_VITIS_LOOP_44_1 {matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1} {matmul<10ul, 1ul, 4ul>} accelerator<1437>_Pipeline_VITIS_LOOP_235_1 {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1} {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1} {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1} {updateWeightBias<8, 4>} accelerator<1437>_Pipeline_VITIS_LOOP_44_15 {matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1} {matmul<8ul, 1ul, 64ul>} accelerator<1437>_Pipeline_VITIS_LOOP_235_16 accelerator<1437> accelerator<360>_Pipeline_VITIS_LOOP_176_7 accelerator<360>_Pipeline_2 accelerator<360>_Pipeline_3 accelerator<360> top
INFO-FLOW: Preprocessing Module: top_Pipeline_1 ...
Execute       set_default_model top_Pipeline_1 
Execute       cdfg_preprocess -model top_Pipeline_1 
Execute       rtl_gen_preprocess top_Pipeline_1 
INFO-FLOW: Preprocessing Module: top_Pipeline_2 ...
Execute       set_default_model top_Pipeline_2 
Execute       cdfg_preprocess -model top_Pipeline_2 
Execute       rtl_gen_preprocess top_Pipeline_2 
INFO-FLOW: Preprocessing Module: top_Pipeline_3 ...
Execute       set_default_model top_Pipeline_3 
Execute       cdfg_preprocess -model top_Pipeline_3 
Execute       rtl_gen_preprocess top_Pipeline_3 
INFO-FLOW: Preprocessing Module: top_Pipeline_VITIS_LOOP_82_1 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_82_1 
Execute       cdfg_preprocess -model top_Pipeline_VITIS_LOOP_82_1 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_82_1 
INFO-FLOW: Preprocessing Module: top_Pipeline_VITIS_LOOP_88_2 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_88_2 
Execute       cdfg_preprocess -model top_Pipeline_VITIS_LOOP_88_2 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_88_2 
INFO-FLOW: Preprocessing Module: accelerator<1437>_Pipeline_VITIS_LOOP_68_3 ...
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 
Execute       cdfg_preprocess -model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_VITIS_LOOP_68_3 
INFO-FLOW: Preprocessing Module: forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 ...
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       cdfg_preprocess -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO-FLOW: Preprocessing Module: forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 ...
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 
Execute       cdfg_preprocess -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 
Execute       rtl_gen_preprocess forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 
INFO-FLOW: Preprocessing Module: forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: forwardPropagation<64, 8> ...
Execute       set_default_model forwardPropagation<64, 8> 
Execute       cdfg_preprocess -model forwardPropagation<64, 8> 
Execute       rtl_gen_preprocess forwardPropagation<64, 8> 
INFO-FLOW: Preprocessing Module: forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 ...
Execute       set_default_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       cdfg_preprocess -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO-FLOW: Preprocessing Module: forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 ...
Execute       set_default_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 
Execute       cdfg_preprocess -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 
INFO-FLOW: Preprocessing Module: forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: forwardPropagation<8, 4> ...
Execute       set_default_model forwardPropagation<8, 4> 
Execute       cdfg_preprocess -model forwardPropagation<8, 4> 
Execute       rtl_gen_preprocess forwardPropagation<8, 4> 
INFO-FLOW: Preprocessing Module: forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 ...
Execute       set_default_model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       cdfg_preprocess -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO-FLOW: Preprocessing Module: forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 ...
Execute       set_default_model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 
Execute       cdfg_preprocess -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 
Execute       rtl_gen_preprocess forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 
INFO-FLOW: Preprocessing Module: softmax<10>_Pipeline_VITIS_LOOP_120_1 ...
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_120_1 
Execute       cdfg_preprocess -model softmax<10>_Pipeline_VITIS_LOOP_120_1 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_VITIS_LOOP_120_1 
INFO-FLOW: Preprocessing Module: softmax<10>_Pipeline_VITIS_LOOP_100_1 ...
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_100_1 
Execute       cdfg_preprocess -model softmax<10>_Pipeline_VITIS_LOOP_100_1 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_VITIS_LOOP_100_1 
INFO-FLOW: Preprocessing Module: softmax<10>_Pipeline_VITIS_LOOP_105_2 ...
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_105_2 
Execute       cdfg_preprocess -model softmax<10>_Pipeline_VITIS_LOOP_105_2 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_VITIS_LOOP_105_2 
INFO-FLOW: Preprocessing Module: softmax<10>_Pipeline_VITIS_LOOP_138_3 ...
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_138_3 
Execute       cdfg_preprocess -model softmax<10>_Pipeline_VITIS_LOOP_138_3 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_VITIS_LOOP_138_3 
INFO-FLOW: Preprocessing Module: softmax<10> ...
Execute       set_default_model softmax<10> 
Execute       cdfg_preprocess -model softmax<10> 
Execute       rtl_gen_preprocess softmax<10> 
INFO-FLOW: Preprocessing Module: forwardPropagation<4, 10> ...
Execute       set_default_model forwardPropagation<4, 10> 
Execute       cdfg_preprocess -model forwardPropagation<4, 10> 
Execute       rtl_gen_preprocess forwardPropagation<4, 10> 
INFO-FLOW: Preprocessing Module: accelerator<1437>_Pipeline_2 ...
Execute       set_default_model accelerator<1437>_Pipeline_2 
Execute       cdfg_preprocess -model accelerator<1437>_Pipeline_2 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_2 
INFO-FLOW: Preprocessing Module: accelerator<1437>_Pipeline_3 ...
Execute       set_default_model accelerator<1437>_Pipeline_3 
Execute       cdfg_preprocess -model accelerator<1437>_Pipeline_3 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_3 
INFO-FLOW: Preprocessing Module: accelerator<1437>_Pipeline_VITIS_LOOP_104_4 ...
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 
Execute       cdfg_preprocess -model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_VITIS_LOOP_104_4 
INFO-FLOW: Preprocessing Module: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 ...
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       cdfg_preprocess -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       rtl_gen_preprocess backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
INFO-FLOW: Preprocessing Module: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 ...
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       cdfg_preprocess -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO-FLOW: Preprocessing Module: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 ...
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
Execute       cdfg_preprocess -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
Execute       rtl_gen_preprocess backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
INFO-FLOW: Preprocessing Module: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 ...
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 
Execute       cdfg_preprocess -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 
Execute       rtl_gen_preprocess backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 
INFO-FLOW: Preprocessing Module: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 ...
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 
Execute       cdfg_preprocess -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 
Execute       rtl_gen_preprocess backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 
INFO-FLOW: Preprocessing Module: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 ...
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 
Execute       cdfg_preprocess -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 
Execute       rtl_gen_preprocess backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 
INFO-FLOW: Preprocessing Module: backProp<8, 4, 10> ...
Execute       set_default_model backProp<8, 4, 10> 
Execute       cdfg_preprocess -model backProp<8, 4, 10> 
Execute       rtl_gen_preprocess backProp<8, 4, 10> 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 ...
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       cdfg_preprocess -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       rtl_gen_preprocess backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 ...
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       cdfg_preprocess -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 ...
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
Execute       cdfg_preprocess -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
Execute       rtl_gen_preprocess backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 ...
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 
Execute       cdfg_preprocess -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 
Execute       rtl_gen_preprocess backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 ...
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 
Execute       cdfg_preprocess -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 
Execute       rtl_gen_preprocess backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 ...
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 
Execute       cdfg_preprocess -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 
Execute       rtl_gen_preprocess backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 4> ...
Execute       set_default_model backProp<64, 8, 4> 
Execute       cdfg_preprocess -model backProp<64, 8, 4> 
Execute       rtl_gen_preprocess backProp<64, 8, 4> 
INFO-FLOW: Preprocessing Module: accelerator<1437>_Pipeline_VITIS_LOOP_44_1 ...
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 
Execute       cdfg_preprocess -model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_VITIS_LOOP_44_1 
INFO-FLOW: Preprocessing Module: matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 ...
Execute       set_default_model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 
Execute       cdfg_preprocess -model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 50 bit ('mul_ln79', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 50 bit ('mul_ln79_71', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 50 bit ('mul_ln79_72', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 50 bit ('mul_ln79_73', ../layer.h:79) due to incompatible operation sets.
Execute       rtl_gen_preprocess matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 
INFO-FLOW: Preprocessing Module: matmul<10ul, 1ul, 4ul> ...
Execute       set_default_model matmul<10ul, 1ul, 4ul> 
Execute       cdfg_preprocess -model matmul<10ul, 1ul, 4ul> 
Execute       rtl_gen_preprocess matmul<10ul, 1ul, 4ul> 
INFO-FLOW: Preprocessing Module: accelerator<1437>_Pipeline_VITIS_LOOP_235_1 ...
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 
Execute       cdfg_preprocess -model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_VITIS_LOOP_235_1 
INFO-FLOW: Preprocessing Module: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 ...
Execute       set_default_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 
Execute       cdfg_preprocess -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 
Execute       rtl_gen_preprocess updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 
INFO-FLOW: Preprocessing Module: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 ...
Execute       set_default_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 
Execute       cdfg_preprocess -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_1', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_2', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_3', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_4', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_5', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_6', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_7', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
Command       cdfg_preprocess done; 1.718 sec.
Execute       rtl_gen_preprocess updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 
INFO-FLOW: Preprocessing Module: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 ...
Execute       set_default_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 
Execute       cdfg_preprocess -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 
Execute       rtl_gen_preprocess updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 
INFO-FLOW: Preprocessing Module: updateWeightBias<8, 4> ...
Execute       set_default_model updateWeightBias<8, 4> 
Execute       cdfg_preprocess -model updateWeightBias<8, 4> 
Execute       rtl_gen_preprocess updateWeightBias<8, 4> 
INFO-FLOW: Preprocessing Module: accelerator<1437>_Pipeline_VITIS_LOOP_44_15 ...
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 
Execute       cdfg_preprocess -model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_VITIS_LOOP_44_15 
INFO-FLOW: Preprocessing Module: matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 ...
Execute       set_default_model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 
Execute       cdfg_preprocess -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_8', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_9', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_10', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_11', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_12', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_13', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_14', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_15', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_16', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_17', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_18', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_19', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_20', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_21', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_22', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_23', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_24', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_25', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_26', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_27', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_28', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_29', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_30', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_31', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_32', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_33', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_34', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_35', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_36', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_37', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_38', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_39', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_40', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_41', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_42', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_43', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_44', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_45', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_46', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_47', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_48', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_49', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_50', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_51', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_52', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_53', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_54', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_55', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_56', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_57', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_58', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_59', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_60', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_61', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_62', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_63', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_64', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_65', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_66', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_67', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_68', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_69', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_70', ../layer.h:79) due to incompatible operation sets.
Command       cdfg_preprocess done; 6.013 sec.
Execute       rtl_gen_preprocess matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 
INFO-FLOW: Preprocessing Module: matmul<8ul, 1ul, 64ul> ...
Execute       set_default_model matmul<8ul, 1ul, 64ul> 
Execute       cdfg_preprocess -model matmul<8ul, 1ul, 64ul> 
Execute       rtl_gen_preprocess matmul<8ul, 1ul, 64ul> 
INFO-FLOW: Preprocessing Module: accelerator<1437>_Pipeline_VITIS_LOOP_235_16 ...
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 
Execute       cdfg_preprocess -model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_VITIS_LOOP_235_16 
INFO-FLOW: Preprocessing Module: accelerator<1437> ...
Execute       set_default_model accelerator<1437> 
Execute       cdfg_preprocess -model accelerator<1437> 
Execute       rtl_gen_preprocess accelerator<1437> 
INFO-FLOW: Preprocessing Module: accelerator<360>_Pipeline_VITIS_LOOP_176_7 ...
Execute       set_default_model accelerator<360>_Pipeline_VITIS_LOOP_176_7 
Execute       cdfg_preprocess -model accelerator<360>_Pipeline_VITIS_LOOP_176_7 
Execute       rtl_gen_preprocess accelerator<360>_Pipeline_VITIS_LOOP_176_7 
INFO-FLOW: Preprocessing Module: accelerator<360>_Pipeline_2 ...
Execute       set_default_model accelerator<360>_Pipeline_2 
Execute       cdfg_preprocess -model accelerator<360>_Pipeline_2 
Execute       rtl_gen_preprocess accelerator<360>_Pipeline_2 
INFO-FLOW: Preprocessing Module: accelerator<360>_Pipeline_3 ...
Execute       set_default_model accelerator<360>_Pipeline_3 
Execute       cdfg_preprocess -model accelerator<360>_Pipeline_3 
Execute       rtl_gen_preprocess accelerator<360>_Pipeline_3 
INFO-FLOW: Preprocessing Module: accelerator<360> ...
Execute       set_default_model accelerator<360> 
Execute       cdfg_preprocess -model accelerator<360> 
Execute       rtl_gen_preprocess accelerator<360> 
INFO-FLOW: Preprocessing Module: top ...
Execute       set_default_model top 
Execute       cdfg_preprocess -model top 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: top_Pipeline_1 top_Pipeline_2 top_Pipeline_3 top_Pipeline_VITIS_LOOP_82_1 top_Pipeline_VITIS_LOOP_88_2 accelerator<1437>_Pipeline_VITIS_LOOP_68_3 {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1} {forwardPropagation<64, 8>} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1} {forwardPropagation<8, 4>} {forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1} softmax<10>_Pipeline_VITIS_LOOP_120_1 softmax<10>_Pipeline_VITIS_LOOP_100_1 softmax<10>_Pipeline_VITIS_LOOP_105_2 softmax<10>_Pipeline_VITIS_LOOP_138_3 softmax<10> {forwardPropagation<4, 10>} accelerator<1437>_Pipeline_2 accelerator<1437>_Pipeline_3 accelerator<1437>_Pipeline_VITIS_LOOP_104_4 {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3} {backProp<8, 4, 10>} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3} {backProp<64, 8, 4>} accelerator<1437>_Pipeline_VITIS_LOOP_44_1 {matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1} {matmul<10ul, 1ul, 4ul>} accelerator<1437>_Pipeline_VITIS_LOOP_235_1 {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1} {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1} {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1} {updateWeightBias<8, 4>} accelerator<1437>_Pipeline_VITIS_LOOP_44_15 {matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1} {matmul<8ul, 1ul, 64ul>} accelerator<1437>_Pipeline_VITIS_LOOP_235_16 accelerator<1437> accelerator<360>_Pipeline_VITIS_LOOP_176_7 accelerator<360>_Pipeline_2 accelerator<360>_Pipeline_3 accelerator<360> top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_Pipeline_1 
Execute       schedule -model top_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.105 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.123 seconds; current allocated memory: 774.055 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_1.
Execute       set_default_model top_Pipeline_1 
Execute       bind -model top_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 775.273 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_Pipeline_2 
Execute       schedule -model top_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 775.664 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_2.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_2.
Execute       set_default_model top_Pipeline_2 
Execute       bind -model top_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 775.664 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_2.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_Pipeline_3 
Execute       schedule -model top_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 775.773 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_3.
Execute       set_default_model top_Pipeline_3 
Execute       bind -model top_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.245 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.259 seconds; current allocated memory: 775.797 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_Pipeline_VITIS_LOOP_82_1 
Execute       schedule -model top_Pipeline_VITIS_LOOP_82_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to schedule 'store' operation 0 bit ('input_train_0_addr_3_write_ln83', ../top.cpp:83) of constant 0 on array 'input_train_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_train_0'.
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to schedule 'store' operation 0 bit ('input_train_0_addr_2_write_ln83', ../top.cpp:83) of variable 'digits_features_0_2_0_load', ../top.cpp:83 on array 'input_train_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_train_0'.
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to schedule 'store' operation 0 bit ('y_train_addr_5_write_ln84', ../top.cpp:84) of variable 'digits_labels_5_load', ../top.cpp:84 on array 'y_train' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'y_train'.
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to schedule 'store' operation 0 bit ('y_train_addr_7_write_ln84', ../top.cpp:84) of variable 'digits_labels_7_load', ../top.cpp:84 on array 'y_train' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'y_train'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.767 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 778.207 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_82_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_82_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_VITIS_LOOP_82_1.
Execute       set_default_model top_Pipeline_VITIS_LOOP_82_1 
Execute       bind -model top_Pipeline_VITIS_LOOP_82_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 778.535 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_82_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_82_1.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_VITIS_LOOP_82_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_Pipeline_VITIS_LOOP_88_2 
Execute       schedule -model top_Pipeline_VITIS_LOOP_88_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_2'.
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_88_2' (loop 'VITIS_LOOP_88_2'): Unable to schedule 'store' operation 0 bit ('input_test_0_addr_3_write_ln89', ../top.cpp:89) of constant 0 on array 'input_test_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_test_0'.
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_88_2' (loop 'VITIS_LOOP_88_2'): Unable to schedule 'store' operation 0 bit ('input_test_0_addr_2_write_ln89', ../top.cpp:89) of variable 'digits_features_0_2_0_load', ../top.cpp:89 on array 'input_test_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_test_0'.
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_88_2' (loop 'VITIS_LOOP_88_2'): Unable to schedule 'store' operation 0 bit ('y_test_addr_5_write_ln90', ../top.cpp:90) of variable 'digits_labels_5_load', ../top.cpp:90 on array 'y_test' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'y_test'.
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_88_2' (loop 'VITIS_LOOP_88_2'): Unable to schedule 'store' operation 0 bit ('y_test_addr_7_write_ln90', ../top.cpp:90) of variable 'digits_labels_7_load', ../top.cpp:90 on array 'y_test' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'y_test'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_88_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.549 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.646 seconds; current allocated memory: 779.965 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_88_2.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_88_2.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_VITIS_LOOP_88_2.
Execute       set_default_model top_Pipeline_VITIS_LOOP_88_2 
Execute       bind -model top_Pipeline_VITIS_LOOP_88_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 780.457 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_88_2.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_88_2.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_VITIS_LOOP_88_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_VITIS_LOOP_68_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 
Execute       schedule -model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 781.230 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_68_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_68_3.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator<1437>_Pipeline_VITIS_LOOP_68_3.
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 
Execute       bind -model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 781.539 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_68_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_68_3.bind.adb -f 
INFO-FLOW: Finish binding accelerator<1437>_Pipeline_VITIS_LOOP_68_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       schedule -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.149 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 782.824 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       bind -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 783.676 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 
Execute       schedule -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 784.285 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1.
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 
Execute       bind -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 784.285 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 784.293 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 784.293 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<64, 8> 
Execute       schedule -model forwardPropagation<64, 8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 784.438 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_s.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<64, 8>.
Execute       set_default_model forwardPropagation<64, 8> 
Execute       bind -model forwardPropagation<64, 8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 784.910 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_s.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<64, 8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       schedule -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 785.543 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.
Execute       set_default_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       bind -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 785.543 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 
Execute       schedule -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 785.766 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1.
Execute       set_default_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 
Execute       bind -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 786.000 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 786.258 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 786.258 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<8, 4> 
Execute       schedule -model forwardPropagation<8, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 786.410 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<8, 4>.
Execute       set_default_model forwardPropagation<8, 4> 
Execute       bind -model forwardPropagation<8, 4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 786.543 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_s.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<8, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       schedule -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 786.891 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.
Execute       set_default_model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       bind -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 786.965 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 
Execute       schedule -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 787.074 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1.
Execute       set_default_model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 
Execute       bind -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 787.199 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_VITIS_LOOP_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_120_1 
Execute       schedule -model softmax<10>_Pipeline_VITIS_LOOP_120_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 787.301 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_120_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_120_1.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<10>_Pipeline_VITIS_LOOP_120_1.
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_120_1 
Execute       bind -model softmax<10>_Pipeline_VITIS_LOOP_120_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 787.352 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_120_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_120_1.bind.adb -f 
INFO-FLOW: Finish binding softmax<10>_Pipeline_VITIS_LOOP_120_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_VITIS_LOOP_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_100_1 
Execute       schedule -model softmax<10>_Pipeline_VITIS_LOOP_100_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 787.371 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_100_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_100_1.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<10>_Pipeline_VITIS_LOOP_100_1.
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_100_1 
Execute       bind -model softmax<10>_Pipeline_VITIS_LOOP_100_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 787.480 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_100_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_100_1.bind.adb -f 
INFO-FLOW: Finish binding softmax<10>_Pipeline_VITIS_LOOP_100_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_105_2 
Execute       schedule -model softmax<10>_Pipeline_VITIS_LOOP_105_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_105_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.355 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.398 seconds; current allocated memory: 787.727 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_105_2.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_105_2.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<10>_Pipeline_VITIS_LOOP_105_2.
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_105_2 
Execute       bind -model softmax<10>_Pipeline_VITIS_LOOP_105_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 787.727 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_105_2.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_105_2.bind.adb -f 
INFO-FLOW: Finish binding softmax<10>_Pipeline_VITIS_LOOP_105_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_138_3 
Execute       schedule -model softmax<10>_Pipeline_VITIS_LOOP_138_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 788.469 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_138_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_138_3.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<10>_Pipeline_VITIS_LOOP_138_3.
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_138_3 
Execute       bind -model softmax<10>_Pipeline_VITIS_LOOP_138_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 788.469 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_138_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_138_3.bind.adb -f 
INFO-FLOW: Finish binding softmax<10>_Pipeline_VITIS_LOOP_138_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax<10> 
Execute       schedule -model softmax<10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln95) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 789.102 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<10>.
Execute       set_default_model softmax<10> 
Execute       bind -model softmax<10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 789.418 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<4, 10> 
Execute       schedule -model forwardPropagation<4, 10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 789.461 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_s.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<4, 10>.
Execute       set_default_model forwardPropagation<4, 10> 
Execute       bind -model forwardPropagation<4, 10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 789.816 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_s.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<4, 10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator<1437>_Pipeline_2 
Execute       schedule -model accelerator<1437>_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln43', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:883->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.239 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.301 seconds; current allocated memory: 791.109 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_2.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator<1437>_Pipeline_2.
Execute       set_default_model accelerator<1437>_Pipeline_2 
Execute       bind -model accelerator<1437>_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 791.113 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_2.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding accelerator<1437>_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator<1437>_Pipeline_3 
Execute       schedule -model accelerator<1437>_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 791.238 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator<1437>_Pipeline_3.
Execute       set_default_model accelerator<1437>_Pipeline_3 
Execute       bind -model accelerator<1437>_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 791.242 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding accelerator<1437>_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_VITIS_LOOP_104_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 
Execute       schedule -model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 791.527 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_104_4.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_104_4.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator<1437>_Pipeline_VITIS_LOOP_104_4.
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 
Execute       bind -model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 791.527 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_104_4.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_104_4.bind.adb -f 
INFO-FLOW: Finish binding accelerator<1437>_Pipeline_VITIS_LOOP_104_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       schedule -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 791.711 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       bind -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 791.711 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       schedule -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.311 seconds; current allocated memory: 792.289 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       bind -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 792.289 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
Execute       schedule -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 793.672 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
Execute       bind -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 793.723 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 
Execute       schedule -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 794.453 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1.
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 
Execute       bind -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 794.453 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 
Execute       schedule -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 794.938 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1.
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 
Execute       bind -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.284 seconds; current allocated memory: 794.938 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 
Execute       schedule -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_208_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 794.957 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3.
Execute       set_default_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 
Execute       bind -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 794.957 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 4, 10> 
Execute       schedule -model backProp<8, 4, 10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 795.000 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_s.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 4, 10>.
Execute       set_default_model backProp<8, 4, 10> 
Execute       bind -model backProp<8, 4, 10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 795.133 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_s.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 4, 10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       schedule -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 795.961 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       bind -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 795.961 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       schedule -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 796.125 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       bind -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 796.145 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
Execute       schedule -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.145 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 798.473 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
Execute       bind -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 799.219 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 
Execute       schedule -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 799.395 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1.
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 
Execute       bind -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 799.395 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 
Execute       schedule -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 799.543 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1.
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 
Execute       bind -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 799.543 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_Pipeline_VITIS_LOOP_208_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 
Execute       schedule -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_208_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.066 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.121 seconds; current allocated memory: 799.551 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3.
Execute       set_default_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 
Execute       bind -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 800.102 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 4> 
Execute       schedule -model backProp<64, 8, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 800.105 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 4>.
Execute       set_default_model backProp<64, 8, 4> 
Execute       bind -model backProp<64, 8, 4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 800.535 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_s.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 
Execute       schedule -model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 800.535 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_1.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator<1437>_Pipeline_VITIS_LOOP_44_1.
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 
Execute       bind -model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 801.035 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_1.bind.adb -f 
INFO-FLOW: Finish binding accelerator<1437>_Pipeline_VITIS_LOOP_44_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 
Execute       schedule -model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 801.172 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1.
Execute       set_default_model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 
Execute       bind -model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 801.332 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.bind.adb -f 
INFO-FLOW: Finish binding matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_10ul_1ul_4ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<10ul, 1ul, 4ul> 
Execute       schedule -model matmul<10ul, 1ul, 4ul> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.147 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.201 seconds; current allocated memory: 801.492 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_s.sched.adb -f 
INFO-FLOW: Finish scheduling matmul<10ul, 1ul, 4ul>.
Execute       set_default_model matmul<10ul, 1ul, 4ul> 
Execute       bind -model matmul<10ul, 1ul, 4ul> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 802.254 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_s.bind.adb -f 
INFO-FLOW: Finish binding matmul<10ul, 1ul, 4ul>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_VITIS_LOOP_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 
Execute       schedule -model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 802.723 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_1.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator<1437>_Pipeline_VITIS_LOOP_235_1.
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 
Execute       bind -model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 802.785 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_1.bind.adb -f 
INFO-FLOW: Finish binding accelerator<1437>_Pipeline_VITIS_LOOP_235_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 
Execute       schedule -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 802.926 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1.sched.adb -f 
INFO-FLOW: Finish scheduling updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1.
Execute       set_default_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 
Execute       bind -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 803.055 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1.bind.adb -f 
INFO-FLOW: Finish binding updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 
Execute       schedule -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 803.621 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1.sched.adb -f 
INFO-FLOW: Finish scheduling updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1.
Execute       set_default_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 
Execute       bind -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.154 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.174 seconds; current allocated memory: 804.023 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1.bind.adb -f 
INFO-FLOW: Finish binding updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 
Execute       schedule -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.221 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 804.883 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1.sched.adb -f 
INFO-FLOW: Finish scheduling updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1.
Execute       set_default_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 
Execute       bind -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 805.129 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1.bind.adb -f 
INFO-FLOW: Finish binding updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateWeightBias_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model updateWeightBias<8, 4> 
Execute       schedule -model updateWeightBias<8, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 805.621 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling updateWeightBias<8, 4>.
Execute       set_default_model updateWeightBias<8, 4> 
Execute       bind -model updateWeightBias<8, 4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 805.750 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_s.bind.adb -f 
INFO-FLOW: Finish binding updateWeightBias<8, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_VITIS_LOOP_44_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 
Execute       schedule -model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.155 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 807.414 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_15.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_15.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator<1437>_Pipeline_VITIS_LOOP_44_15.
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 
Execute       bind -model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.003 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 809.148 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_15.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_15.bind.adb -f 
INFO-FLOW: Finish binding accelerator<1437>_Pipeline_VITIS_LOOP_44_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 
Execute       schedule -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 811.855 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1.
Execute       set_default_model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 
Execute       bind -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 812.281 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.bind.adb -f 
INFO-FLOW: Finish binding matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_8ul_1ul_64ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<8ul, 1ul, 64ul> 
Execute       schedule -model matmul<8ul, 1ul, 64ul> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 817.488 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.sched.adb -f 
INFO-FLOW: Finish scheduling matmul<8ul, 1ul, 64ul>.
Execute       set_default_model matmul<8ul, 1ul, 64ul> 
Execute       bind -model matmul<8ul, 1ul, 64ul> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 818.922 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.bind.adb -f 
Command       db_write done; 0.106 sec.
INFO-FLOW: Finish binding matmul<8ul, 1ul, 64ul>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_VITIS_LOOP_235_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 
Execute       schedule -model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.117 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.303 seconds; current allocated memory: 823.516 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_16.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_16.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator<1437>_Pipeline_VITIS_LOOP_235_16.
Execute       set_default_model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 
Execute       bind -model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 824.629 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_16.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_16.bind.adb -f 
INFO-FLOW: Finish binding accelerator<1437>_Pipeline_VITIS_LOOP_235_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator<1437> 
Execute       schedule -model accelerator<1437> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.183 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 826.770 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_s.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator<1437>.
Execute       set_default_model accelerator<1437> 
Execute       bind -model accelerator<1437> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 828.211 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_s.bind.adb -f 
INFO-FLOW: Finish binding accelerator<1437>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_360_Pipeline_VITIS_LOOP_176_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator<360>_Pipeline_VITIS_LOOP_176_7 
Execute       schedule -model accelerator<360>_Pipeline_VITIS_LOOP_176_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_176_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 829.344 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_VITIS_LOOP_176_7.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_VITIS_LOOP_176_7.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator<360>_Pipeline_VITIS_LOOP_176_7.
Execute       set_default_model accelerator<360>_Pipeline_VITIS_LOOP_176_7 
Execute       bind -model accelerator<360>_Pipeline_VITIS_LOOP_176_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 829.781 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_VITIS_LOOP_176_7.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_VITIS_LOOP_176_7.bind.adb -f 
INFO-FLOW: Finish binding accelerator<360>_Pipeline_VITIS_LOOP_176_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_360_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator<360>_Pipeline_2 
Execute       schedule -model accelerator<360>_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln43', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:883->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 830.359 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_2.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator<360>_Pipeline_2.
Execute       set_default_model accelerator<360>_Pipeline_2 
Execute       bind -model accelerator<360>_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 830.547 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_2.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding accelerator<360>_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_360_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator<360>_Pipeline_3 
Execute       schedule -model accelerator<360>_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 830.555 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator<360>_Pipeline_3.
Execute       set_default_model accelerator<360>_Pipeline_3 
Execute       bind -model accelerator<360>_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 830.652 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding accelerator<360>_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_360_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator<360> 
Execute       schedule -model accelerator<360> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 830.887 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_s.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator<360>.
Execute       set_default_model accelerator<360> 
Execute       bind -model accelerator<360> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 832.074 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_s.bind.adb -f 
INFO-FLOW: Finish binding accelerator<360>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top 
Execute       schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.354 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 838.727 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.sched.adb -f 
Command       db_write done; 0.126 sec.
INFO-FLOW: Finish scheduling top.
Execute       set_default_model top 
Execute       bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.137 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 840.484 MB.
Execute       syn_report -verbosereport -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding top.
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess top_Pipeline_1 
Execute       rtl_gen_preprocess top_Pipeline_2 
Execute       rtl_gen_preprocess top_Pipeline_3 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_82_1 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_88_2 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_VITIS_LOOP_68_3 
Execute       rtl_gen_preprocess forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 
Execute       rtl_gen_preprocess forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess forwardPropagation<64, 8> 
Execute       rtl_gen_preprocess forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 4> 
Execute       rtl_gen_preprocess forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_VITIS_LOOP_120_1 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_VITIS_LOOP_100_1 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_VITIS_LOOP_105_2 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_VITIS_LOOP_138_3 
Execute       rtl_gen_preprocess softmax<10> 
Execute       rtl_gen_preprocess forwardPropagation<4, 10> 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_2 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_3 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_VITIS_LOOP_104_4 
Execute       rtl_gen_preprocess backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       rtl_gen_preprocess backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
Execute       rtl_gen_preprocess backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 
Execute       rtl_gen_preprocess backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 
Execute       rtl_gen_preprocess backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 
Execute       rtl_gen_preprocess backProp<8, 4, 10> 
Execute       rtl_gen_preprocess backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       rtl_gen_preprocess backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       rtl_gen_preprocess backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
Execute       rtl_gen_preprocess backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 
Execute       rtl_gen_preprocess backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 
Execute       rtl_gen_preprocess backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 
Execute       rtl_gen_preprocess backProp<64, 8, 4> 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_VITIS_LOOP_44_1 
Execute       rtl_gen_preprocess matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 
Execute       rtl_gen_preprocess matmul<10ul, 1ul, 4ul> 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_VITIS_LOOP_235_1 
Execute       rtl_gen_preprocess updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 
Execute       rtl_gen_preprocess updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 
Execute       rtl_gen_preprocess updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 
Execute       rtl_gen_preprocess updateWeightBias<8, 4> 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_VITIS_LOOP_44_15 
Execute       rtl_gen_preprocess matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 
Execute       rtl_gen_preprocess matmul<8ul, 1ul, 64ul> 
Execute       rtl_gen_preprocess accelerator<1437>_Pipeline_VITIS_LOOP_235_16 
Execute       rtl_gen_preprocess accelerator<1437> 
Execute       rtl_gen_preprocess accelerator<360>_Pipeline_VITIS_LOOP_176_7 
Execute       rtl_gen_preprocess accelerator<360>_Pipeline_2 
Execute       rtl_gen_preprocess accelerator<360>_Pipeline_3 
Execute       rtl_gen_preprocess accelerator<360> 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: top_Pipeline_1 top_Pipeline_2 top_Pipeline_3 top_Pipeline_VITIS_LOOP_82_1 top_Pipeline_VITIS_LOOP_88_2 accelerator<1437>_Pipeline_VITIS_LOOP_68_3 {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1} {forwardPropagation<64, 8>} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1} {forwardPropagation<8, 4>} {forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1} softmax<10>_Pipeline_VITIS_LOOP_120_1 softmax<10>_Pipeline_VITIS_LOOP_100_1 softmax<10>_Pipeline_VITIS_LOOP_105_2 softmax<10>_Pipeline_VITIS_LOOP_138_3 softmax<10> {forwardPropagation<4, 10>} accelerator<1437>_Pipeline_2 accelerator<1437>_Pipeline_3 accelerator<1437>_Pipeline_VITIS_LOOP_104_4 {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3} {backProp<8, 4, 10>} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3} {backProp<64, 8, 4>} accelerator<1437>_Pipeline_VITIS_LOOP_44_1 {matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1} {matmul<10ul, 1ul, 4ul>} accelerator<1437>_Pipeline_VITIS_LOOP_235_1 {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1} {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1} {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1} {updateWeightBias<8, 4>} accelerator<1437>_Pipeline_VITIS_LOOP_44_15 {matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1} {matmul<8ul, 1ul, 64ul>} accelerator<1437>_Pipeline_VITIS_LOOP_235_16 accelerator<1437> accelerator<360>_Pipeline_VITIS_LOOP_176_7 accelerator<360>_Pipeline_2 accelerator<360>_Pipeline_3 accelerator<360> top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_Pipeline_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 842.527 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_Pipeline_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_top_Pipeline_1 
Execute       gen_rtl top_Pipeline_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_top_Pipeline_1 
Execute       syn_report -csynth -model top_Pipeline_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/top_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model top_Pipeline_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/top_Pipeline_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model top_Pipeline_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model top_Pipeline_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_1.adb 
Execute       db_write -model top_Pipeline_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_Pipeline_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_Pipeline_2 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 843.340 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_Pipeline_2 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_top_Pipeline_2 
Execute       gen_rtl top_Pipeline_2 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_top_Pipeline_2 
Execute       syn_report -csynth -model top_Pipeline_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/top_Pipeline_2_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model top_Pipeline_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/top_Pipeline_2_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model top_Pipeline_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_2.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model top_Pipeline_2 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_2.adb 
Execute       db_write -model top_Pipeline_2 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_Pipeline_2 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_Pipeline_3 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 843.871 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_Pipeline_3 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_top_Pipeline_3 
Execute       gen_rtl top_Pipeline_3 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_top_Pipeline_3 
Execute       syn_report -csynth -model top_Pipeline_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/top_Pipeline_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model top_Pipeline_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/top_Pipeline_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model top_Pipeline_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model top_Pipeline_3 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_3.adb 
Execute       db_write -model top_Pipeline_3 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_Pipeline_3 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_Pipeline_VITIS_LOOP_82_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_82_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 846.352 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_82_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_top_Pipeline_VITIS_LOOP_82_1 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_82_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_top_Pipeline_VITIS_LOOP_82_1 
Execute       syn_report -csynth -model top_Pipeline_VITIS_LOOP_82_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/top_Pipeline_VITIS_LOOP_82_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model top_Pipeline_VITIS_LOOP_82_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/top_Pipeline_VITIS_LOOP_82_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model top_Pipeline_VITIS_LOOP_82_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_82_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model top_Pipeline_VITIS_LOOP_82_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_82_1.adb 
Execute       db_write -model top_Pipeline_VITIS_LOOP_82_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_Pipeline_VITIS_LOOP_82_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_82_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_Pipeline_VITIS_LOOP_88_2 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_88_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_88_2' pipeline 'VITIS_LOOP_88_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_88_2'.
Command       create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 854.023 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_88_2 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_top_Pipeline_VITIS_LOOP_88_2 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_88_2 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_top_Pipeline_VITIS_LOOP_88_2 
Execute       syn_report -csynth -model top_Pipeline_VITIS_LOOP_88_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/top_Pipeline_VITIS_LOOP_88_2_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model top_Pipeline_VITIS_LOOP_88_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/top_Pipeline_VITIS_LOOP_88_2_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model top_Pipeline_VITIS_LOOP_88_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_88_2.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model top_Pipeline_VITIS_LOOP_88_2 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_88_2.adb 
Execute       db_write -model top_Pipeline_VITIS_LOOP_88_2 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_Pipeline_VITIS_LOOP_88_2 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_88_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_VITIS_LOOP_68_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_68_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_1437_Pipeline_VITIS_LOOP_68_3' pipeline 'VITIS_LOOP_68_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_4_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_VITIS_LOOP_68_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 860.910 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator<1437>_Pipeline_VITIS_LOOP_68_3 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_accelerator_1437_Pipeline_VITIS_LOOP_68_3 
Execute       gen_rtl accelerator<1437>_Pipeline_VITIS_LOOP_68_3 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_68_3 
Execute       syn_report -csynth -model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_VITIS_LOOP_68_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_VITIS_LOOP_68_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_68_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_68_3.adb 
Execute       db_write -model accelerator<1437>_Pipeline_VITIS_LOOP_68_3 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator<1437>_Pipeline_VITIS_LOOP_68_3 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_68_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_25s_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
Command       create_rtl_model done; 0.142 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 864.387 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       gen_rtl forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       syn_report -csynth -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.adb 
Execute       db_write -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 868.000 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1 
Execute       gen_rtl forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1 
Execute       syn_report -csynth -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.adb 
Execute       db_write -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 868.664 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1 
Execute       gen_rtl forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1 
Execute       syn_report -csynth -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.adb 
Execute       db_write -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<64, 8> -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_s'.
INFO: [RTMG 210-278] Implementing memory 'top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.297 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 871.039 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<64, 8> -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_forwardPropagation_64_8_s 
Execute       gen_rtl forwardPropagation<64, 8> -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_forwardPropagation_64_8_s 
Execute       syn_report -csynth -model forwardPropagation<64, 8> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_64_8_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<64, 8> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_64_8_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<64, 8> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<64, 8> -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_s.adb 
Execute       db_write -model forwardPropagation<64, 8> -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<64, 8> -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_25s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.225 seconds; current allocated memory: 873.402 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       gen_rtl forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       syn_report -csynth -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.adb 
Execute       db_write -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 875.004 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1 
Execute       gen_rtl forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1 
Execute       syn_report -csynth -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1.adb 
Execute       db_write -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 875.699 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1 
Execute       gen_rtl forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1 
Execute       syn_report -csynth -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1.adb 
Execute       db_write -model forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<8, 4> -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 877.102 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<8, 4> -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_forwardPropagation_8_4_s 
Execute       gen_rtl forwardPropagation<8, 4> -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_forwardPropagation_8_4_s 
Execute       syn_report -csynth -model forwardPropagation<8, 4> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_8_4_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<8, 4> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_8_4_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<8, 4> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<8, 4> -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_s.adb 
Execute       db_write -model forwardPropagation<8, 4> -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<8, 4> -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_25s_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 879.176 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       gen_rtl forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       syn_report -csynth -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.adb 
Execute       db_write -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1'.
Command       create_rtl_model done; 0.833 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.975 seconds; current allocated memory: 880.168 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1 
Execute       gen_rtl forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1 
Execute       syn_report -csynth -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1.adb 
Execute       db_write -model forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_VITIS_LOOP_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax<10>_Pipeline_VITIS_LOOP_120_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_120_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10_Pipeline_VITIS_LOOP_120_1' pipeline 'VITIS_LOOP_120_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_VITIS_LOOP_120_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 880.918 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax<10>_Pipeline_VITIS_LOOP_120_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_softmax_10_Pipeline_VITIS_LOOP_120_1 
Execute       gen_rtl softmax<10>_Pipeline_VITIS_LOOP_120_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_softmax_10_Pipeline_VITIS_LOOP_120_1 
Execute       syn_report -csynth -model softmax<10>_Pipeline_VITIS_LOOP_120_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/softmax_10_Pipeline_VITIS_LOOP_120_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model softmax<10>_Pipeline_VITIS_LOOP_120_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/softmax_10_Pipeline_VITIS_LOOP_120_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model softmax<10>_Pipeline_VITIS_LOOP_120_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_120_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model softmax<10>_Pipeline_VITIS_LOOP_120_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_120_1.adb 
Execute       db_write -model softmax<10>_Pipeline_VITIS_LOOP_120_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax<10>_Pipeline_VITIS_LOOP_120_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_120_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_VITIS_LOOP_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax<10>_Pipeline_VITIS_LOOP_100_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_100_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_VITIS_LOOP_100_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 881.574 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax<10>_Pipeline_VITIS_LOOP_100_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_softmax_10_Pipeline_VITIS_LOOP_100_1 
Execute       gen_rtl softmax<10>_Pipeline_VITIS_LOOP_100_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_softmax_10_Pipeline_VITIS_LOOP_100_1 
Execute       syn_report -csynth -model softmax<10>_Pipeline_VITIS_LOOP_100_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/softmax_10_Pipeline_VITIS_LOOP_100_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model softmax<10>_Pipeline_VITIS_LOOP_100_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/softmax_10_Pipeline_VITIS_LOOP_100_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model softmax<10>_Pipeline_VITIS_LOOP_100_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_100_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model softmax<10>_Pipeline_VITIS_LOOP_100_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_100_1.adb 
Execute       db_write -model softmax<10>_Pipeline_VITIS_LOOP_100_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax<10>_Pipeline_VITIS_LOOP_100_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_100_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax<10>_Pipeline_VITIS_LOOP_105_2 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_VITIS_LOOP_105_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 882.047 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax<10>_Pipeline_VITIS_LOOP_105_2 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_softmax_10_Pipeline_VITIS_LOOP_105_2 
Execute       gen_rtl softmax<10>_Pipeline_VITIS_LOOP_105_2 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_softmax_10_Pipeline_VITIS_LOOP_105_2 
Execute       syn_report -csynth -model softmax<10>_Pipeline_VITIS_LOOP_105_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/softmax_10_Pipeline_VITIS_LOOP_105_2_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model softmax<10>_Pipeline_VITIS_LOOP_105_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/softmax_10_Pipeline_VITIS_LOOP_105_2_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model softmax<10>_Pipeline_VITIS_LOOP_105_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_105_2.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model softmax<10>_Pipeline_VITIS_LOOP_105_2 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_105_2.adb 
Execute       db_write -model softmax<10>_Pipeline_VITIS_LOOP_105_2 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax<10>_Pipeline_VITIS_LOOP_105_2 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_105_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax<10>_Pipeline_VITIS_LOOP_138_3 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_138_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10_Pipeline_VITIS_LOOP_138_3' pipeline 'VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_42ns_25s_25_46_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_VITIS_LOOP_138_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 883.883 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax<10>_Pipeline_VITIS_LOOP_138_3 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_softmax_10_Pipeline_VITIS_LOOP_138_3 
Execute       gen_rtl softmax<10>_Pipeline_VITIS_LOOP_138_3 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_softmax_10_Pipeline_VITIS_LOOP_138_3 
Execute       syn_report -csynth -model softmax<10>_Pipeline_VITIS_LOOP_138_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/softmax_10_Pipeline_VITIS_LOOP_138_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model softmax<10>_Pipeline_VITIS_LOOP_138_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/softmax_10_Pipeline_VITIS_LOOP_138_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model softmax<10>_Pipeline_VITIS_LOOP_138_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_138_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model softmax<10>_Pipeline_VITIS_LOOP_138_3 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_138_3.adb 
Execute       db_write -model softmax<10>_Pipeline_VITIS_LOOP_138_3 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax<10>_Pipeline_VITIS_LOOP_138_3 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_138_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax<10> -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_25s_15ns_34ns_40_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22s_19ns_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_59_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_s'.
Command       create_rtl_model done; 0.107 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 885.285 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax<10> -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_softmax_10_s 
Execute       gen_rtl softmax<10> -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_softmax_10_s 
Execute       syn_report -csynth -model softmax<10> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/softmax_10_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model softmax<10> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/softmax_10_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model softmax<10> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model softmax<10> -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_s.adb 
Execute       db_write -model softmax<10> -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax<10> -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<4, 10> -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_4_10_s'.
INFO: [RTMG 210-278] Implementing memory 'top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 887.867 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<4, 10> -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_forwardPropagation_4_10_s 
Execute       gen_rtl forwardPropagation<4, 10> -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_forwardPropagation_4_10_s 
Execute       syn_report -csynth -model forwardPropagation<4, 10> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_4_10_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<4, 10> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/forwardPropagation_4_10_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<4, 10> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<4, 10> -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_s.adb 
Execute       db_write -model forwardPropagation<4, 10> -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<4, 10> -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator<1437>_Pipeline_2 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 888.824 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator<1437>_Pipeline_2 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_accelerator_1437_Pipeline_2 
Execute       gen_rtl accelerator<1437>_Pipeline_2 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_accelerator_1437_Pipeline_2 
Execute       syn_report -csynth -model accelerator<1437>_Pipeline_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_2_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator<1437>_Pipeline_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_2_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator<1437>_Pipeline_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_2.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator<1437>_Pipeline_2 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_2.adb 
Execute       db_write -model accelerator<1437>_Pipeline_2 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator<1437>_Pipeline_2 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator<1437>_Pipeline_3 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_1437_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 890.684 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator<1437>_Pipeline_3 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_accelerator_1437_Pipeline_3 
Execute       gen_rtl accelerator<1437>_Pipeline_3 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_accelerator_1437_Pipeline_3 
Execute       syn_report -csynth -model accelerator<1437>_Pipeline_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator<1437>_Pipeline_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator<1437>_Pipeline_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator<1437>_Pipeline_3 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_3.adb 
Execute       db_write -model accelerator<1437>_Pipeline_3 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator<1437>_Pipeline_3 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_VITIS_LOOP_104_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_104_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_1437_Pipeline_VITIS_LOOP_104_4' pipeline 'VITIS_LOOP_104_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_VITIS_LOOP_104_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 892.055 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator<1437>_Pipeline_VITIS_LOOP_104_4 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_accelerator_1437_Pipeline_VITIS_LOOP_104_4 
Execute       gen_rtl accelerator<1437>_Pipeline_VITIS_LOOP_104_4 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_104_4 
Execute       syn_report -csynth -model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_VITIS_LOOP_104_4_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_VITIS_LOOP_104_4_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_104_4.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_104_4.adb 
Execute       db_write -model accelerator<1437>_Pipeline_VITIS_LOOP_104_4 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator<1437>_Pipeline_VITIS_LOOP_104_4 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_104_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 893.078 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       gen_rtl backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       syn_report -csynth -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.adb 
Execute       db_write -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_25s_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 894.871 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       gen_rtl backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       syn_report -csynth -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.adb 
Execute       db_write -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_25s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 896.266 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
Execute       gen_rtl backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
Execute       syn_report -csynth -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.adb 
Execute       db_write -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_Pipeline_VITIS_LOOP_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 897.754 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1 
Execute       gen_rtl backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1 
Execute       syn_report -csynth -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1.adb 
Execute       db_write -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 898.523 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1 
Execute       gen_rtl backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1 
Execute       syn_report -csynth -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1.adb 
Execute       db_write -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3' pipeline 'VITIS_LOOP_208_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_25s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 900.348 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3 
Execute       gen_rtl backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3 
Execute       syn_report -csynth -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3.adb 
Execute       db_write -model backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 4, 10> -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_s'.
INFO: [RTMG 210-278] Implementing memory 'top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 901.504 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 4, 10> -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_8_4_10_s 
Execute       gen_rtl backProp<8, 4, 10> -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_8_4_10_s 
Execute       syn_report -csynth -model backProp<8, 4, 10> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 4, 10> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_8_4_10_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 4, 10> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 4, 10> -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_s.adb 
Execute       db_write -model backProp<8, 4, 10> -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 4, 10> -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 903.523 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       gen_rtl backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
Execute       syn_report -csynth -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.adb 
Execute       db_write -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_25s_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
Command       create_rtl_model done; 0.858 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.999 seconds; current allocated memory: 904.812 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       gen_rtl backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
Execute       syn_report -csynth -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.adb 
Execute       db_write -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_25s_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 907.598 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
Execute       gen_rtl backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
Execute       syn_report -csynth -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.adb 
Execute       db_write -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_4_Pipeline_VITIS_LOOP_190_1' pipeline 'VITIS_LOOP_190_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_Pipeline_VITIS_LOOP_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 911.289 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1 
Execute       gen_rtl backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1 
Execute       syn_report -csynth -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.adb 
Execute       db_write -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_4_Pipeline_VITIS_LOOP_31_1' pipeline 'VITIS_LOOP_31_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 912.027 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1 
Execute       gen_rtl backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1 
Execute       syn_report -csynth -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.adb 
Execute       db_write -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_Pipeline_VITIS_LOOP_208_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_4_Pipeline_VITIS_LOOP_208_3' pipeline 'VITIS_LOOP_208_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_25s_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_Pipeline_VITIS_LOOP_208_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 913.441 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3 
Execute       gen_rtl backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3 
Execute       syn_report -csynth -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3.adb 
Execute       db_write -model backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 4> -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_s'.
INFO: [RTMG 210-278] Implementing memory 'top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 916.086 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 4> -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_backProp_64_8_4_s 
Execute       gen_rtl backProp<64, 8, 4> -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_backProp_64_8_4_s 
Execute       syn_report -csynth -model backProp<64, 8, 4> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 8, 4> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/backProp_64_8_4_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 4> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 8, 4> -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_s.adb 
Execute       db_write -model backProp<64, 8, 4> -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 4> -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_VITIS_LOOP_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 918.137 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator<1437>_Pipeline_VITIS_LOOP_44_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_accelerator_1437_Pipeline_VITIS_LOOP_44_1 
Execute       gen_rtl accelerator<1437>_Pipeline_VITIS_LOOP_44_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_44_1 
Execute       syn_report -csynth -model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_VITIS_LOOP_44_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_VITIS_LOOP_44_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_1.adb 
Execute       db_write -model accelerator<1437>_Pipeline_VITIS_LOOP_44_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator<1437>_Pipeline_VITIS_LOOP_44_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_25s_25s_50_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 919.551 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1 
Execute       gen_rtl matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1 
Execute       syn_report -csynth -model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.adb 
Execute       db_write -model matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_10ul_1ul_4ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<10ul, 1ul, 4ul> -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_10ul_1ul_4ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 920.301 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<10ul, 1ul, 4ul> -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_matmul_10ul_1ul_4ul_s 
Execute       gen_rtl matmul<10ul, 1ul, 4ul> -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_matmul_10ul_1ul_4ul_s 
Execute       syn_report -csynth -model matmul<10ul, 1ul, 4ul> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/matmul_10ul_1ul_4ul_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<10ul, 1ul, 4ul> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/matmul_10ul_1ul_4ul_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<10ul, 1ul, 4ul> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<10ul, 1ul, 4ul> -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_s.adb 
Execute       db_write -model matmul<10ul, 1ul, 4ul> -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<10ul, 1ul, 4ul> -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_VITIS_LOOP_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_1437_Pipeline_VITIS_LOOP_235_1' pipeline 'VITIS_LOOP_235_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_25s_8ns_42s_42_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_VITIS_LOOP_235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 922.902 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator<1437>_Pipeline_VITIS_LOOP_235_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_accelerator_1437_Pipeline_VITIS_LOOP_235_1 
Execute       gen_rtl accelerator<1437>_Pipeline_VITIS_LOOP_235_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_1 
Execute       syn_report -csynth -model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_VITIS_LOOP_235_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_VITIS_LOOP_235_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_1.adb 
Execute       db_write -model accelerator<1437>_Pipeline_VITIS_LOOP_235_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator<1437>_Pipeline_VITIS_LOOP_235_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1' pipeline 'VITIS_LOOP_44_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 923.742 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1 
Execute       gen_rtl updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1 
Execute       syn_report -csynth -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1.adb 
Execute       db_write -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_25s_25s_50_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 925.625 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1 
Execute       gen_rtl updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1 
Execute       syn_report -csynth -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1.adb 
Execute       db_write -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1' pipeline 'VITIS_LOOP_235_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_25s_8ns_42s_42_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.953 seconds; current allocated memory: 928.121 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1 
Execute       gen_rtl updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1 
Execute       syn_report -csynth -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1.adb 
Execute       db_write -model updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateWeightBias_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model updateWeightBias<8, 4> -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateWeightBias_8_4_s'.
INFO: [RTMG 210-278] Implementing memory 'top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 930.852 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl updateWeightBias<8, 4> -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_updateWeightBias_8_4_s 
Execute       gen_rtl updateWeightBias<8, 4> -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_updateWeightBias_8_4_s 
Execute       syn_report -csynth -model updateWeightBias<8, 4> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/updateWeightBias_8_4_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model updateWeightBias<8, 4> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/updateWeightBias_8_4_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model updateWeightBias<8, 4> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model updateWeightBias<8, 4> -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_s.adb 
Execute       db_write -model updateWeightBias<8, 4> -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info updateWeightBias<8, 4> -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_VITIS_LOOP_44_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_1437_Pipeline_VITIS_LOOP_44_15' pipeline 'VITIS_LOOP_44_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_VITIS_LOOP_44_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 934.152 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator<1437>_Pipeline_VITIS_LOOP_44_15 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_accelerator_1437_Pipeline_VITIS_LOOP_44_15 
Execute       gen_rtl accelerator<1437>_Pipeline_VITIS_LOOP_44_15 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_44_15 
Execute       syn_report -csynth -model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_VITIS_LOOP_44_15_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_VITIS_LOOP_44_15_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_15.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_15.adb 
Execute       db_write -model accelerator<1437>_Pipeline_VITIS_LOOP_44_15 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator<1437>_Pipeline_VITIS_LOOP_44_15 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_25s_22ns_47_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1'.
Command       create_rtl_model done; 0.139 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.508 seconds; current allocated memory: 944.156 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1 
Execute       gen_rtl matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1 
Execute       syn_report -csynth -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.adb 
Execute       db_write -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_8ul_1ul_64ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<8ul, 1ul, 64ul> -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_8ul_1ul_64ul_s'.
Command       create_rtl_model done; 0.134 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 954.984 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<8ul, 1ul, 64ul> -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_matmul_8ul_1ul_64ul_s 
Execute       gen_rtl matmul<8ul, 1ul, 64ul> -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_matmul_8ul_1ul_64ul_s 
Execute       syn_report -csynth -model matmul<8ul, 1ul, 64ul> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/matmul_8ul_1ul_64ul_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<8ul, 1ul, 64ul> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/matmul_8ul_1ul_64ul_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<8ul, 1ul, 64ul> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<8ul, 1ul, 64ul> -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.adb 
Command       db_write done; 0.122 sec.
Execute       db_write -model matmul<8ul, 1ul, 64ul> -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<8ul, 1ul, 64ul> -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_VITIS_LOOP_235_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_1437_Pipeline_VITIS_LOOP_235_16' pipeline 'VITIS_LOOP_235_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_25s_8ns_42s_42_4_1': 65 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_VITIS_LOOP_235_16'.
Command       create_rtl_model done; 0.163 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.648 seconds; current allocated memory: 976.461 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator<1437>_Pipeline_VITIS_LOOP_235_16 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16 
Execute       gen_rtl accelerator<1437>_Pipeline_VITIS_LOOP_235_16 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16 
Execute       syn_report -csynth -model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_VITIS_LOOP_235_16_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_Pipeline_VITIS_LOOP_235_16_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_16.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_16.adb 
Command       db_write done; 0.105 sec.
Execute       db_write -model accelerator<1437>_Pipeline_VITIS_LOOP_235_16 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator<1437>_Pipeline_VITIS_LOOP_235_16 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator<1437> -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_s'.
INFO: [RTMG 210-278] Implementing memory 'top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.331 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 1003.246 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator<1437> -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_accelerator_1437_s 
Execute       gen_rtl accelerator<1437> -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_accelerator_1437_s 
Execute       syn_report -csynth -model accelerator<1437> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator<1437> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_1437_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator<1437> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator<1437> -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_s.adb 
Execute       db_write -model accelerator<1437> -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator<1437> -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_360_Pipeline_VITIS_LOOP_176_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator<360>_Pipeline_VITIS_LOOP_176_7 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_VITIS_LOOP_176_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_360_Pipeline_VITIS_LOOP_176_7' pipeline 'VITIS_LOOP_176_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_4_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_360_Pipeline_VITIS_LOOP_176_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1012.879 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator<360>_Pipeline_VITIS_LOOP_176_7 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_accelerator_360_Pipeline_VITIS_LOOP_176_7 
Execute       gen_rtl accelerator<360>_Pipeline_VITIS_LOOP_176_7 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_accelerator_360_Pipeline_VITIS_LOOP_176_7 
Execute       syn_report -csynth -model accelerator<360>_Pipeline_VITIS_LOOP_176_7 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_360_Pipeline_VITIS_LOOP_176_7_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator<360>_Pipeline_VITIS_LOOP_176_7 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_360_Pipeline_VITIS_LOOP_176_7_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator<360>_Pipeline_VITIS_LOOP_176_7 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_VITIS_LOOP_176_7.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator<360>_Pipeline_VITIS_LOOP_176_7 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_VITIS_LOOP_176_7.adb 
Execute       db_write -model accelerator<360>_Pipeline_VITIS_LOOP_176_7 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator<360>_Pipeline_VITIS_LOOP_176_7 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_VITIS_LOOP_176_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_360_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator<360>_Pipeline_2 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_360_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1013.383 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator<360>_Pipeline_2 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_accelerator_360_Pipeline_2 
Execute       gen_rtl accelerator<360>_Pipeline_2 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_accelerator_360_Pipeline_2 
Execute       syn_report -csynth -model accelerator<360>_Pipeline_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_360_Pipeline_2_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator<360>_Pipeline_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_360_Pipeline_2_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator<360>_Pipeline_2 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_2.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator<360>_Pipeline_2 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_2.adb 
Execute       db_write -model accelerator<360>_Pipeline_2 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator<360>_Pipeline_2 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_360_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator<360>_Pipeline_3 -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_360_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_360_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1015.590 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator<360>_Pipeline_3 -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_accelerator_360_Pipeline_3 
Execute       gen_rtl accelerator<360>_Pipeline_3 -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_accelerator_360_Pipeline_3 
Execute       syn_report -csynth -model accelerator<360>_Pipeline_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_360_Pipeline_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator<360>_Pipeline_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_360_Pipeline_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator<360>_Pipeline_3 -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator<360>_Pipeline_3 -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_3.adb 
Execute       db_write -model accelerator<360>_Pipeline_3 -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator<360>_Pipeline_3 -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_360_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator<360> -top_prefix top_ -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_360_s'.
INFO: [RTMG 210-278] Implementing memory 'top_accelerator_360_s_input_ref_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_accelerator_360_s_result_l1_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.178 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1019.305 MB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator<360> -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top_accelerator_360_s 
Execute       gen_rtl accelerator<360> -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top_accelerator_360_s 
Execute       syn_report -csynth -model accelerator<360> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_360_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator<360> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/accelerator_360_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator<360> -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator<360> -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_s.adb 
Execute       db_write -model accelerator<360> -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator<360> -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/train_accuracy' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/test_accuracy' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/done' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'train_accuracy', 'test_accuracy' and 'done' to AXI-Lite port BUS.
INFO: [RTGEN 206-104] Estimated max fanout for 'top' is 5414 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_1_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_2_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_3_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_4_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_5_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_6_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_7_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_8_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_9_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_10_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_11_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_12_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_0_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_1_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_2_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_3_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_4_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_5_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_6_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_7_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_8_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_9_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_10_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_11_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_12_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_0_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_1_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_2_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_3_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_4_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_5_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_7_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_8_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_9_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_10_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_11_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_12_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_1_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_2_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_3_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_4_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_5_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_6_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_7_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_8_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_9_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_10_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_11_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_12_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_0_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_1_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_2_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_3_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_4_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_5_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_6_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_7_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_8_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_9_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_10_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_11_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_y_train_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_y_test_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_weights_l1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_weights_l2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_biases_l1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_biases_l3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_input_train_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_input_test_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 3.775 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.01 seconds; current allocated memory: 1.013 GB.
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top -istop -style xilinx -f -lang vhdl -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/vhdl/top 
Execute       gen_rtl top -istop -style xilinx -f -lang vlog -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/verilog/top 
Execute       syn_report -csynth -model top -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/top_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model top -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/top_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model top -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.123 sec.
Execute       db_write -model top -f -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.adb 
Command       db_write done; 0.2 sec.
Execute       db_write -model top -bindview -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top -p C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top 
Execute       export_constraint_db -f -tool general -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.constraint.tcl 
Execute       syn_report -designview -model top -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.design.xml 
Command       syn_report done; 0.174 sec.
Execute       syn_report -csynthDesign -model top -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth.rpt -MHOut C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -wcfg -model top -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top -o C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.protoinst 
Execute       sc_get_clocks top 
Execute       sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: top_Pipeline_1 top_Pipeline_2 top_Pipeline_3 top_Pipeline_VITIS_LOOP_82_1 top_Pipeline_VITIS_LOOP_88_2 accelerator<1437>_Pipeline_VITIS_LOOP_68_3 {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1} {forwardPropagation<64, 8>} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1} {forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1} {forwardPropagation<8, 4>} {forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1} softmax<10>_Pipeline_VITIS_LOOP_120_1 softmax<10>_Pipeline_VITIS_LOOP_100_1 softmax<10>_Pipeline_VITIS_LOOP_105_2 softmax<10>_Pipeline_VITIS_LOOP_138_3 softmax<10> {forwardPropagation<4, 10>} accelerator<1437>_Pipeline_2 accelerator<1437>_Pipeline_3 accelerator<1437>_Pipeline_VITIS_LOOP_104_4 {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1} {backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3} {backProp<8, 4, 10>} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1} {backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3} {backProp<64, 8, 4>} accelerator<1437>_Pipeline_VITIS_LOOP_44_1 {matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1} {matmul<10ul, 1ul, 4ul>} accelerator<1437>_Pipeline_VITIS_LOOP_235_1 {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1} {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1} {updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1} {updateWeightBias<8, 4>} accelerator<1437>_Pipeline_VITIS_LOOP_44_15 {matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1} {matmul<8ul, 1ul, 64ul>} accelerator<1437>_Pipeline_VITIS_LOOP_235_16 accelerator<1437> accelerator<360>_Pipeline_VITIS_LOOP_176_7 accelerator<360>_Pipeline_2 accelerator<360>_Pipeline_3 accelerator<360> top
INFO-FLOW: Handling components in module [top_Pipeline_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_Pipeline_2] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_Pipeline_3] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_Pipeline_VITIS_LOOP_82_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_82_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_Pipeline_VITIS_LOOP_88_2] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_88_2.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [accelerator_1437_Pipeline_VITIS_LOOP_68_3] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_68_3.compgen.tcl 
INFO-FLOW: Found component top_sparsemux_27_4_5_1_1.
INFO-FLOW: Append model top_sparsemux_27_4_5_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
INFO-FLOW: Found component top_mul_22ns_25s_47_1_1.
INFO-FLOW: Append model top_mul_22ns_25s_47_1_1
INFO-FLOW: Found component top_sparsemux_129_6_25_1_1.
INFO-FLOW: Append model top_sparsemux_129_6_25_1_1
INFO-FLOW: Found component top_add_42ns_42ns_42_1_1.
INFO-FLOW: Append model top_add_42ns_42ns_42_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_64_8_s] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_s.compgen.tcl 
INFO-FLOW: Found component top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
INFO-FLOW: Found component top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
INFO-FLOW: Found component top_mul_24ns_25s_49_1_1.
INFO-FLOW: Append model top_mul_24ns_25s_49_1_1
INFO-FLOW: Found component top_sparsemux_17_3_25_1_1.
INFO-FLOW: Append model top_sparsemux_17_3_25_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1.compgen.tcl 
INFO-FLOW: Found component top_sparsemux_9_2_25_1_1.
INFO-FLOW: Append model top_sparsemux_9_2_25_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_8_4_s] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_s.compgen.tcl 
INFO-FLOW: Handling components in module [forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
INFO-FLOW: Found component top_mul_25s_25s_50_1_1.
INFO-FLOW: Append model top_mul_25s_25s_50_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax_10_Pipeline_VITIS_LOOP_120_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_120_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax_10_Pipeline_VITIS_LOOP_100_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_100_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax_10_Pipeline_VITIS_LOOP_105_2] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax_10_Pipeline_VITIS_LOOP_138_3] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_138_3.compgen.tcl 
INFO-FLOW: Found component top_sdiv_42ns_25s_25_46_1.
INFO-FLOW: Append model top_sdiv_42ns_25s_25_46_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax_10_s] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_s.compgen.tcl 
INFO-FLOW: Found component top_mul_40s_25s_59_1_1.
INFO-FLOW: Append model top_mul_40s_25s_59_1_1
INFO-FLOW: Found component top_mul_22s_19ns_41_1_1.
INFO-FLOW: Append model top_mul_22s_19ns_41_1_1
INFO-FLOW: Found component top_mac_muladd_25s_15ns_34ns_40_4_1.
INFO-FLOW: Append model top_mac_muladd_25s_15ns_34ns_40_4_1
INFO-FLOW: Handling components in module [forwardPropagation_4_10_s] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_s.compgen.tcl 
INFO-FLOW: Found component top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W
INFO-FLOW: Found component top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [accelerator_1437_Pipeline_2] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_2.compgen.tcl 
INFO-FLOW: Handling components in module [accelerator_1437_Pipeline_3] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [accelerator_1437_Pipeline_VITIS_LOOP_104_4] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_104_4.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_4_10_Pipeline_VITIS_LOOP_190_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_4_10_Pipeline_VITIS_LOOP_31_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_4_10_Pipeline_VITIS_LOOP_208_3] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3.compgen.tcl 
INFO-FLOW: Found component top_sparsemux_9_2_18_1_1.
INFO-FLOW: Append model top_sparsemux_9_2_18_1_1
INFO-FLOW: Found component top_mul_18ns_25s_43_1_1.
INFO-FLOW: Append model top_mul_18ns_25s_43_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_4_10_s] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_s.compgen.tcl 
INFO-FLOW: Found component top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_8_4_Pipeline_VITIS_LOOP_190_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_8_4_Pipeline_VITIS_LOOP_31_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_8_4_Pipeline_VITIS_LOOP_208_3] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3.compgen.tcl 
INFO-FLOW: Found component top_mul_18ns_25s_42_1_1.
INFO-FLOW: Append model top_mul_18ns_25s_42_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_8_4_s] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_s.compgen.tcl 
INFO-FLOW: Found component top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W
INFO-FLOW: Found component top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [accelerator_1437_Pipeline_VITIS_LOOP_44_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_10ul_1ul_4ul_s] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_s.compgen.tcl 
INFO-FLOW: Handling components in module [accelerator_1437_Pipeline_VITIS_LOOP_235_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_1.compgen.tcl 
INFO-FLOW: Found component top_mac_mulsub_25s_8ns_42s_42_4_1.
INFO-FLOW: Append model top_mac_mulsub_25s_8ns_42s_42_4_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [updateWeightBias_8_4_s] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_s.compgen.tcl 
INFO-FLOW: Found component top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [accelerator_1437_Pipeline_VITIS_LOOP_44_15] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_15.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
INFO-FLOW: Found component top_mul_25s_22ns_47_1_1.
INFO-FLOW: Append model top_mul_25s_22ns_47_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_8ul_1ul_64ul_s] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.compgen.tcl 
INFO-FLOW: Handling components in module [accelerator_1437_Pipeline_VITIS_LOOP_235_16] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_16.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [accelerator_1437_s] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_s.compgen.tcl 
INFO-FLOW: Found component top_sparsemux_9_3_25_1_1.
INFO-FLOW: Append model top_sparsemux_9_3_25_1_1
INFO-FLOW: Found component top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W
INFO-FLOW: Found component top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W
INFO-FLOW: Found component top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [accelerator_360_Pipeline_VITIS_LOOP_176_7] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_VITIS_LOOP_176_7.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [accelerator_360_Pipeline_2] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_2.compgen.tcl 
INFO-FLOW: Handling components in module [accelerator_360_Pipeline_3] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [accelerator_360_s] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_s.compgen.tcl 
INFO-FLOW: Found component top_accelerator_360_s_input_ref_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_accelerator_360_s_input_ref_0_RAM_AUTO_1R1W
INFO-FLOW: Found component top_accelerator_360_s_result_l1_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_accelerator_360_s_result_l1_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [top] ... 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_fdiv_32ns_32ns_32_10_no_dsp_1.
INFO-FLOW: Append model top_fdiv_32ns_32ns_32_10_no_dsp_1
INFO-FLOW: Found component top_sitofp_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model top_sitofp_32ns_32_4_no_dsp_1
INFO-FLOW: Found component top_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model top_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component top_digits_features_1_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_1_0_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_2_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_2_0_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_3_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_3_0_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_4_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_4_0_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_5_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_5_0_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_6_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_6_0_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_7_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_7_0_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_8_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_8_0_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_9_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_9_0_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_10_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_10_0_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_11_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_11_0_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_12_0_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_12_0_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_0_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_0_1_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_1_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_1_1_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_2_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_2_1_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_3_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_3_1_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_4_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_4_1_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_5_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_5_1_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_6_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_6_1_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_7_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_7_1_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_8_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_8_1_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_9_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_9_1_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_10_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_10_1_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_11_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_11_1_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_12_1_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_12_1_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_0_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_0_2_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_1_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_1_2_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_2_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_2_2_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_3_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_3_2_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_4_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_4_2_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_5_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_5_2_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_7_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_7_2_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_8_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_8_2_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_9_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_9_2_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_10_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_10_2_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_11_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_11_2_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_12_2_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_12_2_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_1_3_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_1_3_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_2_3_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_2_3_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_3_3_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_3_3_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_4_3_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_4_3_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_5_3_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_5_3_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_6_3_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_6_3_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_7_3_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_7_3_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_8_3_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_8_3_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_9_3_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_9_3_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_10_3_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_10_3_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_11_3_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_11_3_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_12_3_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_12_3_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_0_4_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_0_4_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_1_4_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_1_4_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_2_4_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_2_4_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_3_4_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_3_4_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_4_4_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_4_4_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_5_4_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_5_4_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_6_4_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_6_4_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_7_4_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_7_4_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_8_4_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_8_4_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_9_4_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_9_4_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_10_4_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_10_4_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_features_11_4_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_features_11_4_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_labels_0_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_labels_0_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_labels_1_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_labels_1_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_labels_2_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_labels_2_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_labels_3_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_labels_3_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_labels_4_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_labels_4_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_labels_5_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_labels_5_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_labels_6_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_labels_6_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_labels_7_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_labels_7_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_labels_8_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_labels_8_ROM_AUTO_1R
INFO-FLOW: Found component top_digits_labels_9_ROM_AUTO_1R.
INFO-FLOW: Append model top_digits_labels_9_ROM_AUTO_1R
INFO-FLOW: Found component top_y_train_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_y_train_RAM_AUTO_1R1W
INFO-FLOW: Found component top_y_test_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_y_test_RAM_AUTO_1R1W
INFO-FLOW: Found component top_weights_l1_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_weights_l1_RAM_AUTO_1R1W
INFO-FLOW: Found component top_weights_l2_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_weights_l2_RAM_AUTO_1R1W
INFO-FLOW: Found component top_biases_l1_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_biases_l1_RAM_AUTO_1R1W
INFO-FLOW: Found component top_biases_l3_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_biases_l3_RAM_AUTO_1R1W
INFO-FLOW: Found component top_input_train_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_input_train_0_RAM_AUTO_1R1W
INFO-FLOW: Found component top_input_test_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_input_test_0_RAM_AUTO_1R1W
INFO-FLOW: Found component top_BUS_s_axi.
INFO-FLOW: Append model top_BUS_s_axi
INFO-FLOW: Append model top_Pipeline_1
INFO-FLOW: Append model top_Pipeline_2
INFO-FLOW: Append model top_Pipeline_3
INFO-FLOW: Append model top_Pipeline_VITIS_LOOP_82_1
INFO-FLOW: Append model top_Pipeline_VITIS_LOOP_88_2
INFO-FLOW: Append model accelerator_1437_Pipeline_VITIS_LOOP_68_3
INFO-FLOW: Append model forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
INFO-FLOW: Append model forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1
INFO-FLOW: Append model forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model forwardPropagation_64_8_s
INFO-FLOW: Append model forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
INFO-FLOW: Append model forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1
INFO-FLOW: Append model forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model forwardPropagation_8_4_s
INFO-FLOW: Append model forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
INFO-FLOW: Append model forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1
INFO-FLOW: Append model softmax_10_Pipeline_VITIS_LOOP_120_1
INFO-FLOW: Append model softmax_10_Pipeline_VITIS_LOOP_100_1
INFO-FLOW: Append model softmax_10_Pipeline_VITIS_LOOP_105_2
INFO-FLOW: Append model softmax_10_Pipeline_VITIS_LOOP_138_3
INFO-FLOW: Append model softmax_10_s
INFO-FLOW: Append model forwardPropagation_4_10_s
INFO-FLOW: Append model accelerator_1437_Pipeline_2
INFO-FLOW: Append model accelerator_1437_Pipeline_3
INFO-FLOW: Append model accelerator_1437_Pipeline_VITIS_LOOP_104_4
INFO-FLOW: Append model backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2
INFO-FLOW: Append model backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
INFO-FLOW: Append model backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33
INFO-FLOW: Append model backProp_8_4_10_Pipeline_VITIS_LOOP_190_1
INFO-FLOW: Append model backProp_8_4_10_Pipeline_VITIS_LOOP_31_1
INFO-FLOW: Append model backProp_8_4_10_Pipeline_VITIS_LOOP_208_3
INFO-FLOW: Append model backProp_8_4_10_s
INFO-FLOW: Append model backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2
INFO-FLOW: Append model backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
INFO-FLOW: Append model backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34
INFO-FLOW: Append model backProp_64_8_4_Pipeline_VITIS_LOOP_190_1
INFO-FLOW: Append model backProp_64_8_4_Pipeline_VITIS_LOOP_31_1
INFO-FLOW: Append model backProp_64_8_4_Pipeline_VITIS_LOOP_208_3
INFO-FLOW: Append model backProp_64_8_4_s
INFO-FLOW: Append model accelerator_1437_Pipeline_VITIS_LOOP_44_1
INFO-FLOW: Append model matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1
INFO-FLOW: Append model matmul_10ul_1ul_4ul_s
INFO-FLOW: Append model accelerator_1437_Pipeline_VITIS_LOOP_235_1
INFO-FLOW: Append model updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1
INFO-FLOW: Append model updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1
INFO-FLOW: Append model updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1
INFO-FLOW: Append model updateWeightBias_8_4_s
INFO-FLOW: Append model accelerator_1437_Pipeline_VITIS_LOOP_44_15
INFO-FLOW: Append model matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1
INFO-FLOW: Append model matmul_8ul_1ul_64ul_s
INFO-FLOW: Append model accelerator_1437_Pipeline_VITIS_LOOP_235_16
INFO-FLOW: Append model accelerator_1437_s
INFO-FLOW: Append model accelerator_360_Pipeline_VITIS_LOOP_176_7
INFO-FLOW: Append model accelerator_360_Pipeline_2
INFO-FLOW: Append model accelerator_360_Pipeline_3
INFO-FLOW: Append model accelerator_360_s
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_sparsemux_27_4_5_1_1 top_flow_control_loop_pipe_sequential_init top_mul_22ns_25s_47_1_1 top_sparsemux_129_6_25_1_1 top_add_42ns_42ns_42_1_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W top_mul_24ns_25s_49_1_1 top_sparsemux_17_3_25_1_1 top_flow_control_loop_pipe_sequential_init top_sparsemux_9_2_25_1_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_mul_25s_25s_50_1_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_sdiv_42ns_25s_25_46_1 top_flow_control_loop_pipe_sequential_init top_mul_40s_25s_59_1_1 top_mul_22s_19ns_41_1_1 top_mac_muladd_25s_15ns_34ns_40_4_1 top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_sparsemux_9_2_18_1_1 top_mul_18ns_25s_43_1_1 top_flow_control_loop_pipe_sequential_init top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_mul_18ns_25s_42_1_1 top_flow_control_loop_pipe_sequential_init top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_mac_mulsub_25s_8ns_42s_42_4_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W top_flow_control_loop_pipe_sequential_init top_mul_25s_22ns_47_1_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_sparsemux_9_3_25_1_1 top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_accelerator_360_s_input_ref_0_RAM_AUTO_1R1W top_accelerator_360_s_result_l1_0_RAM_AUTO_1R1W top_fdiv_32ns_32ns_32_10_no_dsp_1 top_sitofp_32ns_32_4_no_dsp_1 top_fpext_32ns_64_2_no_dsp_1 top_digits_features_1_0_0_ROM_AUTO_1R top_digits_features_2_0_0_ROM_AUTO_1R top_digits_features_3_0_0_ROM_AUTO_1R top_digits_features_4_0_0_ROM_AUTO_1R top_digits_features_5_0_0_ROM_AUTO_1R top_digits_features_6_0_0_ROM_AUTO_1R top_digits_features_7_0_0_ROM_AUTO_1R top_digits_features_8_0_0_ROM_AUTO_1R top_digits_features_9_0_0_ROM_AUTO_1R top_digits_features_10_0_0_ROM_AUTO_1R top_digits_features_11_0_0_ROM_AUTO_1R top_digits_features_12_0_0_ROM_AUTO_1R top_digits_features_0_1_0_ROM_AUTO_1R top_digits_features_1_1_0_ROM_AUTO_1R top_digits_features_2_1_0_ROM_AUTO_1R top_digits_features_3_1_0_ROM_AUTO_1R top_digits_features_4_1_0_ROM_AUTO_1R top_digits_features_5_1_0_ROM_AUTO_1R top_digits_features_6_1_0_ROM_AUTO_1R top_digits_features_7_1_0_ROM_AUTO_1R top_digits_features_8_1_0_ROM_AUTO_1R top_digits_features_9_1_0_ROM_AUTO_1R top_digits_features_10_1_0_ROM_AUTO_1R top_digits_features_11_1_0_ROM_AUTO_1R top_digits_features_12_1_0_ROM_AUTO_1R top_digits_features_0_2_0_ROM_AUTO_1R top_digits_features_1_2_0_ROM_AUTO_1R top_digits_features_2_2_0_ROM_AUTO_1R top_digits_features_3_2_0_ROM_AUTO_1R top_digits_features_4_2_0_ROM_AUTO_1R top_digits_features_5_2_0_ROM_AUTO_1R top_digits_features_7_2_0_ROM_AUTO_1R top_digits_features_8_2_0_ROM_AUTO_1R top_digits_features_9_2_0_ROM_AUTO_1R top_digits_features_10_2_0_ROM_AUTO_1R top_digits_features_11_2_0_ROM_AUTO_1R top_digits_features_12_2_0_ROM_AUTO_1R top_digits_features_1_3_0_ROM_AUTO_1R top_digits_features_2_3_0_ROM_AUTO_1R top_digits_features_3_3_0_ROM_AUTO_1R top_digits_features_4_3_0_ROM_AUTO_1R top_digits_features_5_3_0_ROM_AUTO_1R top_digits_features_6_3_0_ROM_AUTO_1R top_digits_features_7_3_0_ROM_AUTO_1R top_digits_features_8_3_0_ROM_AUTO_1R top_digits_features_9_3_0_ROM_AUTO_1R top_digits_features_10_3_0_ROM_AUTO_1R top_digits_features_11_3_0_ROM_AUTO_1R top_digits_features_12_3_0_ROM_AUTO_1R top_digits_features_0_4_0_ROM_AUTO_1R top_digits_features_1_4_0_ROM_AUTO_1R top_digits_features_2_4_0_ROM_AUTO_1R top_digits_features_3_4_0_ROM_AUTO_1R top_digits_features_4_4_0_ROM_AUTO_1R top_digits_features_5_4_0_ROM_AUTO_1R top_digits_features_6_4_0_ROM_AUTO_1R top_digits_features_7_4_0_ROM_AUTO_1R top_digits_features_8_4_0_ROM_AUTO_1R top_digits_features_9_4_0_ROM_AUTO_1R top_digits_features_10_4_0_ROM_AUTO_1R top_digits_features_11_4_0_ROM_AUTO_1R top_digits_labels_0_ROM_AUTO_1R top_digits_labels_1_ROM_AUTO_1R top_digits_labels_2_ROM_AUTO_1R top_digits_labels_3_ROM_AUTO_1R top_digits_labels_4_ROM_AUTO_1R top_digits_labels_5_ROM_AUTO_1R top_digits_labels_6_ROM_AUTO_1R top_digits_labels_7_ROM_AUTO_1R top_digits_labels_8_ROM_AUTO_1R top_digits_labels_9_ROM_AUTO_1R top_y_train_RAM_AUTO_1R1W top_y_test_RAM_AUTO_1R1W top_weights_l1_RAM_AUTO_1R1W top_weights_l2_RAM_AUTO_1R1W top_biases_l1_RAM_AUTO_1R1W top_biases_l3_RAM_AUTO_1R1W top_input_train_0_RAM_AUTO_1R1W top_input_test_0_RAM_AUTO_1R1W top_BUS_s_axi top_Pipeline_1 top_Pipeline_2 top_Pipeline_3 top_Pipeline_VITIS_LOOP_82_1 top_Pipeline_VITIS_LOOP_88_2 accelerator_1437_Pipeline_VITIS_LOOP_68_3 forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1 forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1 forwardPropagation_64_8_s forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1 forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1 forwardPropagation_8_4_s forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1 softmax_10_Pipeline_VITIS_LOOP_120_1 softmax_10_Pipeline_VITIS_LOOP_100_1 softmax_10_Pipeline_VITIS_LOOP_105_2 softmax_10_Pipeline_VITIS_LOOP_138_3 softmax_10_s forwardPropagation_4_10_s accelerator_1437_Pipeline_2 accelerator_1437_Pipeline_3 accelerator_1437_Pipeline_VITIS_LOOP_104_4 backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 backProp_8_4_10_Pipeline_VITIS_LOOP_190_1 backProp_8_4_10_Pipeline_VITIS_LOOP_31_1 backProp_8_4_10_Pipeline_VITIS_LOOP_208_3 backProp_8_4_10_s backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 backProp_64_8_4_Pipeline_VITIS_LOOP_190_1 backProp_64_8_4_Pipeline_VITIS_LOOP_31_1 backProp_64_8_4_Pipeline_VITIS_LOOP_208_3 backProp_64_8_4_s accelerator_1437_Pipeline_VITIS_LOOP_44_1 matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1 matmul_10ul_1ul_4ul_s accelerator_1437_Pipeline_VITIS_LOOP_235_1 updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1 updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1 updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1 updateWeightBias_8_4_s accelerator_1437_Pipeline_VITIS_LOOP_44_15 matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1 matmul_8ul_1ul_64ul_s accelerator_1437_Pipeline_VITIS_LOOP_235_16 accelerator_1437_s accelerator_360_Pipeline_VITIS_LOOP_176_7 accelerator_360_Pipeline_2 accelerator_360_Pipeline_3 accelerator_360_s top
INFO-FLOW: Generating C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_sparsemux_27_4_5_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_22ns_25s_47_1_1
INFO-FLOW: To file: write model top_sparsemux_129_6_25_1_1
INFO-FLOW: To file: write model top_add_42ns_42ns_42_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_mul_24ns_25s_49_1_1
INFO-FLOW: To file: write model top_sparsemux_17_3_25_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_sparsemux_9_2_25_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_25s_25s_50_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_sdiv_42ns_25s_25_46_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_40s_25s_59_1_1
INFO-FLOW: To file: write model top_mul_22s_19ns_41_1_1
INFO-FLOW: To file: write model top_mac_muladd_25s_15ns_34ns_40_4_1
INFO-FLOW: To file: write model top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_sparsemux_9_2_18_1_1
INFO-FLOW: To file: write model top_mul_18ns_25s_43_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_18ns_25s_42_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mac_mulsub_25s_8ns_42s_42_4_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_25s_22ns_47_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_sparsemux_9_3_25_1_1
INFO-FLOW: To file: write model top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_accelerator_360_s_input_ref_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_accelerator_360_s_result_l1_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_fdiv_32ns_32ns_32_10_no_dsp_1
INFO-FLOW: To file: write model top_sitofp_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model top_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model top_digits_features_1_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_2_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_3_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_4_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_5_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_6_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_7_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_8_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_9_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_10_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_11_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_12_0_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_0_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_1_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_2_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_3_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_4_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_5_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_6_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_7_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_8_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_9_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_10_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_11_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_12_1_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_0_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_1_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_2_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_3_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_4_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_5_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_7_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_8_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_9_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_10_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_11_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_12_2_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_1_3_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_2_3_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_3_3_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_4_3_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_5_3_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_6_3_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_7_3_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_8_3_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_9_3_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_10_3_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_11_3_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_12_3_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_0_4_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_1_4_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_2_4_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_3_4_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_4_4_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_5_4_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_6_4_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_7_4_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_8_4_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_9_4_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_10_4_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_features_11_4_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_labels_0_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_labels_1_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_labels_2_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_labels_3_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_labels_4_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_labels_5_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_labels_6_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_labels_7_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_labels_8_ROM_AUTO_1R
INFO-FLOW: To file: write model top_digits_labels_9_ROM_AUTO_1R
INFO-FLOW: To file: write model top_y_train_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_y_test_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_weights_l1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_weights_l2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_biases_l1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_biases_l3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_input_train_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_input_test_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_BUS_s_axi
INFO-FLOW: To file: write model top_Pipeline_1
INFO-FLOW: To file: write model top_Pipeline_2
INFO-FLOW: To file: write model top_Pipeline_3
INFO-FLOW: To file: write model top_Pipeline_VITIS_LOOP_82_1
INFO-FLOW: To file: write model top_Pipeline_VITIS_LOOP_88_2
INFO-FLOW: To file: write model accelerator_1437_Pipeline_VITIS_LOOP_68_3
INFO-FLOW: To file: write model forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
INFO-FLOW: To file: write model forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1
INFO-FLOW: To file: write model forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model forwardPropagation_64_8_s
INFO-FLOW: To file: write model forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
INFO-FLOW: To file: write model forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1
INFO-FLOW: To file: write model forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model forwardPropagation_8_4_s
INFO-FLOW: To file: write model forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
INFO-FLOW: To file: write model forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1
INFO-FLOW: To file: write model softmax_10_Pipeline_VITIS_LOOP_120_1
INFO-FLOW: To file: write model softmax_10_Pipeline_VITIS_LOOP_100_1
INFO-FLOW: To file: write model softmax_10_Pipeline_VITIS_LOOP_105_2
INFO-FLOW: To file: write model softmax_10_Pipeline_VITIS_LOOP_138_3
INFO-FLOW: To file: write model softmax_10_s
INFO-FLOW: To file: write model forwardPropagation_4_10_s
INFO-FLOW: To file: write model accelerator_1437_Pipeline_2
INFO-FLOW: To file: write model accelerator_1437_Pipeline_3
INFO-FLOW: To file: write model accelerator_1437_Pipeline_VITIS_LOOP_104_4
INFO-FLOW: To file: write model backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2
INFO-FLOW: To file: write model backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
INFO-FLOW: To file: write model backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33
INFO-FLOW: To file: write model backProp_8_4_10_Pipeline_VITIS_LOOP_190_1
INFO-FLOW: To file: write model backProp_8_4_10_Pipeline_VITIS_LOOP_31_1
INFO-FLOW: To file: write model backProp_8_4_10_Pipeline_VITIS_LOOP_208_3
INFO-FLOW: To file: write model backProp_8_4_10_s
INFO-FLOW: To file: write model backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2
INFO-FLOW: To file: write model backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
INFO-FLOW: To file: write model backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34
INFO-FLOW: To file: write model backProp_64_8_4_Pipeline_VITIS_LOOP_190_1
INFO-FLOW: To file: write model backProp_64_8_4_Pipeline_VITIS_LOOP_31_1
INFO-FLOW: To file: write model backProp_64_8_4_Pipeline_VITIS_LOOP_208_3
INFO-FLOW: To file: write model backProp_64_8_4_s
INFO-FLOW: To file: write model accelerator_1437_Pipeline_VITIS_LOOP_44_1
INFO-FLOW: To file: write model matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1
INFO-FLOW: To file: write model matmul_10ul_1ul_4ul_s
INFO-FLOW: To file: write model accelerator_1437_Pipeline_VITIS_LOOP_235_1
INFO-FLOW: To file: write model updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1
INFO-FLOW: To file: write model updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1
INFO-FLOW: To file: write model updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1
INFO-FLOW: To file: write model updateWeightBias_8_4_s
INFO-FLOW: To file: write model accelerator_1437_Pipeline_VITIS_LOOP_44_15
INFO-FLOW: To file: write model matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1
INFO-FLOW: To file: write model matmul_8ul_1ul_64ul_s
INFO-FLOW: To file: write model accelerator_1437_Pipeline_VITIS_LOOP_235_16
INFO-FLOW: To file: write model accelerator_1437_s
INFO-FLOW: To file: write model accelerator_360_Pipeline_VITIS_LOOP_176_7
INFO-FLOW: To file: write model accelerator_360_Pipeline_2
INFO-FLOW: To file: write model accelerator_360_Pipeline_3
INFO-FLOW: To file: write model accelerator_360_s
INFO-FLOW: To file: write model top
INFO-FLOW: Generating C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/vhdl' dstVlogDir='C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/vlog' tclDir='C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db' modelList='top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_sparsemux_27_4_5_1_1
top_flow_control_loop_pipe_sequential_init
top_mul_22ns_25s_47_1_1
top_sparsemux_129_6_25_1_1
top_add_42ns_42ns_42_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W
top_mul_24ns_25s_49_1_1
top_sparsemux_17_3_25_1_1
top_flow_control_loop_pipe_sequential_init
top_sparsemux_9_2_25_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_25s_25s_50_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_sdiv_42ns_25s_25_46_1
top_flow_control_loop_pipe_sequential_init
top_mul_40s_25s_59_1_1
top_mul_22s_19ns_41_1_1
top_mac_muladd_25s_15ns_34ns_40_4_1
top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W
top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_sparsemux_9_2_18_1_1
top_mul_18ns_25s_43_1_1
top_flow_control_loop_pipe_sequential_init
top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_18ns_25s_42_1_1
top_flow_control_loop_pipe_sequential_init
top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W
top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mac_mulsub_25s_8ns_42s_42_4_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_mul_25s_22ns_47_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_sparsemux_9_3_25_1_1
top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W
top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W
top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_accelerator_360_s_input_ref_0_RAM_AUTO_1R1W
top_accelerator_360_s_result_l1_0_RAM_AUTO_1R1W
top_fdiv_32ns_32ns_32_10_no_dsp_1
top_sitofp_32ns_32_4_no_dsp_1
top_fpext_32ns_64_2_no_dsp_1
top_digits_features_1_0_0_ROM_AUTO_1R
top_digits_features_2_0_0_ROM_AUTO_1R
top_digits_features_3_0_0_ROM_AUTO_1R
top_digits_features_4_0_0_ROM_AUTO_1R
top_digits_features_5_0_0_ROM_AUTO_1R
top_digits_features_6_0_0_ROM_AUTO_1R
top_digits_features_7_0_0_ROM_AUTO_1R
top_digits_features_8_0_0_ROM_AUTO_1R
top_digits_features_9_0_0_ROM_AUTO_1R
top_digits_features_10_0_0_ROM_AUTO_1R
top_digits_features_11_0_0_ROM_AUTO_1R
top_digits_features_12_0_0_ROM_AUTO_1R
top_digits_features_0_1_0_ROM_AUTO_1R
top_digits_features_1_1_0_ROM_AUTO_1R
top_digits_features_2_1_0_ROM_AUTO_1R
top_digits_features_3_1_0_ROM_AUTO_1R
top_digits_features_4_1_0_ROM_AUTO_1R
top_digits_features_5_1_0_ROM_AUTO_1R
top_digits_features_6_1_0_ROM_AUTO_1R
top_digits_features_7_1_0_ROM_AUTO_1R
top_digits_features_8_1_0_ROM_AUTO_1R
top_digits_features_9_1_0_ROM_AUTO_1R
top_digits_features_10_1_0_ROM_AUTO_1R
top_digits_features_11_1_0_ROM_AUTO_1R
top_digits_features_12_1_0_ROM_AUTO_1R
top_digits_features_0_2_0_ROM_AUTO_1R
top_digits_features_1_2_0_ROM_AUTO_1R
top_digits_features_2_2_0_ROM_AUTO_1R
top_digits_features_3_2_0_ROM_AUTO_1R
top_digits_features_4_2_0_ROM_AUTO_1R
top_digits_features_5_2_0_ROM_AUTO_1R
top_digits_features_7_2_0_ROM_AUTO_1R
top_digits_features_8_2_0_ROM_AUTO_1R
top_digits_features_9_2_0_ROM_AUTO_1R
top_digits_features_10_2_0_ROM_AUTO_1R
top_digits_features_11_2_0_ROM_AUTO_1R
top_digits_features_12_2_0_ROM_AUTO_1R
top_digits_features_1_3_0_ROM_AUTO_1R
top_digits_features_2_3_0_ROM_AUTO_1R
top_digits_features_3_3_0_ROM_AUTO_1R
top_digits_features_4_3_0_ROM_AUTO_1R
top_digits_features_5_3_0_ROM_AUTO_1R
top_digits_features_6_3_0_ROM_AUTO_1R
top_digits_features_7_3_0_ROM_AUTO_1R
top_digits_features_8_3_0_ROM_AUTO_1R
top_digits_features_9_3_0_ROM_AUTO_1R
top_digits_features_10_3_0_ROM_AUTO_1R
top_digits_features_11_3_0_ROM_AUTO_1R
top_digits_features_12_3_0_ROM_AUTO_1R
top_digits_features_0_4_0_ROM_AUTO_1R
top_digits_features_1_4_0_ROM_AUTO_1R
top_digits_features_2_4_0_ROM_AUTO_1R
top_digits_features_3_4_0_ROM_AUTO_1R
top_digits_features_4_4_0_ROM_AUTO_1R
top_digits_features_5_4_0_ROM_AUTO_1R
top_digits_features_6_4_0_ROM_AUTO_1R
top_digits_features_7_4_0_ROM_AUTO_1R
top_digits_features_8_4_0_ROM_AUTO_1R
top_digits_features_9_4_0_ROM_AUTO_1R
top_digits_features_10_4_0_ROM_AUTO_1R
top_digits_features_11_4_0_ROM_AUTO_1R
top_digits_labels_0_ROM_AUTO_1R
top_digits_labels_1_ROM_AUTO_1R
top_digits_labels_2_ROM_AUTO_1R
top_digits_labels_3_ROM_AUTO_1R
top_digits_labels_4_ROM_AUTO_1R
top_digits_labels_5_ROM_AUTO_1R
top_digits_labels_6_ROM_AUTO_1R
top_digits_labels_7_ROM_AUTO_1R
top_digits_labels_8_ROM_AUTO_1R
top_digits_labels_9_ROM_AUTO_1R
top_y_train_RAM_AUTO_1R1W
top_y_test_RAM_AUTO_1R1W
top_weights_l1_RAM_AUTO_1R1W
top_weights_l2_RAM_AUTO_1R1W
top_biases_l1_RAM_AUTO_1R1W
top_biases_l3_RAM_AUTO_1R1W
top_input_train_0_RAM_AUTO_1R1W
top_input_test_0_RAM_AUTO_1R1W
top_BUS_s_axi
top_Pipeline_1
top_Pipeline_2
top_Pipeline_3
top_Pipeline_VITIS_LOOP_82_1
top_Pipeline_VITIS_LOOP_88_2
accelerator_1437_Pipeline_VITIS_LOOP_68_3
forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1
forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1
forwardPropagation_64_8_s
forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1
forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1
forwardPropagation_8_4_s
forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1
softmax_10_Pipeline_VITIS_LOOP_120_1
softmax_10_Pipeline_VITIS_LOOP_100_1
softmax_10_Pipeline_VITIS_LOOP_105_2
softmax_10_Pipeline_VITIS_LOOP_138_3
softmax_10_s
forwardPropagation_4_10_s
accelerator_1437_Pipeline_2
accelerator_1437_Pipeline_3
accelerator_1437_Pipeline_VITIS_LOOP_104_4
backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2
backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33
backProp_8_4_10_Pipeline_VITIS_LOOP_190_1
backProp_8_4_10_Pipeline_VITIS_LOOP_31_1
backProp_8_4_10_Pipeline_VITIS_LOOP_208_3
backProp_8_4_10_s
backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2
backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34
backProp_64_8_4_Pipeline_VITIS_LOOP_190_1
backProp_64_8_4_Pipeline_VITIS_LOOP_31_1
backProp_64_8_4_Pipeline_VITIS_LOOP_208_3
backProp_64_8_4_s
accelerator_1437_Pipeline_VITIS_LOOP_44_1
matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1
matmul_10ul_1ul_4ul_s
accelerator_1437_Pipeline_VITIS_LOOP_235_1
updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1
updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1
updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1
updateWeightBias_8_4_s
accelerator_1437_Pipeline_VITIS_LOOP_44_15
matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1
matmul_8ul_1ul_64ul_s
accelerator_1437_Pipeline_VITIS_LOOP_235_16
accelerator_1437_s
accelerator_360_Pipeline_VITIS_LOOP_176_7
accelerator_360_Pipeline_2
accelerator_360_Pipeline_3
accelerator_360_s
top
' expOnly='0'
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_2.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_3.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_82_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_88_2.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_68_3.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_s.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_s.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_120_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_100_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_138_3.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_s.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_s.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_2.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_3.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_104_4.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_s.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_s.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_s.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_s.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_15.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_16.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_s.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_VITIS_LOOP_176_7.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_2.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_3.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_s.compgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.compgen.tcl 
Execute         source ./BUS.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 5.85 seconds; current allocated memory: 1.045 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name forwardPropagation_8_4_s
INFO-FLOW: No bind nodes found for module_name matmul_10ul_1ul_4ul_s
INFO-FLOW: No bind nodes found for module_name matmul_8ul_1ul_64ul_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_sparsemux_27_4_5_1_1
top_flow_control_loop_pipe_sequential_init
top_mul_22ns_25s_47_1_1
top_sparsemux_129_6_25_1_1
top_add_42ns_42ns_42_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W
top_mul_24ns_25s_49_1_1
top_sparsemux_17_3_25_1_1
top_flow_control_loop_pipe_sequential_init
top_sparsemux_9_2_25_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_25s_25s_50_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_sdiv_42ns_25s_25_46_1
top_flow_control_loop_pipe_sequential_init
top_mul_40s_25s_59_1_1
top_mul_22s_19ns_41_1_1
top_mac_muladd_25s_15ns_34ns_40_4_1
top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W
top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_sparsemux_9_2_18_1_1
top_mul_18ns_25s_43_1_1
top_flow_control_loop_pipe_sequential_init
top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_18ns_25s_42_1_1
top_flow_control_loop_pipe_sequential_init
top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W
top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mac_mulsub_25s_8ns_42s_42_4_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_mul_25s_22ns_47_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_sparsemux_9_3_25_1_1
top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W
top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W
top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_accelerator_360_s_input_ref_0_RAM_AUTO_1R1W
top_accelerator_360_s_result_l1_0_RAM_AUTO_1R1W
top_fdiv_32ns_32ns_32_10_no_dsp_1
top_sitofp_32ns_32_4_no_dsp_1
top_fpext_32ns_64_2_no_dsp_1
top_digits_features_1_0_0_ROM_AUTO_1R
top_digits_features_2_0_0_ROM_AUTO_1R
top_digits_features_3_0_0_ROM_AUTO_1R
top_digits_features_4_0_0_ROM_AUTO_1R
top_digits_features_5_0_0_ROM_AUTO_1R
top_digits_features_6_0_0_ROM_AUTO_1R
top_digits_features_7_0_0_ROM_AUTO_1R
top_digits_features_8_0_0_ROM_AUTO_1R
top_digits_features_9_0_0_ROM_AUTO_1R
top_digits_features_10_0_0_ROM_AUTO_1R
top_digits_features_11_0_0_ROM_AUTO_1R
top_digits_features_12_0_0_ROM_AUTO_1R
top_digits_features_0_1_0_ROM_AUTO_1R
top_digits_features_1_1_0_ROM_AUTO_1R
top_digits_features_2_1_0_ROM_AUTO_1R
top_digits_features_3_1_0_ROM_AUTO_1R
top_digits_features_4_1_0_ROM_AUTO_1R
top_digits_features_5_1_0_ROM_AUTO_1R
top_digits_features_6_1_0_ROM_AUTO_1R
top_digits_features_7_1_0_ROM_AUTO_1R
top_digits_features_8_1_0_ROM_AUTO_1R
top_digits_features_9_1_0_ROM_AUTO_1R
top_digits_features_10_1_0_ROM_AUTO_1R
top_digits_features_11_1_0_ROM_AUTO_1R
top_digits_features_12_1_0_ROM_AUTO_1R
top_digits_features_0_2_0_ROM_AUTO_1R
top_digits_features_1_2_0_ROM_AUTO_1R
top_digits_features_2_2_0_ROM_AUTO_1R
top_digits_features_3_2_0_ROM_AUTO_1R
top_digits_features_4_2_0_ROM_AUTO_1R
top_digits_features_5_2_0_ROM_AUTO_1R
top_digits_features_7_2_0_ROM_AUTO_1R
top_digits_features_8_2_0_ROM_AUTO_1R
top_digits_features_9_2_0_ROM_AUTO_1R
top_digits_features_10_2_0_ROM_AUTO_1R
top_digits_features_11_2_0_ROM_AUTO_1R
top_digits_features_12_2_0_ROM_AUTO_1R
top_digits_features_1_3_0_ROM_AUTO_1R
top_digits_features_2_3_0_ROM_AUTO_1R
top_digits_features_3_3_0_ROM_AUTO_1R
top_digits_features_4_3_0_ROM_AUTO_1R
top_digits_features_5_3_0_ROM_AUTO_1R
top_digits_features_6_3_0_ROM_AUTO_1R
top_digits_features_7_3_0_ROM_AUTO_1R
top_digits_features_8_3_0_ROM_AUTO_1R
top_digits_features_9_3_0_ROM_AUTO_1R
top_digits_features_10_3_0_ROM_AUTO_1R
top_digits_features_11_3_0_ROM_AUTO_1R
top_digits_features_12_3_0_ROM_AUTO_1R
top_digits_features_0_4_0_ROM_AUTO_1R
top_digits_features_1_4_0_ROM_AUTO_1R
top_digits_features_2_4_0_ROM_AUTO_1R
top_digits_features_3_4_0_ROM_AUTO_1R
top_digits_features_4_4_0_ROM_AUTO_1R
top_digits_features_5_4_0_ROM_AUTO_1R
top_digits_features_6_4_0_ROM_AUTO_1R
top_digits_features_7_4_0_ROM_AUTO_1R
top_digits_features_8_4_0_ROM_AUTO_1R
top_digits_features_9_4_0_ROM_AUTO_1R
top_digits_features_10_4_0_ROM_AUTO_1R
top_digits_features_11_4_0_ROM_AUTO_1R
top_digits_labels_0_ROM_AUTO_1R
top_digits_labels_1_ROM_AUTO_1R
top_digits_labels_2_ROM_AUTO_1R
top_digits_labels_3_ROM_AUTO_1R
top_digits_labels_4_ROM_AUTO_1R
top_digits_labels_5_ROM_AUTO_1R
top_digits_labels_6_ROM_AUTO_1R
top_digits_labels_7_ROM_AUTO_1R
top_digits_labels_8_ROM_AUTO_1R
top_digits_labels_9_ROM_AUTO_1R
top_y_train_RAM_AUTO_1R1W
top_y_test_RAM_AUTO_1R1W
top_weights_l1_RAM_AUTO_1R1W
top_weights_l2_RAM_AUTO_1R1W
top_biases_l1_RAM_AUTO_1R1W
top_biases_l3_RAM_AUTO_1R1W
top_input_train_0_RAM_AUTO_1R1W
top_input_test_0_RAM_AUTO_1R1W
top_BUS_s_axi
top_Pipeline_1
top_Pipeline_2
top_Pipeline_3
top_Pipeline_VITIS_LOOP_82_1
top_Pipeline_VITIS_LOOP_88_2
accelerator_1437_Pipeline_VITIS_LOOP_68_3
forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1
forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1
forwardPropagation_64_8_s
forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1
forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1
forwardPropagation_8_4_s
forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1
softmax_10_Pipeline_VITIS_LOOP_120_1
softmax_10_Pipeline_VITIS_LOOP_100_1
softmax_10_Pipeline_VITIS_LOOP_105_2
softmax_10_Pipeline_VITIS_LOOP_138_3
softmax_10_s
forwardPropagation_4_10_s
accelerator_1437_Pipeline_2
accelerator_1437_Pipeline_3
accelerator_1437_Pipeline_VITIS_LOOP_104_4
backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2
backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33
backProp_8_4_10_Pipeline_VITIS_LOOP_190_1
backProp_8_4_10_Pipeline_VITIS_LOOP_31_1
backProp_8_4_10_Pipeline_VITIS_LOOP_208_3
backProp_8_4_10_s
backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2
backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34
backProp_64_8_4_Pipeline_VITIS_LOOP_190_1
backProp_64_8_4_Pipeline_VITIS_LOOP_31_1
backProp_64_8_4_Pipeline_VITIS_LOOP_208_3
backProp_64_8_4_s
accelerator_1437_Pipeline_VITIS_LOOP_44_1
matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1
matmul_10ul_1ul_4ul_s
accelerator_1437_Pipeline_VITIS_LOOP_235_1
updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1
updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1
updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1
updateWeightBias_8_4_s
accelerator_1437_Pipeline_VITIS_LOOP_44_15
matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1
matmul_8ul_1ul_64ul_s
accelerator_1437_Pipeline_VITIS_LOOP_235_16
accelerator_1437_s
accelerator_360_Pipeline_VITIS_LOOP_176_7
accelerator_360_Pipeline_2
accelerator_360_Pipeline_3
accelerator_360_s
top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_2.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_3.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_82_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_88_2.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_68_3.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_s.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_s.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_120_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_100_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_105_2.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_138_3.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_s.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_s.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_2.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_3.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_104_4.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_s.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_s.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_s.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_s.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_15.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_16.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_s.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_VITIS_LOOP_176_7.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_2.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_3.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_s.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.tbgen.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.constraint.tcl 
Execute       sc_get_clocks top 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/misc/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/misc/top_sitofp_32ns_32_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME BUS_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME BUS DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top MODULE2INSTS {top top top_Pipeline_1 grp_top_Pipeline_1_fu_7905 top_Pipeline_2 grp_top_Pipeline_2_fu_7910 top_Pipeline_3 grp_top_Pipeline_3_fu_7918 top_Pipeline_VITIS_LOOP_82_1 grp_top_Pipeline_VITIS_LOOP_82_1_fu_7923 top_Pipeline_VITIS_LOOP_88_2 grp_top_Pipeline_VITIS_LOOP_88_2_fu_8083 accelerator_1437_s grp_accelerator_1437_s_fu_8243 accelerator_1437_Pipeline_VITIS_LOOP_68_3 grp_accelerator_1437_Pipeline_VITIS_LOOP_68_3_fu_1132 forwardPropagation_64_8_s {grp_forwardPropagation_64_8_s_fu_1164 grp_forwardPropagation_64_8_s_fu_432} forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 {grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484} forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1 {grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1_fu_619 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1_fu_619} forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1 {grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1_fu_627 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1_fu_627} forwardPropagation_8_4_s {grp_forwardPropagation_8_4_s_fu_1300 grp_forwardPropagation_8_4_s_fu_568} forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 {grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110} forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1 {grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136} forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1 {grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156} forwardPropagation_4_10_s {grp_forwardPropagation_4_10_s_fu_1329 grp_forwardPropagation_4_10_s_fu_593} forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 {grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462 grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462} forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1 {grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483 grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483} softmax_10_s {grp_softmax_10_s_fu_491 grp_softmax_10_s_fu_491} softmax_10_Pipeline_VITIS_LOOP_120_1 {grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267 grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267} softmax_10_Pipeline_VITIS_LOOP_138_3 {grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275 grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275} softmax_10_Pipeline_VITIS_LOOP_100_1 {grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282 grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282} softmax_10_Pipeline_VITIS_LOOP_105_2 {grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289 grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289} accelerator_1437_Pipeline_2 grp_accelerator_1437_Pipeline_2_fu_1348 accelerator_1437_Pipeline_3 grp_accelerator_1437_Pipeline_3_fu_1358 accelerator_1437_Pipeline_VITIS_LOOP_44_1 grp_accelerator_1437_Pipeline_VITIS_LOOP_44_1_fu_1367 accelerator_1437_Pipeline_VITIS_LOOP_104_4 grp_accelerator_1437_Pipeline_VITIS_LOOP_104_4_fu_1379 backProp_8_4_10_s grp_backProp_8_4_10_s_fu_1388 backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172 backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186 backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212 backProp_8_4_10_Pipeline_VITIS_LOOP_190_1 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227 backProp_8_4_10_Pipeline_VITIS_LOOP_31_1 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247 backProp_8_4_10_Pipeline_VITIS_LOOP_208_3 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259 backProp_64_8_4_s grp_backProp_64_8_4_s_fu_1426 backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467 backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488 backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623 backProp_64_8_4_Pipeline_VITIS_LOOP_190_1 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638 backProp_64_8_4_Pipeline_VITIS_LOOP_31_1 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646 backProp_64_8_4_Pipeline_VITIS_LOOP_208_3 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652 matmul_10ul_1ul_4ul_s grp_matmul_10ul_1ul_4ul_s_fu_1582 matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1 grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472 accelerator_1437_Pipeline_VITIS_LOOP_235_1 grp_accelerator_1437_Pipeline_VITIS_LOOP_235_1_fu_1595 updateWeightBias_8_4_s grp_updateWeightBias_8_4_s_fu_1614 updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532 updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546 updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574 accelerator_1437_Pipeline_VITIS_LOOP_44_15 grp_accelerator_1437_Pipeline_VITIS_LOOP_44_15_fu_1647 matmul_8ul_1ul_64ul_s grp_matmul_8ul_1ul_64ul_s_fu_1716 matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1 grp_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1_fu_5976 accelerator_1437_Pipeline_VITIS_LOOP_235_16 grp_accelerator_1437_Pipeline_VITIS_LOOP_235_16_fu_1849 accelerator_360_s grp_accelerator_360_s_fu_8345 accelerator_360_Pipeline_VITIS_LOOP_176_7 grp_accelerator_360_Pipeline_VITIS_LOOP_176_7_fu_400 accelerator_360_Pipeline_2 grp_accelerator_360_Pipeline_2_fu_612 accelerator_360_Pipeline_3 grp_accelerator_360_Pipeline_3_fu_622} INST2MODULE {top top grp_top_Pipeline_1_fu_7905 top_Pipeline_1 grp_top_Pipeline_2_fu_7910 top_Pipeline_2 grp_top_Pipeline_3_fu_7918 top_Pipeline_3 grp_top_Pipeline_VITIS_LOOP_82_1_fu_7923 top_Pipeline_VITIS_LOOP_82_1 grp_top_Pipeline_VITIS_LOOP_88_2_fu_8083 top_Pipeline_VITIS_LOOP_88_2 grp_accelerator_1437_s_fu_8243 accelerator_1437_s grp_accelerator_1437_Pipeline_VITIS_LOOP_68_3_fu_1132 accelerator_1437_Pipeline_VITIS_LOOP_68_3 grp_forwardPropagation_64_8_s_fu_1164 forwardPropagation_64_8_s grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484 forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1_fu_619 forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1_fu_627 forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1 grp_forwardPropagation_8_4_s_fu_1300 forwardPropagation_8_4_s grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110 forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136 forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156 forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1 grp_forwardPropagation_4_10_s_fu_1329 forwardPropagation_4_10_s grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462 forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483 forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1 grp_softmax_10_s_fu_491 softmax_10_s grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267 softmax_10_Pipeline_VITIS_LOOP_120_1 grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275 softmax_10_Pipeline_VITIS_LOOP_138_3 grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282 softmax_10_Pipeline_VITIS_LOOP_100_1 grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289 softmax_10_Pipeline_VITIS_LOOP_105_2 grp_accelerator_1437_Pipeline_2_fu_1348 accelerator_1437_Pipeline_2 grp_accelerator_1437_Pipeline_3_fu_1358 accelerator_1437_Pipeline_3 grp_accelerator_1437_Pipeline_VITIS_LOOP_44_1_fu_1367 accelerator_1437_Pipeline_VITIS_LOOP_44_1 grp_accelerator_1437_Pipeline_VITIS_LOOP_104_4_fu_1379 accelerator_1437_Pipeline_VITIS_LOOP_104_4 grp_backProp_8_4_10_s_fu_1388 backProp_8_4_10_s grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172 backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186 backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212 backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227 backProp_8_4_10_Pipeline_VITIS_LOOP_190_1 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247 backProp_8_4_10_Pipeline_VITIS_LOOP_31_1 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259 backProp_8_4_10_Pipeline_VITIS_LOOP_208_3 grp_backProp_64_8_4_s_fu_1426 backProp_64_8_4_s grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467 backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488 backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623 backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638 backProp_64_8_4_Pipeline_VITIS_LOOP_190_1 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646 backProp_64_8_4_Pipeline_VITIS_LOOP_31_1 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652 backProp_64_8_4_Pipeline_VITIS_LOOP_208_3 grp_matmul_10ul_1ul_4ul_s_fu_1582 matmul_10ul_1ul_4ul_s grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472 matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1 grp_accelerator_1437_Pipeline_VITIS_LOOP_235_1_fu_1595 accelerator_1437_Pipeline_VITIS_LOOP_235_1 grp_updateWeightBias_8_4_s_fu_1614 updateWeightBias_8_4_s grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532 updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546 updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574 updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1 grp_accelerator_1437_Pipeline_VITIS_LOOP_44_15_fu_1647 accelerator_1437_Pipeline_VITIS_LOOP_44_15 grp_matmul_8ul_1ul_64ul_s_fu_1716 matmul_8ul_1ul_64ul_s grp_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1_fu_5976 matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1 grp_accelerator_1437_Pipeline_VITIS_LOOP_235_16_fu_1849 accelerator_1437_Pipeline_VITIS_LOOP_235_16 grp_accelerator_360_s_fu_8345 accelerator_360_s grp_accelerator_360_Pipeline_VITIS_LOOP_176_7_fu_400 accelerator_360_Pipeline_VITIS_LOOP_176_7 grp_forwardPropagation_64_8_s_fu_432 forwardPropagation_64_8_s grp_forwardPropagation_8_4_s_fu_568 forwardPropagation_8_4_s grp_forwardPropagation_4_10_s_fu_593 forwardPropagation_4_10_s grp_accelerator_360_Pipeline_2_fu_612 accelerator_360_Pipeline_2 grp_accelerator_360_Pipeline_3_fu_622 accelerator_360_Pipeline_3} INSTDATA {top {DEPTH 1 CHILDREN {grp_top_Pipeline_1_fu_7905 grp_top_Pipeline_2_fu_7910 grp_top_Pipeline_3_fu_7918 grp_top_Pipeline_VITIS_LOOP_82_1_fu_7923 grp_top_Pipeline_VITIS_LOOP_88_2_fu_8083 grp_accelerator_1437_s_fu_8243 grp_accelerator_360_s_fu_8345}} grp_top_Pipeline_1_fu_7905 {DEPTH 2 CHILDREN {}} grp_top_Pipeline_2_fu_7910 {DEPTH 2 CHILDREN {}} grp_top_Pipeline_3_fu_7918 {DEPTH 2 CHILDREN {}} grp_top_Pipeline_VITIS_LOOP_82_1_fu_7923 {DEPTH 2 CHILDREN {}} grp_top_Pipeline_VITIS_LOOP_88_2_fu_8083 {DEPTH 2 CHILDREN {}} grp_accelerator_1437_s_fu_8243 {DEPTH 2 CHILDREN {grp_accelerator_1437_Pipeline_VITIS_LOOP_68_3_fu_1132 grp_forwardPropagation_64_8_s_fu_1164 grp_forwardPropagation_8_4_s_fu_1300 grp_forwardPropagation_4_10_s_fu_1329 grp_accelerator_1437_Pipeline_2_fu_1348 grp_accelerator_1437_Pipeline_3_fu_1358 grp_accelerator_1437_Pipeline_VITIS_LOOP_44_1_fu_1367 grp_accelerator_1437_Pipeline_VITIS_LOOP_104_4_fu_1379 grp_backProp_8_4_10_s_fu_1388 grp_backProp_64_8_4_s_fu_1426 grp_matmul_10ul_1ul_4ul_s_fu_1582 grp_accelerator_1437_Pipeline_VITIS_LOOP_235_1_fu_1595 grp_updateWeightBias_8_4_s_fu_1614 grp_accelerator_1437_Pipeline_VITIS_LOOP_44_15_fu_1647 grp_matmul_8ul_1ul_64ul_s_fu_1716 grp_accelerator_1437_Pipeline_VITIS_LOOP_235_16_fu_1849}} grp_accelerator_1437_Pipeline_VITIS_LOOP_68_3_fu_1132 {DEPTH 3 CHILDREN {}} grp_forwardPropagation_64_8_s_fu_1164 {DEPTH 3 CHILDREN {grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1_fu_619 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1_fu_627}} grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484 {DEPTH 4 CHILDREN {}} grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1_fu_619 {DEPTH 4 CHILDREN {}} grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1_fu_627 {DEPTH 4 CHILDREN {}} grp_forwardPropagation_8_4_s_fu_1300 {DEPTH 3 CHILDREN {grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156}} grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110 {DEPTH 4 CHILDREN {}} grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136 {DEPTH 4 CHILDREN {}} grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156 {DEPTH 4 CHILDREN {}} grp_forwardPropagation_4_10_s_fu_1329 {DEPTH 3 CHILDREN {grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462 grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483 grp_softmax_10_s_fu_491}} grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462 {DEPTH 4 CHILDREN {}} grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483 {DEPTH 4 CHILDREN {}} grp_softmax_10_s_fu_491 {DEPTH 4 CHILDREN {grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267 grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275 grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282 grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289}} grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267 {DEPTH 5 CHILDREN {}} grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275 {DEPTH 5 CHILDREN {}} grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282 {DEPTH 5 CHILDREN {}} grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289 {DEPTH 5 CHILDREN {}} grp_accelerator_1437_Pipeline_2_fu_1348 {DEPTH 3 CHILDREN {}} grp_accelerator_1437_Pipeline_3_fu_1358 {DEPTH 3 CHILDREN {}} grp_accelerator_1437_Pipeline_VITIS_LOOP_44_1_fu_1367 {DEPTH 3 CHILDREN {}} grp_accelerator_1437_Pipeline_VITIS_LOOP_104_4_fu_1379 {DEPTH 3 CHILDREN {}} grp_backProp_8_4_10_s_fu_1388 {DEPTH 3 CHILDREN {grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247 grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259}} grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172 {DEPTH 4 CHILDREN {}} grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186 {DEPTH 4 CHILDREN {}} grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212 {DEPTH 4 CHILDREN {}} grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227 {DEPTH 4 CHILDREN {}} grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247 {DEPTH 4 CHILDREN {}} grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259 {DEPTH 4 CHILDREN {}} grp_backProp_64_8_4_s_fu_1426 {DEPTH 3 CHILDREN {grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646 grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652}} grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467 {DEPTH 4 CHILDREN {}} grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488 {DEPTH 4 CHILDREN {}} grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623 {DEPTH 4 CHILDREN {}} grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638 {DEPTH 4 CHILDREN {}} grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646 {DEPTH 4 CHILDREN {}} grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652 {DEPTH 4 CHILDREN {}} grp_matmul_10ul_1ul_4ul_s_fu_1582 {DEPTH 3 CHILDREN grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472} grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472 {DEPTH 4 CHILDREN {}} grp_accelerator_1437_Pipeline_VITIS_LOOP_235_1_fu_1595 {DEPTH 3 CHILDREN {}} grp_updateWeightBias_8_4_s_fu_1614 {DEPTH 3 CHILDREN {grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574}} grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532 {DEPTH 4 CHILDREN {}} grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546 {DEPTH 4 CHILDREN {}} grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574 {DEPTH 4 CHILDREN {}} grp_accelerator_1437_Pipeline_VITIS_LOOP_44_15_fu_1647 {DEPTH 3 CHILDREN {}} grp_matmul_8ul_1ul_64ul_s_fu_1716 {DEPTH 3 CHILDREN grp_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1_fu_5976} grp_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1_fu_5976 {DEPTH 4 CHILDREN {}} grp_accelerator_1437_Pipeline_VITIS_LOOP_235_16_fu_1849 {DEPTH 3 CHILDREN {}} grp_accelerator_360_s_fu_8345 {DEPTH 2 CHILDREN {grp_accelerator_360_Pipeline_VITIS_LOOP_176_7_fu_400 grp_forwardPropagation_64_8_s_fu_432 grp_forwardPropagation_8_4_s_fu_568 grp_forwardPropagation_4_10_s_fu_593 grp_accelerator_360_Pipeline_2_fu_612 grp_accelerator_360_Pipeline_3_fu_622}} grp_accelerator_360_Pipeline_VITIS_LOOP_176_7_fu_400 {DEPTH 3 CHILDREN {}} grp_forwardPropagation_64_8_s_fu_432 {DEPTH 3 CHILDREN {grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1_fu_619 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1_fu_627}} grp_forwardPropagation_8_4_s_fu_568 {DEPTH 3 CHILDREN {grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156}} grp_forwardPropagation_4_10_s_fu_593 {DEPTH 3 CHILDREN {grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462 grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483 grp_softmax_10_s_fu_491}} grp_accelerator_360_Pipeline_2_fu_612 {DEPTH 3 CHILDREN {}} grp_accelerator_360_Pipeline_3_fu_622 {DEPTH 3 CHILDREN {}}} MODULEDATA {top_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln741_fu_52_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:741} VARIABLE icmp_ln741 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_fu_58_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740} VARIABLE add_ln740 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln741_fu_48_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:741} VARIABLE icmp_ln741 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_fu_54_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740} VARIABLE add_ln740 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln741_fu_52_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:741} VARIABLE icmp_ln741 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_fu_58_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740} VARIABLE add_ln740 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_Pipeline_VITIS_LOOP_82_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln82_fu_1918_p2 SOURCE ../top.cpp:82 VARIABLE icmp_ln82 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_1924_p2 SOURCE ../top.cpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_4_fu_2021_p2 SOURCE ../top.cpp:83 VARIABLE add_ln83_4 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_2063_p2 SOURCE ../top.cpp:83 VARIABLE add_ln83 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_2036_p2 SOURCE ../top.cpp:83 VARIABLE add_ln83_1 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_2_fu_2047_p2 SOURCE ../top.cpp:83 VARIABLE add_ln83_2 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_3_fu_2185_p2 SOURCE ../top.cpp:83 VARIABLE add_ln83_3 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_8_fu_2147_p2 SOURCE ../top.cpp:84 VARIABLE add_ln84_8 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_2224_p2 SOURCE ../top.cpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_1_fu_2234_p2 SOURCE ../top.cpp:84 VARIABLE add_ln84_1 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_2_fu_2256_p2 SOURCE ../top.cpp:84 VARIABLE add_ln84_2 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_3_fu_2266_p2 SOURCE ../top.cpp:84 VARIABLE add_ln84_3 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_4_fu_2276_p2 SOURCE ../top.cpp:84 VARIABLE add_ln84_4 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_5_fu_2286_p2 SOURCE ../top.cpp:84 VARIABLE add_ln84_5 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_6_fu_2296_p2 SOURCE ../top.cpp:84 VARIABLE add_ln84_6 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_7_fu_2306_p2 SOURCE ../top.cpp:84 VARIABLE add_ln84_7 LOOP VITIS_LOOP_82_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} top_Pipeline_VITIS_LOOP_88_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_fu_1920_p2 SOURCE ../top.cpp:88 VARIABLE icmp_ln88 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_1926_p2 SOURCE ../top.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_5_fu_1948_p2 SOURCE ../top.cpp:89 VARIABLE add_ln89_5 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_2075_p2 SOURCE ../top.cpp:89 VARIABLE add_ln89_1 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_2_fu_1963_p2 SOURCE ../top.cpp:89 VARIABLE add_ln89_2 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_3_fu_1974_p2 SOURCE ../top.cpp:89 VARIABLE add_ln89_3 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_4_fu_2197_p2 SOURCE ../top.cpp:89 VARIABLE add_ln89_4 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_1989_p2 SOURCE ../top.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_8_fu_2159_p2 SOURCE ../top.cpp:90 VARIABLE add_ln90_8 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_2236_p2 SOURCE ../top.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_1_fu_2246_p2 SOURCE ../top.cpp:90 VARIABLE add_ln90_1 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_2_fu_2268_p2 SOURCE ../top.cpp:90 VARIABLE add_ln90_2 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_3_fu_2278_p2 SOURCE ../top.cpp:90 VARIABLE add_ln90_3 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_4_fu_2288_p2 SOURCE ../top.cpp:90 VARIABLE add_ln90_4 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_5_fu_2298_p2 SOURCE ../top.cpp:90 VARIABLE add_ln90_5 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_6_fu_2308_p2 SOURCE ../top.cpp:90 VARIABLE add_ln90_6 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_7_fu_2318_p2 SOURCE ../top.cpp:90 VARIABLE add_ln90_7 LOOP VITIS_LOOP_88_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator_1437_Pipeline_VITIS_LOOP_68_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_fu_322_p2 SOURCE ../accelerator.h:68 VARIABLE icmp_ln68 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_328_p2 SOURCE ../accelerator.h:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_393_p2 SOURCE ../accelerator.h:68 VARIABLE add_ln68_1 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln68_1_fu_399_p2 SOURCE ../accelerator.h:68 VARIABLE icmp_ln68_1 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_fu_405_p3 SOURCE ../accelerator.h:68 VARIABLE select_ln68 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_2_fu_337_p2 SOURCE ../accelerator.h:68 VARIABLE add_ln68_2 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_357_p2 SOURCE ../accelerator.h:69 VARIABLE add_ln69 LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_5_1_1_U177 SOURCE ../accelerator.h:69 VARIABLE sext_ln LOOP VITIS_LOOP_68_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_1228_p2 SOURCE ../layer.h:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_1234_p2 SOURCE ../layer.h:71 VARIABLE add_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_18_fu_1246_p2 SOURCE ../layer.h:71 VARIABLE i_18 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_1252_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_fu_1258_p3 SOURCE ../layer.h:71 VARIABLE select_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_3_fu_1266_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_3 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_25_1_1_U195 SOURCE ../layer.h:79 VARIABLE tmp LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_22ns_25s_47_1_1_U194 SOURCE ../layer.h:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_4_fu_1628_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_4 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_42ns_42ns_42_1_1_U196 SOURCE ../layer.h:79 VARIABLE add_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_2_fu_1664_p2 SOURCE ../layer.h:74 VARIABLE k_2 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_2_fu_1669_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74_2 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln145_fu_83_p2 SOURCE ../layer.h:145 VARIABLE icmp_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_20_fu_89_p2 SOURCE ../layer.h:145 VARIABLE i_20 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_106_p2 SOURCE ../layer.h:150 VARIABLE add_ln150 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_72_p2 SOURCE ../activations.h:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_19_fu_78_p2 SOURCE ../activations.h:21 VARIABLE i_19 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln23_fu_98_p2 SOURCE ../activations.h:23 VARIABLE icmp_ln23 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln23_fu_104_p3 SOURCE ../activations.h:23 VARIABLE select_ln23 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_64_8_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME C_0_U SOURCE ../layer.h:64 VARIABLE C_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME net_0_U SOURCE ../layer.h:143 VARIABLE net_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_0_U SOURCE ../activations.h:20 VARIABLE output_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}} forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_338_p2 SOURCE ../layer.h:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_344_p2 SOURCE ../layer.h:71 VARIABLE add_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_14_fu_356_p2 SOURCE ../layer.h:71 VARIABLE i_14 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_362_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_fu_368_p3 SOURCE ../layer.h:71 VARIABLE select_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_1_fu_376_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_1 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_25_1_1_U341 SOURCE ../layer.h:79 VARIABLE tmp_6 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_24ns_25s_49_1_1_U340 SOURCE ../layer.h:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_2_fu_461_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_2 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_42ns_42ns_42_1_1_U342 SOURCE ../layer.h:79 VARIABLE add_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_1_fu_496_p2 SOURCE ../layer.h:74 VARIABLE k_1 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_1_fu_501_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74_1 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln145_fu_192_p2 SOURCE ../layer.h:145 VARIABLE icmp_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_16_fu_198_p2 SOURCE ../layer.h:145 VARIABLE i_16 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U358 SOURCE ../layer.h:150 VARIABLE tmp LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U359 SOURCE ../layer.h:150 VARIABLE tmp_5 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME net_4_fu_256_p2 SOURCE ../layer.h:150 VARIABLE net_4 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_162_p2 SOURCE ../activations.h:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_15_fu_168_p2 SOURCE ../activations.h:21 VARIABLE i_15 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U373 SOURCE ../activations.h:23 VARIABLE tmp_7 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln23_fu_206_p2 SOURCE ../activations.h:23 VARIABLE icmp_ln23 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME output_4_fu_212_p3 SOURCE ../activations.h:23 VARIABLE output_4 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_227_p2 SOURCE ../layer.h:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_233_p2 SOURCE ../layer.h:71 VARIABLE add_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_22_fu_245_p2 SOURCE ../layer.h:71 VARIABLE i_22 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_251_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_fu_257_p3 SOURCE ../layer.h:71 VARIABLE select_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_5_fu_265_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_5 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U397 SOURCE ../layer.h:79 VARIABLE tmp LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U396 SOURCE ../layer.h:79 VARIABLE tmp_8 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U395 SOURCE ../layer.h:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_6_fu_345_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_6 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_42ns_42ns_42_1_1_U398 SOURCE ../layer.h:79 VARIABLE add_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_3_fu_381_p2 SOURCE ../layer.h:74 VARIABLE k_3 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_3_fu_386_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74_3 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln145_fu_83_p2 SOURCE ../layer.h:145 VARIABLE icmp_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_23_fu_89_p2 SOURCE ../layer.h:145 VARIABLE i_23 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_106_p2 SOURCE ../layer.h:150 VARIABLE add_ln150 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} softmax_10_Pipeline_VITIS_LOOP_120_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln120_fu_81_p2 SOURCE ../activations.h:120 VARIABLE icmp_ln120 LOOP VITIS_LOOP_120_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln122_fu_106_p2 SOURCE ../activations.h:122 VARIABLE icmp_ln122 LOOP VITIS_LOOP_120_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME maxLogit_2_fu_112_p3 SOURCE ../activations.h:122 VARIABLE maxLogit_2 LOOP VITIS_LOOP_120_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_92_p2 SOURCE ../activations.h:120 VARIABLE add_ln120 LOOP VITIS_LOOP_120_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} softmax_10_Pipeline_VITIS_LOOP_100_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln100_fu_95_p2 SOURCE ../activations.h:100 VARIABLE icmp_ln100 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_101_p2 SOURCE ../activations.h:100 VARIABLE add_ln100 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} softmax_10_Pipeline_VITIS_LOOP_105_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln105_fu_93_p2 SOURCE ../activations.h:105 VARIABLE icmp_ln105 LOOP VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_10_fu_99_p2 SOURCE ../activations.h:105 VARIABLE i_10 LOOP VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} softmax_10_Pipeline_VITIS_LOOP_138_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln138_fu_75_p2 SOURCE ../activations.h:138 VARIABLE icmp_ln138 LOOP VITIS_LOOP_138_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_81_p2 SOURCE ../activations.h:138 VARIABLE add_ln138 LOOP VITIS_LOOP_138_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 45 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_42ns_25s_25_46_1_U421 SOURCE ../activations.h:140 VARIABLE sdiv_ln140 LOOP VITIS_LOOP_138_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} softmax_10_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln128_fu_319_p2 SOURCE ../activations.h:128 VARIABLE icmp_ln128 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_325_p2 SOURCE ../activations.h:128 VARIABLE add_ln128 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_fu_351_p2 SOURCE ../activations.h:130 VARIABLE x LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln131_fu_356_p2 SOURCE ../activations.h:131 VARIABLE icmp_ln131 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_1_fu_362_p3 SOURCE ../activations.h:131 VARIABLE x_1 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln86_fu_374_p2 SOURCE ../activations.h:86 VARIABLE icmp_ln86 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_fu_380_p3 SOURCE ../activations.h:86 VARIABLE select_ln86 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_22s_19ns_41_1_1_U426 SOURCE ../activations.h:88 VARIABLE mul_ln88 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln91_fu_443_p2 SOURCE ../activations.h:91 VARIABLE icmp_ln91 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_449_p2 SOURCE ../activations.h:91 VARIABLE add_ln91 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln91_fu_455_p3 SOURCE ../activations.h:91 VARIABLE select_ln91 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME int_part_fu_463_p3 SOURCE ../activations.h:91 VARIABLE int_part LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME frac_fu_483_p2 SOURCE ../activations.h:92 VARIABLE frac LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_25s_15ns_34ns_40_4_1_U427 SOURCE ../activations.h:95 VARIABLE mul_ln95 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_25s_15ns_34ns_40_4_1_U427 SOURCE ../activations.h:95 VARIABLE add_ln95 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_40s_25s_59_1_1_U425 SOURCE ../activations.h:95 VARIABLE mul_ln95_1 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_1_fu_509_p2 SOURCE ../activations.h:95 VARIABLE add_ln95_1 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln100_fu_537_p2 SOURCE ../activations.h:100 VARIABLE icmp_ln100 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i23_fu_542_p2 SOURCE ../activations.h:91 VARIABLE sub_i23 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_2_fu_560_p2 SOURCE ../activations.h:133 VARIABLE sum_2 LOOP VITIS_LOOP_128_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln137_fu_336_p2 SOURCE ../activations.h:137 VARIABLE icmp_ln137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_fu_342_p3 SOURCE ../activations.h:137 VARIABLE sum LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 5 BRAM 0 URAM 0}} forwardPropagation_4_10_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME C_0_U SOURCE ../layer.h:64 VARIABLE C_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME net_0_U SOURCE ../layer.h:143 VARIABLE net_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME ref_tmp20_0_U SOURCE {} VARIABLE ref_tmp20_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 8 BRAM 0 URAM 0}} accelerator_1437_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln871_2_fu_143_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:871} VARIABLE add_ln871_2 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln880_fu_148_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880} VARIABLE icmp_ln880 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln871_fu_153_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:871} VARIABLE add_ln871 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln43_fu_188_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43} VARIABLE icmp_ln43 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln43_2_fu_194_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43} VARIABLE icmp_ln43_2 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln880_fu_200_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880} VARIABLE xor_ln880 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator_1437_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln5658_fu_114_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658} VARIABLE icmp_ln5658 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5658_fu_120_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658} VARIABLE add_ln5658 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5658_2_fu_130_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658} VARIABLE add_ln5658_2 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln43_fu_145_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43} VARIABLE xor_ln43 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln43_fu_151_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43} VARIABLE and_ln43 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_result_fu_157_p3 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659} VARIABLE p_result LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator_1437_Pipeline_VITIS_LOOP_104_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln104_fu_97_p2 SOURCE ../accelerator.h:104 VARIABLE icmp_ln104 LOOP VITIS_LOOP_104_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_43_fu_103_p2 SOURCE ../accelerator.h:104 VARIABLE i_43 LOOP VITIS_LOOP_104_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_131_fu_118_p2 SOURCE ../accelerator.h:104 VARIABLE empty_131 LOOP VITIS_LOOP_104_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln109_fu_146_p2 SOURCE ../accelerator.h:109 VARIABLE sub_ln109 LOOP VITIS_LOOP_104_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln44_fu_159_p2 SOURCE ../layer.h:44 VARIABLE icmp_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_165_p2 SOURCE ../layer.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_27_fu_177_p2 SOURCE ../layer.h:44 VARIABLE i_27 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln45_fu_183_p2 SOURCE ../layer.h:45 VARIABLE icmp_ln45 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln44_fu_189_p3 SOURCE ../layer.h:44 VARIABLE select_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln44_1_fu_197_p3 SOURCE ../layer.h:44 VARIABLE select_ln44_1 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U458 SOURCE ../layer.h:46 VARIABLE tmp LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_253_p2 SOURCE ../layer.h:45 VARIABLE j_1 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_187_p2 SOURCE ../layer.h:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_193_p2 SOURCE ../layer.h:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_205_p2 SOURCE ../layer.h:71 VARIABLE i LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_211_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_fu_217_p3 SOURCE ../layer.h:71 VARIABLE select_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_7_fu_225_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_7 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U464 SOURCE ../layer.h:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_8_fu_296_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_8 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_42ns_42ns_42_1_1_U465 SOURCE ../layer.h:79 VARIABLE add_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_5_fu_335_p2 SOURCE ../layer.h:74 VARIABLE k_5 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_4_fu_340_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74_4 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_338_p2 SOURCE ../layer.h:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_344_p2 SOURCE ../layer.h:71 VARIABLE add_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_25_fu_356_p2 SOURCE ../layer.h:71 VARIABLE i_25 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_362_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_fu_368_p3 SOURCE ../layer.h:71 VARIABLE select_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_7_fu_376_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_7 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_25_1_1_U473 SOURCE ../layer.h:79 VARIABLE tmp_1 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_24ns_25s_49_1_1_U472 SOURCE ../layer.h:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_8_fu_461_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_8 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_42ns_42ns_42_1_1_U474 SOURCE ../layer.h:79 VARIABLE add_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_4_fu_496_p2 SOURCE ../layer.h:74 VARIABLE k_4 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_4_fu_501_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74_4 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} backProp_8_4_10_Pipeline_VITIS_LOOP_190_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln190_fu_192_p2 SOURCE ../layer.h:190 VARIABLE icmp_ln190 LOOP VITIS_LOOP_190_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_29_fu_198_p2 SOURCE ../layer.h:190 VARIABLE i_29 LOOP VITIS_LOOP_190_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U488 SOURCE ../layer.h:193 VARIABLE tmp_9 LOOP VITIS_LOOP_190_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U489 SOURCE ../layer.h:193 VARIABLE tmp_s LOOP VITIS_LOOP_190_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME net_5_fu_256_p2 SOURCE ../layer.h:193 VARIABLE net_5 LOOP VITIS_LOOP_190_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_8_4_10_Pipeline_VITIS_LOOP_31_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_144_p2 SOURCE ../activations.h:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_28_fu_150_p2 SOURCE ../activations.h:31 VARIABLE i_28 LOOP VITIS_LOOP_31_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U502 SOURCE ../activations.h:33 VARIABLE tmp_2 LOOP VITIS_LOOP_31_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln33_fu_184_p2 SOURCE ../activations.h:33 VARIABLE icmp_ln33 LOOP VITIS_LOOP_31_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_activation_fu_190_p3 SOURCE ../activations.h:33 VARIABLE d_activation LOOP VITIS_LOOP_31_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_8_4_10_Pipeline_VITIS_LOOP_208_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln208_fu_164_p2 SOURCE ../layer.h:208 VARIABLE icmp_ln208 LOOP VITIS_LOOP_208_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_170_p2 SOURCE ../layer.h:208 VARIABLE add_ln208 LOOP VITIS_LOOP_208_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U511 SOURCE ../layer.h:211 VARIABLE tmp_3 LOOP VITIS_LOOP_208_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_18_1_1_U512 SOURCE ../layer.h:211 VARIABLE sext_ln211_1 LOOP VITIS_LOOP_208_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18ns_25s_43_1_1_U513 SOURCE ../layer.h:211 VARIABLE mul_ln211 LOOP VITIS_LOOP_208_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln211_fu_242_p2 SOURCE ../layer.h:211 VARIABLE icmp_ln211 LOOP VITIS_LOOP_208_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} backProp_8_4_10_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME w_l_plus1_T_U SOURCE ../layer.h:184 VARIABLE w_l_plus1_T LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 40 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 7 BRAM 0 URAM 0}} backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln44_fu_221_p2 SOURCE ../layer.h:44 VARIABLE icmp_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_227_p2 SOURCE ../layer.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_33_fu_239_p2 SOURCE ../layer.h:44 VARIABLE i_33 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln45_fu_245_p2 SOURCE ../layer.h:45 VARIABLE icmp_ln45 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln44_fu_251_p3 SOURCE ../layer.h:44 VARIABLE select_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln44_2_fu_263_p3 SOURCE ../layer.h:44 VARIABLE select_ln44_2 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_314_p2 SOURCE ../layer.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_25_1_1_U547 SOURCE ../layer.h:46 VARIABLE tmp LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_283_p2 SOURCE ../layer.h:45 VARIABLE j_2 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_185_p2 SOURCE ../layer.h:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_191_p2 SOURCE ../layer.h:71 VARIABLE add_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_203_p2 SOURCE ../layer.h:71 VARIABLE i LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_209_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_fu_215_p3 SOURCE ../layer.h:71 VARIABLE select_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_11_fu_223_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_11 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_2_fu_247_p2 SOURCE ../layer.h:79 VARIABLE add_ln79_2 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U558 SOURCE ../layer.h:79 VARIABLE tmp_s LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U557 SOURCE ../layer.h:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_12_fu_302_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_12 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_42ns_42ns_42_1_1_U559 SOURCE ../layer.h:79 VARIABLE add_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_7_fu_338_p2 SOURCE ../layer.h:74 VARIABLE k_7 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_6_fu_343_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74_6 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_1228_p2 SOURCE ../layer.h:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_3_fu_1234_p2 SOURCE ../layer.h:71 VARIABLE add_ln71_3 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_31_fu_1246_p2 SOURCE ../layer.h:71 VARIABLE i_31 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_1252_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_fu_1258_p3 SOURCE ../layer.h:71 VARIABLE select_ln71 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_9_fu_1266_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_9 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_25_1_1_U567 SOURCE ../layer.h:79 VARIABLE tmp_5 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_22ns_25s_47_1_1_U566 SOURCE ../layer.h:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_10_fu_1628_p3 SOURCE ../layer.h:71 VARIABLE select_ln71_10 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE add PRAGMA yes RTLNAME add_42ns_42ns_42_1_1_U568 SOURCE ../layer.h:79 VARIABLE add_ln79 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_6_fu_1664_p2 SOURCE ../layer.h:74 VARIABLE k_6 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_5_fu_1669_p2 SOURCE ../layer.h:74 VARIABLE icmp_ln74_5 LOOP VITIS_LOOP_71_1_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} backProp_64_8_4_Pipeline_VITIS_LOOP_190_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln190_fu_83_p2 SOURCE ../layer.h:190 VARIABLE icmp_ln190 LOOP VITIS_LOOP_190_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_36_fu_89_p2 SOURCE ../layer.h:190 VARIABLE i_36 LOOP VITIS_LOOP_190_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_106_p2 SOURCE ../layer.h:193 VARIABLE add_ln193 LOOP VITIS_LOOP_190_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_64_8_4_Pipeline_VITIS_LOOP_31_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_74_p2 SOURCE ../activations.h:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_35_fu_80_p2 SOURCE ../activations.h:31 VARIABLE i_35 LOOP VITIS_LOOP_31_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln33_fu_96_p2 SOURCE ../activations.h:33 VARIABLE icmp_ln33 LOOP VITIS_LOOP_31_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_fu_102_p3 SOURCE ../activations.h:33 VARIABLE select_ln33 LOOP VITIS_LOOP_31_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_64_8_4_Pipeline_VITIS_LOOP_208_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln208_fu_78_p2 SOURCE ../layer.h:208 VARIABLE icmp_ln208 LOOP VITIS_LOOP_208_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_84_p2 SOURCE ../layer.h:208 VARIABLE add_ln208 LOOP VITIS_LOOP_208_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18ns_25s_42_1_1_U640 SOURCE ../layer.h:211 VARIABLE mul_ln211 LOOP VITIS_LOOP_208_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} backProp_64_8_4_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME w_l_plus1_T_U SOURCE ../layer.h:184 VARIABLE w_l_plus1_T LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME C_0_U SOURCE ../layer.h:64 VARIABLE C_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME net_0_U SOURCE ../layer.h:189 VARIABLE net_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME d_activation_0_U SOURCE ../layer.h:199 VARIABLE d_activation_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {18 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 7 BRAM 0 URAM 0}} accelerator_1437_Pipeline_VITIS_LOOP_44_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln44_fu_136_p2 SOURCE ../layer.h:44 VARIABLE icmp_ln44 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_41_fu_142_p2 SOURCE ../layer.h:44 VARIABLE i_41 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U725 SOURCE ../layer.h:46 VARIABLE input_T LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_203_p2 SOURCE ../layer.h:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_12_fu_209_p2 SOURCE ../layer.h:71 VARIABLE i_12 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U734 SOURCE ../layer.h:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U735 SOURCE ../layer.h:79 VARIABLE mul_ln79_71 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U736 SOURCE ../layer.h:79 VARIABLE mul_ln79_72 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U737 SOURCE ../layer.h:79 VARIABLE mul_ln79_73 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 8 BRAM 0 URAM 0}} accelerator_1437_Pipeline_VITIS_LOOP_235_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln235_fu_215_p2 SOURCE ../layer.h:235 VARIABLE icmp_ln235 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_221_p2 SOURCE ../layer.h:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U756 SOURCE ../layer.h:241 VARIABLE mul_ln241 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U756 SOURCE ../layer.h:241 VARIABLE sext_ln241_16 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U756 SOURCE ../layer.h:241 VARIABLE sub_ln241 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U757 SOURCE ../layer.h:241 VARIABLE mul_ln241_8 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U757 SOURCE ../layer.h:241 VARIABLE sext_ln241_18 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U758 SOURCE ../layer.h:241 VARIABLE mul_ln241_9 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U758 SOURCE ../layer.h:241 VARIABLE sext_ln241_20 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U759 SOURCE ../layer.h:241 VARIABLE mul_ln241_10 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U759 SOURCE ../layer.h:241 VARIABLE sext_ln241_22 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U757 SOURCE ../layer.h:241 VARIABLE sub_ln241_8 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U758 SOURCE ../layer.h:241 VARIABLE sub_ln241_9 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U759 SOURCE ../layer.h:241 VARIABLE sub_ln241_10 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U760 SOURCE ../layer.h:248 VARIABLE mul_ln248 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U760 SOURCE ../layer.h:248 VARIABLE sext_ln248_2 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U760 SOURCE ../layer.h:248 VARIABLE sub_ln248 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 5 BRAM 0 URAM 0}} updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln44_fu_173_p2 SOURCE ../layer.h:44 VARIABLE icmp_ln44 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_179_p2 SOURCE ../layer.h:44 VARIABLE i_4 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_364_p2 SOURCE ../layer.h:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_370_p2 SOURCE ../layer.h:71 VARIABLE i_2 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U789 SOURCE ../layer.h:71 VARIABLE tmp LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U781 SOURCE ../layer.h:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U782 SOURCE ../layer.h:79 VARIABLE mul_ln79_1 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U783 SOURCE ../layer.h:79 VARIABLE mul_ln79_2 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U784 SOURCE ../layer.h:79 VARIABLE mul_ln79_3 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U785 SOURCE ../layer.h:79 VARIABLE mul_ln79_4 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U786 SOURCE ../layer.h:79 VARIABLE mul_ln79_5 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U787 SOURCE ../layer.h:79 VARIABLE mul_ln79_6 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_25s_50_1_1_U788 SOURCE ../layer.h:79 VARIABLE mul_ln79_7 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 16 BRAM 0 URAM 0}} updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln235_fu_424_p2 SOURCE ../layer.h:235 VARIABLE icmp_ln235 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_430_p2 SOURCE ../layer.h:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U813 SOURCE ../layer.h:241 VARIABLE mul_ln241 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U813 SOURCE ../layer.h:241 VARIABLE sext_ln241_1 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U813 SOURCE ../layer.h:241 VARIABLE sub_ln241 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U814 SOURCE ../layer.h:241 VARIABLE mul_ln241_1 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U814 SOURCE ../layer.h:241 VARIABLE sext_ln241_3 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U815 SOURCE ../layer.h:241 VARIABLE mul_ln241_2 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U815 SOURCE ../layer.h:241 VARIABLE sext_ln241_5 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U816 SOURCE ../layer.h:241 VARIABLE mul_ln241_3 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U816 SOURCE ../layer.h:241 VARIABLE sext_ln241_7 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U817 SOURCE ../layer.h:241 VARIABLE mul_ln241_4 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U817 SOURCE ../layer.h:241 VARIABLE sext_ln241_9 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U818 SOURCE ../layer.h:241 VARIABLE mul_ln241_5 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U818 SOURCE ../layer.h:241 VARIABLE sext_ln241_11 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U819 SOURCE ../layer.h:241 VARIABLE mul_ln241_6 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U819 SOURCE ../layer.h:241 VARIABLE sext_ln241_13 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U820 SOURCE ../layer.h:241 VARIABLE mul_ln241_7 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U820 SOURCE ../layer.h:241 VARIABLE sext_ln241_15 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U810 SOURCE ../layer.h:248 VARIABLE tmp_1 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U812 SOURCE ../layer.h:248 VARIABLE mul_ln248 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U812 SOURCE ../layer.h:248 VARIABLE sext_ln248_1 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U814 SOURCE ../layer.h:241 VARIABLE sub_ln241_1 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U815 SOURCE ../layer.h:241 VARIABLE sub_ln241_2 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U816 SOURCE ../layer.h:241 VARIABLE sub_ln241_3 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U817 SOURCE ../layer.h:241 VARIABLE sub_ln241_4 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U818 SOURCE ../layer.h:241 VARIABLE sub_ln241_5 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U819 SOURCE ../layer.h:241 VARIABLE sub_ln241_6 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U820 SOURCE ../layer.h:241 VARIABLE sub_ln241_7 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_25_1_1_U811 SOURCE ../layer.h:248 VARIABLE tmp_2 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U812 SOURCE ../layer.h:248 VARIABLE sub_ln248 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 9 BRAM 0 URAM 0}} updateWeightBias_8_4_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_U SOURCE ../layer.h:233 VARIABLE update_temp_mat LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_8_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_9_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_10_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_11_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_12_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_13_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_14_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 25 BRAM 0 URAM 0}} accelerator_1437_Pipeline_VITIS_LOOP_44_15 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln44_fu_1015_p2 SOURCE ../layer.h:44 VARIABLE icmp_ln44 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_40_fu_1021_p2 SOURCE ../layer.h:44 VARIABLE i_40 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_2185_p2 SOURCE ../layer.h:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_11_fu_2191_p2 SOURCE ../layer.h:71 VARIABLE i_11 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U928 SOURCE ../layer.h:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U929 SOURCE ../layer.h:79 VARIABLE mul_ln79_8 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U930 SOURCE ../layer.h:79 VARIABLE mul_ln79_9 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U931 SOURCE ../layer.h:79 VARIABLE mul_ln79_10 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U932 SOURCE ../layer.h:79 VARIABLE mul_ln79_11 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U933 SOURCE ../layer.h:79 VARIABLE mul_ln79_12 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U934 SOURCE ../layer.h:79 VARIABLE mul_ln79_13 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U935 SOURCE ../layer.h:79 VARIABLE mul_ln79_14 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U936 SOURCE ../layer.h:79 VARIABLE mul_ln79_15 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U937 SOURCE ../layer.h:79 VARIABLE mul_ln79_16 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U938 SOURCE ../layer.h:79 VARIABLE mul_ln79_17 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U939 SOURCE ../layer.h:79 VARIABLE mul_ln79_18 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U940 SOURCE ../layer.h:79 VARIABLE mul_ln79_19 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U941 SOURCE ../layer.h:79 VARIABLE mul_ln79_20 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U942 SOURCE ../layer.h:79 VARIABLE mul_ln79_21 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U943 SOURCE ../layer.h:79 VARIABLE mul_ln79_22 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U944 SOURCE ../layer.h:79 VARIABLE mul_ln79_23 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U945 SOURCE ../layer.h:79 VARIABLE mul_ln79_24 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U946 SOURCE ../layer.h:79 VARIABLE mul_ln79_25 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U947 SOURCE ../layer.h:79 VARIABLE mul_ln79_26 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U948 SOURCE ../layer.h:79 VARIABLE mul_ln79_27 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U949 SOURCE ../layer.h:79 VARIABLE mul_ln79_28 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U950 SOURCE ../layer.h:79 VARIABLE mul_ln79_29 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U951 SOURCE ../layer.h:79 VARIABLE mul_ln79_30 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U952 SOURCE ../layer.h:79 VARIABLE mul_ln79_31 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U953 SOURCE ../layer.h:79 VARIABLE mul_ln79_32 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U954 SOURCE ../layer.h:79 VARIABLE mul_ln79_33 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U955 SOURCE ../layer.h:79 VARIABLE mul_ln79_34 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U956 SOURCE ../layer.h:79 VARIABLE mul_ln79_35 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U957 SOURCE ../layer.h:79 VARIABLE mul_ln79_36 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U958 SOURCE ../layer.h:79 VARIABLE mul_ln79_37 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U959 SOURCE ../layer.h:79 VARIABLE mul_ln79_38 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U960 SOURCE ../layer.h:79 VARIABLE mul_ln79_39 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U961 SOURCE ../layer.h:79 VARIABLE mul_ln79_40 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U962 SOURCE ../layer.h:79 VARIABLE mul_ln79_41 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U963 SOURCE ../layer.h:79 VARIABLE mul_ln79_42 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U964 SOURCE ../layer.h:79 VARIABLE mul_ln79_43 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U965 SOURCE ../layer.h:79 VARIABLE mul_ln79_44 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U966 SOURCE ../layer.h:79 VARIABLE mul_ln79_45 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U967 SOURCE ../layer.h:79 VARIABLE mul_ln79_46 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U968 SOURCE ../layer.h:79 VARIABLE mul_ln79_47 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U969 SOURCE ../layer.h:79 VARIABLE mul_ln79_48 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U970 SOURCE ../layer.h:79 VARIABLE mul_ln79_49 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U971 SOURCE ../layer.h:79 VARIABLE mul_ln79_50 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U972 SOURCE ../layer.h:79 VARIABLE mul_ln79_51 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U973 SOURCE ../layer.h:79 VARIABLE mul_ln79_52 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U974 SOURCE ../layer.h:79 VARIABLE mul_ln79_53 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U975 SOURCE ../layer.h:79 VARIABLE mul_ln79_54 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U976 SOURCE ../layer.h:79 VARIABLE mul_ln79_55 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U977 SOURCE ../layer.h:79 VARIABLE mul_ln79_56 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U978 SOURCE ../layer.h:79 VARIABLE mul_ln79_57 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U979 SOURCE ../layer.h:79 VARIABLE mul_ln79_58 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U980 SOURCE ../layer.h:79 VARIABLE mul_ln79_59 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U981 SOURCE ../layer.h:79 VARIABLE mul_ln79_60 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U982 SOURCE ../layer.h:79 VARIABLE mul_ln79_61 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U983 SOURCE ../layer.h:79 VARIABLE mul_ln79_62 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U984 SOURCE ../layer.h:79 VARIABLE mul_ln79_63 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U985 SOURCE ../layer.h:79 VARIABLE mul_ln79_64 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U986 SOURCE ../layer.h:79 VARIABLE mul_ln79_65 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U987 SOURCE ../layer.h:79 VARIABLE mul_ln79_66 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U988 SOURCE ../layer.h:79 VARIABLE mul_ln79_67 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U989 SOURCE ../layer.h:79 VARIABLE mul_ln79_68 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U990 SOURCE ../layer.h:79 VARIABLE mul_ln79_69 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_25s_22ns_47_1_1_U991 SOURCE ../layer.h:79 VARIABLE mul_ln79_70 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 128 BRAM 0 URAM 0}} accelerator_1437_Pipeline_VITIS_LOOP_235_16 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln235_fu_2260_p2 SOURCE ../layer.h:235 VARIABLE icmp_ln235 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_2266_p2 SOURCE ../layer.h:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1251 SOURCE ../layer.h:241 VARIABLE mul_ln241 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1251 SOURCE ../layer.h:241 VARIABLE sext_ln241_16 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1251 SOURCE ../layer.h:241 VARIABLE sub_ln241 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1252 SOURCE ../layer.h:241 VARIABLE mul_ln241_8 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1252 SOURCE ../layer.h:241 VARIABLE sext_ln241_18 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1253 SOURCE ../layer.h:241 VARIABLE mul_ln241_9 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1253 SOURCE ../layer.h:241 VARIABLE sext_ln241_20 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1254 SOURCE ../layer.h:241 VARIABLE mul_ln241_10 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1254 SOURCE ../layer.h:241 VARIABLE sext_ln241_22 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1255 SOURCE ../layer.h:241 VARIABLE mul_ln241_11 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1255 SOURCE ../layer.h:241 VARIABLE sext_ln241_24 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1256 SOURCE ../layer.h:241 VARIABLE mul_ln241_12 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1256 SOURCE ../layer.h:241 VARIABLE sext_ln241_26 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1257 SOURCE ../layer.h:241 VARIABLE mul_ln241_13 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1257 SOURCE ../layer.h:241 VARIABLE sext_ln241_28 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1258 SOURCE ../layer.h:241 VARIABLE mul_ln241_14 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1258 SOURCE ../layer.h:241 VARIABLE sext_ln241_30 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1259 SOURCE ../layer.h:241 VARIABLE mul_ln241_15 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1259 SOURCE ../layer.h:241 VARIABLE sext_ln241_32 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1260 SOURCE ../layer.h:241 VARIABLE mul_ln241_16 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1260 SOURCE ../layer.h:241 VARIABLE sext_ln241_34 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1261 SOURCE ../layer.h:241 VARIABLE mul_ln241_17 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1261 SOURCE ../layer.h:241 VARIABLE sext_ln241_36 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1262 SOURCE ../layer.h:241 VARIABLE mul_ln241_18 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1262 SOURCE ../layer.h:241 VARIABLE sext_ln241_38 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1263 SOURCE ../layer.h:241 VARIABLE mul_ln241_19 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1263 SOURCE ../layer.h:241 VARIABLE sext_ln241_40 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1264 SOURCE ../layer.h:241 VARIABLE mul_ln241_20 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1264 SOURCE ../layer.h:241 VARIABLE sext_ln241_42 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1265 SOURCE ../layer.h:241 VARIABLE mul_ln241_21 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1265 SOURCE ../layer.h:241 VARIABLE sext_ln241_44 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1266 SOURCE ../layer.h:241 VARIABLE mul_ln241_22 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1266 SOURCE ../layer.h:241 VARIABLE sext_ln241_46 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1267 SOURCE ../layer.h:241 VARIABLE mul_ln241_23 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1267 SOURCE ../layer.h:241 VARIABLE sext_ln241_48 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1268 SOURCE ../layer.h:241 VARIABLE mul_ln241_24 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1268 SOURCE ../layer.h:241 VARIABLE sext_ln241_50 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1269 SOURCE ../layer.h:241 VARIABLE mul_ln241_25 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1269 SOURCE ../layer.h:241 VARIABLE sext_ln241_52 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1270 SOURCE ../layer.h:241 VARIABLE mul_ln241_26 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1270 SOURCE ../layer.h:241 VARIABLE sext_ln241_54 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1271 SOURCE ../layer.h:241 VARIABLE mul_ln241_27 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1271 SOURCE ../layer.h:241 VARIABLE sext_ln241_56 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1272 SOURCE ../layer.h:241 VARIABLE mul_ln241_28 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1272 SOURCE ../layer.h:241 VARIABLE sext_ln241_58 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1273 SOURCE ../layer.h:241 VARIABLE mul_ln241_29 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1273 SOURCE ../layer.h:241 VARIABLE sext_ln241_60 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1274 SOURCE ../layer.h:241 VARIABLE mul_ln241_30 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1274 SOURCE ../layer.h:241 VARIABLE sext_ln241_62 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1275 SOURCE ../layer.h:241 VARIABLE mul_ln241_31 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1275 SOURCE ../layer.h:241 VARIABLE sext_ln241_64 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1276 SOURCE ../layer.h:241 VARIABLE mul_ln241_32 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1276 SOURCE ../layer.h:241 VARIABLE sext_ln241_66 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1277 SOURCE ../layer.h:241 VARIABLE mul_ln241_33 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1277 SOURCE ../layer.h:241 VARIABLE sext_ln241_68 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1278 SOURCE ../layer.h:241 VARIABLE mul_ln241_34 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1278 SOURCE ../layer.h:241 VARIABLE sext_ln241_70 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1279 SOURCE ../layer.h:241 VARIABLE mul_ln241_35 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1279 SOURCE ../layer.h:241 VARIABLE sext_ln241_72 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1280 SOURCE ../layer.h:241 VARIABLE mul_ln241_36 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1280 SOURCE ../layer.h:241 VARIABLE sext_ln241_74 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1281 SOURCE ../layer.h:241 VARIABLE mul_ln241_37 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1281 SOURCE ../layer.h:241 VARIABLE sext_ln241_76 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1282 SOURCE ../layer.h:241 VARIABLE mul_ln241_38 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1282 SOURCE ../layer.h:241 VARIABLE sext_ln241_78 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1283 SOURCE ../layer.h:241 VARIABLE mul_ln241_39 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1283 SOURCE ../layer.h:241 VARIABLE sext_ln241_80 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1284 SOURCE ../layer.h:241 VARIABLE mul_ln241_40 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1284 SOURCE ../layer.h:241 VARIABLE sext_ln241_82 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1285 SOURCE ../layer.h:241 VARIABLE mul_ln241_41 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1285 SOURCE ../layer.h:241 VARIABLE sext_ln241_84 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1286 SOURCE ../layer.h:241 VARIABLE mul_ln241_42 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1286 SOURCE ../layer.h:241 VARIABLE sext_ln241_86 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1287 SOURCE ../layer.h:241 VARIABLE mul_ln241_43 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1287 SOURCE ../layer.h:241 VARIABLE sext_ln241_88 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1288 SOURCE ../layer.h:241 VARIABLE mul_ln241_44 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1288 SOURCE ../layer.h:241 VARIABLE sext_ln241_90 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1289 SOURCE ../layer.h:241 VARIABLE mul_ln241_45 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1289 SOURCE ../layer.h:241 VARIABLE sext_ln241_92 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1290 SOURCE ../layer.h:241 VARIABLE mul_ln241_46 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1290 SOURCE ../layer.h:241 VARIABLE sext_ln241_94 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1291 SOURCE ../layer.h:241 VARIABLE mul_ln241_47 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1291 SOURCE ../layer.h:241 VARIABLE sext_ln241_96 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1292 SOURCE ../layer.h:241 VARIABLE mul_ln241_48 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1292 SOURCE ../layer.h:241 VARIABLE sext_ln241_98 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1293 SOURCE ../layer.h:241 VARIABLE mul_ln241_49 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1293 SOURCE ../layer.h:241 VARIABLE sext_ln241_100 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1294 SOURCE ../layer.h:241 VARIABLE mul_ln241_50 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1294 SOURCE ../layer.h:241 VARIABLE sext_ln241_102 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1295 SOURCE ../layer.h:241 VARIABLE mul_ln241_51 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1295 SOURCE ../layer.h:241 VARIABLE sext_ln241_104 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1296 SOURCE ../layer.h:241 VARIABLE mul_ln241_52 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1296 SOURCE ../layer.h:241 VARIABLE sext_ln241_106 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1297 SOURCE ../layer.h:241 VARIABLE mul_ln241_53 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1297 SOURCE ../layer.h:241 VARIABLE sext_ln241_108 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1298 SOURCE ../layer.h:241 VARIABLE mul_ln241_54 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1298 SOURCE ../layer.h:241 VARIABLE sext_ln241_110 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1299 SOURCE ../layer.h:241 VARIABLE mul_ln241_55 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1299 SOURCE ../layer.h:241 VARIABLE sext_ln241_112 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1300 SOURCE ../layer.h:241 VARIABLE mul_ln241_56 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1300 SOURCE ../layer.h:241 VARIABLE sext_ln241_114 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1301 SOURCE ../layer.h:241 VARIABLE mul_ln241_57 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1301 SOURCE ../layer.h:241 VARIABLE sext_ln241_116 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1302 SOURCE ../layer.h:241 VARIABLE mul_ln241_58 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1302 SOURCE ../layer.h:241 VARIABLE sext_ln241_118 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1303 SOURCE ../layer.h:241 VARIABLE mul_ln241_59 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1303 SOURCE ../layer.h:241 VARIABLE sext_ln241_120 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1304 SOURCE ../layer.h:241 VARIABLE mul_ln241_60 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1304 SOURCE ../layer.h:241 VARIABLE sext_ln241_122 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1305 SOURCE ../layer.h:241 VARIABLE mul_ln241_61 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1305 SOURCE ../layer.h:241 VARIABLE sext_ln241_124 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1306 SOURCE ../layer.h:241 VARIABLE mul_ln241_62 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1306 SOURCE ../layer.h:241 VARIABLE sext_ln241_126 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1307 SOURCE ../layer.h:241 VARIABLE mul_ln241_63 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1307 SOURCE ../layer.h:241 VARIABLE sext_ln241_128 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1308 SOURCE ../layer.h:241 VARIABLE mul_ln241_64 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1308 SOURCE ../layer.h:241 VARIABLE sext_ln241_130 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1309 SOURCE ../layer.h:241 VARIABLE mul_ln241_65 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1309 SOURCE ../layer.h:241 VARIABLE sext_ln241_132 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1310 SOURCE ../layer.h:241 VARIABLE mul_ln241_66 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1310 SOURCE ../layer.h:241 VARIABLE sext_ln241_134 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1311 SOURCE ../layer.h:241 VARIABLE mul_ln241_67 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1311 SOURCE ../layer.h:241 VARIABLE sext_ln241_136 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1312 SOURCE ../layer.h:241 VARIABLE mul_ln241_68 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1312 SOURCE ../layer.h:241 VARIABLE sext_ln241_138 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1313 SOURCE ../layer.h:241 VARIABLE mul_ln241_69 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1313 SOURCE ../layer.h:241 VARIABLE sext_ln241_140 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1314 SOURCE ../layer.h:241 VARIABLE mul_ln241_70 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1314 SOURCE ../layer.h:241 VARIABLE sext_ln241_142 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1252 SOURCE ../layer.h:241 VARIABLE sub_ln241_8 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1253 SOURCE ../layer.h:241 VARIABLE sub_ln241_9 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1254 SOURCE ../layer.h:241 VARIABLE sub_ln241_10 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1255 SOURCE ../layer.h:241 VARIABLE sub_ln241_11 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1256 SOURCE ../layer.h:241 VARIABLE sub_ln241_12 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1257 SOURCE ../layer.h:241 VARIABLE sub_ln241_13 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1258 SOURCE ../layer.h:241 VARIABLE sub_ln241_14 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1259 SOURCE ../layer.h:241 VARIABLE sub_ln241_15 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1260 SOURCE ../layer.h:241 VARIABLE sub_ln241_16 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1261 SOURCE ../layer.h:241 VARIABLE sub_ln241_17 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1262 SOURCE ../layer.h:241 VARIABLE sub_ln241_18 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1263 SOURCE ../layer.h:241 VARIABLE sub_ln241_19 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1264 SOURCE ../layer.h:241 VARIABLE sub_ln241_20 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1265 SOURCE ../layer.h:241 VARIABLE sub_ln241_21 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1266 SOURCE ../layer.h:241 VARIABLE sub_ln241_22 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1267 SOURCE ../layer.h:241 VARIABLE sub_ln241_23 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1268 SOURCE ../layer.h:241 VARIABLE sub_ln241_24 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1269 SOURCE ../layer.h:241 VARIABLE sub_ln241_25 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1270 SOURCE ../layer.h:241 VARIABLE sub_ln241_26 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1271 SOURCE ../layer.h:241 VARIABLE sub_ln241_27 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1272 SOURCE ../layer.h:241 VARIABLE sub_ln241_28 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1273 SOURCE ../layer.h:241 VARIABLE sub_ln241_29 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1274 SOURCE ../layer.h:241 VARIABLE sub_ln241_30 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1275 SOURCE ../layer.h:241 VARIABLE sub_ln241_31 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1276 SOURCE ../layer.h:241 VARIABLE sub_ln241_32 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1277 SOURCE ../layer.h:241 VARIABLE sub_ln241_33 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1278 SOURCE ../layer.h:241 VARIABLE sub_ln241_34 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1279 SOURCE ../layer.h:241 VARIABLE sub_ln241_35 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1280 SOURCE ../layer.h:241 VARIABLE sub_ln241_36 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1281 SOURCE ../layer.h:241 VARIABLE sub_ln241_37 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1282 SOURCE ../layer.h:241 VARIABLE sub_ln241_38 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1283 SOURCE ../layer.h:241 VARIABLE sub_ln241_39 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1284 SOURCE ../layer.h:241 VARIABLE sub_ln241_40 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1285 SOURCE ../layer.h:241 VARIABLE sub_ln241_41 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1286 SOURCE ../layer.h:241 VARIABLE sub_ln241_42 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1287 SOURCE ../layer.h:241 VARIABLE sub_ln241_43 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1288 SOURCE ../layer.h:241 VARIABLE sub_ln241_44 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1289 SOURCE ../layer.h:241 VARIABLE sub_ln241_45 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1290 SOURCE ../layer.h:241 VARIABLE sub_ln241_46 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1291 SOURCE ../layer.h:241 VARIABLE sub_ln241_47 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1292 SOURCE ../layer.h:241 VARIABLE sub_ln241_48 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1293 SOURCE ../layer.h:241 VARIABLE sub_ln241_49 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1294 SOURCE ../layer.h:241 VARIABLE sub_ln241_50 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1295 SOURCE ../layer.h:241 VARIABLE sub_ln241_51 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1296 SOURCE ../layer.h:241 VARIABLE sub_ln241_52 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1297 SOURCE ../layer.h:241 VARIABLE sub_ln241_53 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1298 SOURCE ../layer.h:241 VARIABLE sub_ln241_54 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1299 SOURCE ../layer.h:241 VARIABLE sub_ln241_55 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1300 SOURCE ../layer.h:241 VARIABLE sub_ln241_56 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1301 SOURCE ../layer.h:241 VARIABLE sub_ln241_57 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1302 SOURCE ../layer.h:241 VARIABLE sub_ln241_58 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1303 SOURCE ../layer.h:241 VARIABLE sub_ln241_59 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1304 SOURCE ../layer.h:241 VARIABLE sub_ln241_60 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1305 SOURCE ../layer.h:241 VARIABLE sub_ln241_61 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1306 SOURCE ../layer.h:241 VARIABLE sub_ln241_62 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1307 SOURCE ../layer.h:241 VARIABLE sub_ln241_63 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1308 SOURCE ../layer.h:241 VARIABLE sub_ln241_64 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1309 SOURCE ../layer.h:241 VARIABLE sub_ln241_65 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1310 SOURCE ../layer.h:241 VARIABLE sub_ln241_66 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1311 SOURCE ../layer.h:241 VARIABLE sub_ln241_67 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1312 SOURCE ../layer.h:241 VARIABLE sub_ln241_68 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1313 SOURCE ../layer.h:241 VARIABLE sub_ln241_69 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1314 SOURCE ../layer.h:241 VARIABLE sub_ln241_70 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1315 SOURCE ../layer.h:248 VARIABLE mul_ln248 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1315 SOURCE ../layer.h:248 VARIABLE sext_ln248_2 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_25s_8ns_42s_42_4_1_U1315 SOURCE ../layer.h:248 VARIABLE sub_ln248 LOOP VITIS_LOOP_235_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 65 BRAM 0 URAM 0}} accelerator_1437_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME result_l3_U SOURCE {} VARIABLE result_l3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_U SOURCE ../layer.h:233 VARIABLE update_temp_mat LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_15_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_16_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_17_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_18_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_19_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_20_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_21_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_22_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_23_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_24_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_25_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_26_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_27_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_28_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_29_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_30_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_31_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_32_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_33_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_34_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_35_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_36_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_37_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_38_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_39_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_40_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_41_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_42_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_43_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_44_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_45_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_46_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_47_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_48_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_49_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_50_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_51_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_52_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_53_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_54_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_55_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_56_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_57_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_58_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_59_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_60_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_61_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_62_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_63_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_64_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_65_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_66_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_67_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_68_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_69_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_70_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_71_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_72_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_73_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_74_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_75_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_76_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_77_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_78_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_79_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_80_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_81_U SOURCE ../layer.h:233 VARIABLE update_temp_mat_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_ref_0_U SOURCE ../accelerator.h:67 VARIABLE input_ref_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {22 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME result_l1_0_U SOURCE ../accelerator.h:73 VARIABLE result_l1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME final_error_0_U SOURCE ../accelerator.h:103 VARIABLE final_error_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME d_l1_0_U SOURCE ../accelerator.h:135 VARIABLE d_l1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln61_fu_2068_p2 SOURCE ../accelerator.h:61 VARIABLE icmp_ln61 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME epoch_fu_2074_p2 SOURCE ../accelerator.h:61 VARIABLE epoch LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_2080_p2 SOURCE ../accelerator.h:64 VARIABLE icmp_ln64 LOOP VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_2086_p2 SOURCE ../accelerator.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_2104_p2 SOURCE ../accelerator.h:64 VARIABLE add_ln64_1 LOOP VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln5658_fu_2135_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658} VARIABLE icmp_ln5658 LOOP VITIS_LOOP_64_2.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5658_fu_2141_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658} VARIABLE add_ln5658 LOOP VITIS_LOOP_64_2.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_2156_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139} VARIABLE add_ln139 LOOP VITIS_LOOP_64_2.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_2_fu_2202_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139} VARIABLE add_ln139_2 LOOP VITIS_LOOP_64_2.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln888_fu_2210_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:888} VARIABLE icmp_ln888 LOOP VITIS_LOOP_64_2.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_2187_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60} VARIABLE add_ln60 LOOP VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME actual_digit_fu_2222_p2 SOURCE ../accelerator.h:96 VARIABLE actual_digit LOOP VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln98_fu_2238_p2 SOURCE ../accelerator.h:98 VARIABLE icmp_ln98 LOOP VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_2244_p2 SOURCE ../accelerator.h:100 VARIABLE add_ln100 LOOP VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME correct_2_fu_2250_p3 SOURCE ../accelerator.h:98 VARIABLE correct_2 LOOP VITIS_LOOP_64_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln169_fu_2592_p2 SOURCE ../accelerator.h:169 VARIABLE sub_ln169 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln169_fu_2598_p3 SOURCE ../accelerator.h:169 VARIABLE select_ln169 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln169_fu_2606_p2 SOURCE ../accelerator.h:169 VARIABLE icmp_ln169 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln169_1_fu_2612_p2 SOURCE ../accelerator.h:169 VARIABLE sub_ln169_1 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln169_1_fu_2622_p2 SOURCE ../accelerator.h:169 VARIABLE icmp_ln169_1 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_2628_p2 SOURCE ../accelerator.h:169 VARIABLE add_ln169 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln169_2_fu_2634_p2 SOURCE ../accelerator.h:169 VARIABLE sub_ln169_2 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln169_1_fu_2640_p3 SOURCE ../accelerator.h:169 VARIABLE select_ln169_1 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln169_2_fu_2648_p2 SOURCE ../accelerator.h:169 VARIABLE icmp_ln169_2 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln169_3_fu_2658_p2 SOURCE ../accelerator.h:169 VARIABLE icmp_ln169_3 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln169_fu_2668_p2 SOURCE ../accelerator.h:169 VARIABLE ashr_ln169 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln169_4_fu_2678_p3 SOURCE ../accelerator.h:169 VARIABLE select_ln169_4 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i34_4_fu_2758_p6 SOURCE ../accelerator.h:169 VARIABLE select_ln169_2 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln169_4_fu_2694_p2 SOURCE ../accelerator.h:169 VARIABLE icmp_ln169_4 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln169_fu_2704_p2 SOURCE ../accelerator.h:169 VARIABLE shl_ln169 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i34_4_fu_2758_p8 SOURCE ../accelerator.h:169 VARIABLE select_ln169_3 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln169_fu_2718_p2 SOURCE ../accelerator.h:169 VARIABLE xor_ln169 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln169_fu_2724_p2 SOURCE ../accelerator.h:169 VARIABLE and_ln169 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln169_fu_2730_p2 SOURCE ../accelerator.h:169 VARIABLE or_ln169 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln169_1_fu_2736_p2 SOURCE ../accelerator.h:169 VARIABLE xor_ln169_1 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln169_1_fu_2742_p2 SOURCE ../accelerator.h:169 VARIABLE and_ln169_1 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_25_1_1_U1449 SOURCE ../accelerator.h:169 VARIABLE ref_tmp_i_i34_4 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 259 BRAM 1 URAM 0}} accelerator_360_Pipeline_VITIS_LOOP_176_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln176_fu_322_p2 SOURCE ../accelerator.h:176 VARIABLE icmp_ln176 LOOP VITIS_LOOP_176_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_328_p2 SOURCE ../accelerator.h:176 VARIABLE add_ln176 LOOP VITIS_LOOP_176_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_1_fu_393_p2 SOURCE ../accelerator.h:176 VARIABLE add_ln176_1 LOOP VITIS_LOOP_176_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln176_1_fu_399_p2 SOURCE ../accelerator.h:176 VARIABLE icmp_ln176_1 LOOP VITIS_LOOP_176_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln176_fu_405_p3 SOURCE ../accelerator.h:176 VARIABLE select_ln176 LOOP VITIS_LOOP_176_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_2_fu_337_p2 SOURCE ../accelerator.h:176 VARIABLE add_ln176_2 LOOP VITIS_LOOP_176_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_357_p2 SOURCE ../accelerator.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_176_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_5_1_1_U1551 SOURCE ../accelerator.h:177 VARIABLE sext_ln LOOP VITIS_LOOP_176_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator_360_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln871_1_fu_143_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:871} VARIABLE add_ln871_1 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln880_fu_148_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880} VARIABLE icmp_ln880 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln871_fu_153_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:871} VARIABLE add_ln871 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln43_fu_188_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43} VARIABLE icmp_ln43 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln43_1_fu_194_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43} VARIABLE icmp_ln43_1 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln880_fu_200_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880} VARIABLE xor_ln880 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator_360_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln5658_fu_114_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658} VARIABLE icmp_ln5658 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5658_fu_120_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658} VARIABLE add_ln5658 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5658_1_fu_130_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658} VARIABLE add_ln5658_1 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln43_fu_145_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43} VARIABLE xor_ln43 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln43_fu_151_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43} VARIABLE and_ln43 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_result_fu_157_p3 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659} VARIABLE p_result LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator_360_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME result_l3125_U SOURCE {} VARIABLE result_l3125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_ref_0_U SOURCE ../accelerator.h:175 VARIABLE input_ref_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {22 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME result_l1_0_U SOURCE ../accelerator.h:181 VARIABLE result_l1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln174_fu_659_p2 SOURCE ../accelerator.h:174 VARIABLE icmp_ln174 LOOP VITIS_LOOP_174_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_665_p2 SOURCE ../accelerator.h:174 VARIABLE add_ln174 LOOP VITIS_LOOP_174_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_1_fu_683_p2 SOURCE ../accelerator.h:174 VARIABLE add_ln174_1 LOOP VITIS_LOOP_174_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln5658_fu_710_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658} VARIABLE icmp_ln5658 LOOP VITIS_LOOP_174_6.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5658_fu_716_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658} VARIABLE add_ln5658 LOOP VITIS_LOOP_174_6.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_731_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139} VARIABLE add_ln139 LOOP VITIS_LOOP_174_6.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_1_fu_779_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139} VARIABLE add_ln139_1 LOOP VITIS_LOOP_174_6.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln888_fu_787_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:888} VARIABLE icmp_ln888 LOOP VITIS_LOOP_174_6.1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_760_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60} VARIABLE add_ln60 LOOP VITIS_LOOP_174_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME actual_digit_fu_809_p2 SOURCE ../accelerator.h:187 VARIABLE actual_digit LOOP VITIS_LOOP_174_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln188_fu_815_p2 SOURCE ../accelerator.h:188 VARIABLE icmp_ln188 LOOP VITIS_LOOP_174_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_821_p2 SOURCE ../accelerator.h:189 VARIABLE add_ln189 LOOP VITIS_LOOP_174_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME correct_1_fu_827_p3 SOURCE ../accelerator.h:188 VARIABLE correct_1 LOOP VITIS_LOOP_174_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln193_fu_886_p2 SOURCE ../accelerator.h:193 VARIABLE sub_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln193_fu_892_p3 SOURCE ../accelerator.h:193 VARIABLE select_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln193_fu_900_p2 SOURCE ../accelerator.h:193 VARIABLE icmp_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln193_1_fu_906_p2 SOURCE ../accelerator.h:193 VARIABLE sub_ln193_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln193_1_fu_916_p2 SOURCE ../accelerator.h:193 VARIABLE icmp_ln193_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_922_p2 SOURCE ../accelerator.h:193 VARIABLE add_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln193_2_fu_928_p2 SOURCE ../accelerator.h:193 VARIABLE sub_ln193_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln193_1_fu_934_p3 SOURCE ../accelerator.h:193 VARIABLE select_ln193_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln193_2_fu_942_p2 SOURCE ../accelerator.h:193 VARIABLE icmp_ln193_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln193_3_fu_952_p2 SOURCE ../accelerator.h:193 VARIABLE icmp_ln193_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln193_fu_962_p2 SOURCE ../accelerator.h:193 VARIABLE ashr_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln193_4_fu_972_p3 SOURCE ../accelerator.h:193 VARIABLE select_ln193_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME test_accuracy_fu_1052_p6 SOURCE ../accelerator.h:193 VARIABLE select_ln193_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln193_4_fu_988_p2 SOURCE ../accelerator.h:193 VARIABLE icmp_ln193_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln193_fu_998_p2 SOURCE ../accelerator.h:193 VARIABLE shl_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME test_accuracy_fu_1052_p8 SOURCE ../accelerator.h:193 VARIABLE select_ln193_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln193_fu_1012_p2 SOURCE ../accelerator.h:193 VARIABLE xor_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln193_fu_1018_p2 SOURCE ../accelerator.h:193 VARIABLE and_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln193_fu_1024_p2 SOURCE ../accelerator.h:193 VARIABLE or_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln193_1_fu_1030_p2 SOURCE ../accelerator.h:193 VARIABLE xor_ln193_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln193_1_fu_1036_p2 SOURCE ../accelerator.h:193 VARIABLE and_ln193_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_25_1_1_U1579 SOURCE ../accelerator.h:193 VARIABLE test_accuracy LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 14 BRAM 1 URAM 0}} top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME y_train_U SOURCE {} VARIABLE y_train LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 14370 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME y_test_U SOURCE {} VARIABLE y_test LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 3600 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_U SOURCE ../top.cpp:30 VARIABLE weights_l1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_1_U SOURCE ../top.cpp:30 VARIABLE weights_l1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_2_U SOURCE ../top.cpp:30 VARIABLE weights_l1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_3_U SOURCE ../top.cpp:30 VARIABLE weights_l1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_4_U SOURCE ../top.cpp:30 VARIABLE weights_l1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_5_U SOURCE ../top.cpp:30 VARIABLE weights_l1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_6_U SOURCE ../top.cpp:30 VARIABLE weights_l1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_7_U SOURCE ../top.cpp:30 VARIABLE weights_l1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_8_U SOURCE ../top.cpp:30 VARIABLE weights_l1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_9_U SOURCE ../top.cpp:30 VARIABLE weights_l1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_10_U SOURCE ../top.cpp:30 VARIABLE weights_l1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_11_U SOURCE ../top.cpp:30 VARIABLE weights_l1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_12_U SOURCE ../top.cpp:30 VARIABLE weights_l1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_13_U SOURCE ../top.cpp:30 VARIABLE weights_l1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_14_U SOURCE ../top.cpp:30 VARIABLE weights_l1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_15_U SOURCE ../top.cpp:30 VARIABLE weights_l1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_16_U SOURCE ../top.cpp:30 VARIABLE weights_l1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_17_U SOURCE ../top.cpp:30 VARIABLE weights_l1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_18_U SOURCE ../top.cpp:30 VARIABLE weights_l1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_19_U SOURCE ../top.cpp:30 VARIABLE weights_l1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_20_U SOURCE ../top.cpp:30 VARIABLE weights_l1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_21_U SOURCE ../top.cpp:30 VARIABLE weights_l1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_22_U SOURCE ../top.cpp:30 VARIABLE weights_l1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_23_U SOURCE ../top.cpp:30 VARIABLE weights_l1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_24_U SOURCE ../top.cpp:30 VARIABLE weights_l1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_25_U SOURCE ../top.cpp:30 VARIABLE weights_l1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_26_U SOURCE ../top.cpp:30 VARIABLE weights_l1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_27_U SOURCE ../top.cpp:30 VARIABLE weights_l1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_28_U SOURCE ../top.cpp:30 VARIABLE weights_l1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_29_U SOURCE ../top.cpp:30 VARIABLE weights_l1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_30_U SOURCE ../top.cpp:30 VARIABLE weights_l1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_31_U SOURCE ../top.cpp:30 VARIABLE weights_l1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_32_U SOURCE ../top.cpp:30 VARIABLE weights_l1_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_33_U SOURCE ../top.cpp:30 VARIABLE weights_l1_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_34_U SOURCE ../top.cpp:30 VARIABLE weights_l1_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_35_U SOURCE ../top.cpp:30 VARIABLE weights_l1_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_36_U SOURCE ../top.cpp:30 VARIABLE weights_l1_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_37_U SOURCE ../top.cpp:30 VARIABLE weights_l1_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_38_U SOURCE ../top.cpp:30 VARIABLE weights_l1_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_39_U SOURCE ../top.cpp:30 VARIABLE weights_l1_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_40_U SOURCE ../top.cpp:30 VARIABLE weights_l1_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_41_U SOURCE ../top.cpp:30 VARIABLE weights_l1_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_42_U SOURCE ../top.cpp:30 VARIABLE weights_l1_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_43_U SOURCE ../top.cpp:30 VARIABLE weights_l1_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_44_U SOURCE ../top.cpp:30 VARIABLE weights_l1_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_45_U SOURCE ../top.cpp:30 VARIABLE weights_l1_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_46_U SOURCE ../top.cpp:30 VARIABLE weights_l1_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_47_U SOURCE ../top.cpp:30 VARIABLE weights_l1_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_48_U SOURCE ../top.cpp:30 VARIABLE weights_l1_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_49_U SOURCE ../top.cpp:30 VARIABLE weights_l1_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_50_U SOURCE ../top.cpp:30 VARIABLE weights_l1_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_51_U SOURCE ../top.cpp:30 VARIABLE weights_l1_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_52_U SOURCE ../top.cpp:30 VARIABLE weights_l1_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_53_U SOURCE ../top.cpp:30 VARIABLE weights_l1_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_54_U SOURCE ../top.cpp:30 VARIABLE weights_l1_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_55_U SOURCE ../top.cpp:30 VARIABLE weights_l1_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_56_U SOURCE ../top.cpp:30 VARIABLE weights_l1_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_57_U SOURCE ../top.cpp:30 VARIABLE weights_l1_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_58_U SOURCE ../top.cpp:30 VARIABLE weights_l1_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_59_U SOURCE ../top.cpp:30 VARIABLE weights_l1_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_60_U SOURCE ../top.cpp:30 VARIABLE weights_l1_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_61_U SOURCE ../top.cpp:30 VARIABLE weights_l1_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_62_U SOURCE ../top.cpp:30 VARIABLE weights_l1_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l1_63_U SOURCE ../top.cpp:30 VARIABLE weights_l1_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l2_U SOURCE ../top.cpp:40 VARIABLE weights_l2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l2_1_U SOURCE ../top.cpp:40 VARIABLE weights_l2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l2_2_U SOURCE ../top.cpp:40 VARIABLE weights_l2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l2_3_U SOURCE ../top.cpp:40 VARIABLE weights_l2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l2_4_U SOURCE ../top.cpp:40 VARIABLE weights_l2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l2_5_U SOURCE ../top.cpp:40 VARIABLE weights_l2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l2_6_U SOURCE ../top.cpp:40 VARIABLE weights_l2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l2_7_U SOURCE ../top.cpp:40 VARIABLE weights_l2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 4 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l3_U SOURCE ../top.cpp:51 VARIABLE weights_l3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l3_1_U SOURCE ../top.cpp:51 VARIABLE weights_l3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l3_2_U SOURCE ../top.cpp:51 VARIABLE weights_l3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME weights_l3_3_U SOURCE ../top.cpp:51 VARIABLE weights_l3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME biases_l1_U SOURCE ../top.cpp:66 VARIABLE biases_l1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 8 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME biases_l3_U SOURCE ../top.cpp:68 VARIABLE biases_l3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 10 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_train_0_U SOURCE ../top.cpp:75 VARIABLE input_train_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 7185 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_train_0_1_U SOURCE ../top.cpp:75 VARIABLE input_train_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 7185 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_train_0_2_U SOURCE ../top.cpp:75 VARIABLE input_train_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 7185 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_train_0_3_U SOURCE ../top.cpp:75 VARIABLE input_train_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 7185 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_train_0_4_U SOURCE ../top.cpp:75 VARIABLE input_train_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 7185 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_train_0_5_U SOURCE ../top.cpp:75 VARIABLE input_train_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 7185 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME sitofp_32ns_32_4_no_dsp_1_U1679 SOURCE ../top.cpp:75 VARIABLE input_train_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 7185 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fdiv_32ns_32ns_32_10_no_dsp_1_U1678 SOURCE ../top.cpp:75 VARIABLE input_train_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 7185 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U1680 SOURCE ../top.cpp:75 VARIABLE input_train_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 7185 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_train_0_9_U SOURCE ../top.cpp:75 VARIABLE input_train_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 7185 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_train_0_10_U SOURCE ../top.cpp:75 VARIABLE input_train_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 7185 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_train_0_11_U SOURCE ../top.cpp:75 VARIABLE input_train_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 7185 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_train_0_12_U SOURCE ../top.cpp:75 VARIABLE input_train_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 7185 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_test_0_U SOURCE ../top.cpp:78 VARIABLE input_test_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1800 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_test_0_1_U SOURCE ../top.cpp:78 VARIABLE input_test_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1800 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_test_0_2_U SOURCE ../top.cpp:78 VARIABLE input_test_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1800 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_test_0_3_U SOURCE ../top.cpp:78 VARIABLE input_test_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1800 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_test_0_4_U SOURCE ../top.cpp:78 VARIABLE input_test_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1800 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_test_0_5_U SOURCE ../top.cpp:78 VARIABLE input_test_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1800 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_test_0_6_U SOURCE ../top.cpp:78 VARIABLE input_test_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1800 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_test_0_7_U SOURCE ../top.cpp:78 VARIABLE input_test_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1800 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_test_0_8_U SOURCE ../top.cpp:78 VARIABLE input_test_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1800 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_test_0_9_U SOURCE ../top.cpp:78 VARIABLE input_test_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1800 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_test_0_10_U SOURCE ../top.cpp:78 VARIABLE input_test_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1800 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_test_0_11_U SOURCE ../top.cpp:78 VARIABLE input_test_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1800 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME input_test_0_12_U SOURCE ../top.cpp:78 VARIABLE input_test_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1800 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram PRAGMA {} RTLNAME sitofp_32ns_32_4_no_dsp_1_U1679 SOURCE ../top.cpp:32 VARIABLE weights_l1_50_addr_1_write_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ram} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U1680 SOURCE ../top.cpp:32 VARIABLE weights_l1_51_addr_1_write_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ram} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_1_0_0_U SOURCE {} VARIABLE digits_features_1_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_2_0_0_U SOURCE {} VARIABLE digits_features_2_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_3_0_0_U SOURCE {} VARIABLE digits_features_3_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_4_0_0_U SOURCE {} VARIABLE digits_features_4_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_5_0_0_U SOURCE {} VARIABLE digits_features_5_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_6_0_0_U SOURCE {} VARIABLE digits_features_6_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_7_0_0_U SOURCE {} VARIABLE digits_features_7_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_8_0_0_U SOURCE {} VARIABLE digits_features_8_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_9_0_0_U SOURCE {} VARIABLE digits_features_9_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_10_0_0_U SOURCE {} VARIABLE digits_features_10_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_11_0_0_U SOURCE {} VARIABLE digits_features_11_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_12_0_0_U SOURCE {} VARIABLE digits_features_12_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_0_1_0_U SOURCE {} VARIABLE digits_features_0_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_1_1_0_U SOURCE {} VARIABLE digits_features_1_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_2_1_0_U SOURCE {} VARIABLE digits_features_2_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_3_1_0_U SOURCE {} VARIABLE digits_features_3_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_4_1_0_U SOURCE {} VARIABLE digits_features_4_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_5_1_0_U SOURCE {} VARIABLE digits_features_5_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_6_1_0_U SOURCE {} VARIABLE digits_features_6_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_7_1_0_U SOURCE {} VARIABLE digits_features_7_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_8_1_0_U SOURCE {} VARIABLE digits_features_8_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_9_1_0_U SOURCE {} VARIABLE digits_features_9_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_10_1_0_U SOURCE {} VARIABLE digits_features_10_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_11_1_0_U SOURCE {} VARIABLE digits_features_11_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_12_1_0_U SOURCE {} VARIABLE digits_features_12_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_0_2_0_U SOURCE {} VARIABLE digits_features_0_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_1_2_0_U SOURCE {} VARIABLE digits_features_1_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_2_2_0_U SOURCE {} VARIABLE digits_features_2_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_3_2_0_U SOURCE {} VARIABLE digits_features_3_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_4_2_0_U SOURCE {} VARIABLE digits_features_4_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_5_2_0_U SOURCE {} VARIABLE digits_features_5_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_7_2_0_U SOURCE {} VARIABLE digits_features_7_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_8_2_0_U SOURCE {} VARIABLE digits_features_8_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_9_2_0_U SOURCE {} VARIABLE digits_features_9_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_10_2_0_U SOURCE {} VARIABLE digits_features_10_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_11_2_0_U SOURCE {} VARIABLE digits_features_11_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_12_2_0_U SOURCE {} VARIABLE digits_features_12_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_1_3_0_U SOURCE {} VARIABLE digits_features_1_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_2_3_0_U SOURCE {} VARIABLE digits_features_2_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_3_3_0_U SOURCE {} VARIABLE digits_features_3_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_4_3_0_U SOURCE {} VARIABLE digits_features_4_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_5_3_0_U SOURCE {} VARIABLE digits_features_5_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_6_3_0_U SOURCE {} VARIABLE digits_features_6_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_7_3_0_U SOURCE {} VARIABLE digits_features_7_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_8_3_0_U SOURCE {} VARIABLE digits_features_8_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_9_3_0_U SOURCE {} VARIABLE digits_features_9_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_10_3_0_U SOURCE {} VARIABLE digits_features_10_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_11_3_0_U SOURCE {} VARIABLE digits_features_11_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_12_3_0_U SOURCE {} VARIABLE digits_features_12_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_0_4_0_U SOURCE {} VARIABLE digits_features_0_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_1_4_0_U SOURCE {} VARIABLE digits_features_1_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_2_4_0_U SOURCE {} VARIABLE digits_features_2_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_3_4_0_U SOURCE {} VARIABLE digits_features_3_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_4_4_0_U SOURCE {} VARIABLE digits_features_4_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_5_4_0_U SOURCE {} VARIABLE digits_features_5_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_6_4_0_U SOURCE {} VARIABLE digits_features_6_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_7_4_0_U SOURCE {} VARIABLE digits_features_7_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_8_4_0_U SOURCE {} VARIABLE digits_features_8_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_9_4_0_U SOURCE {} VARIABLE digits_features_9_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_10_4_0_U SOURCE {} VARIABLE digits_features_10_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_features_11_4_0_U SOURCE {} VARIABLE digits_features_11_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_labels_0_U SOURCE {} VARIABLE digits_labels_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_labels_1_U SOURCE {} VARIABLE digits_labels_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_labels_2_U SOURCE {} VARIABLE digits_labels_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_labels_3_U SOURCE {} VARIABLE digits_labels_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_labels_4_U SOURCE {} VARIABLE digits_labels_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_labels_5_U SOURCE {} VARIABLE digits_labels_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_labels_6_U SOURCE {} VARIABLE digits_labels_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_labels_7_U SOURCE {} VARIABLE digits_labels_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_labels_8_U SOURCE {} VARIABLE digits_labels_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME digits_labels_9_U SOURCE {} VARIABLE digits_labels_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1797 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 273 BRAM 127 URAM 0}} forwardPropagation_8_4_s {AREA {DSP 3 BRAM 0 URAM 0}} matmul_10ul_1ul_4ul_s {AREA {DSP 8 BRAM 0 URAM 0}} matmul_8ul_1ul_64ul_s {AREA {DSP 128 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (7):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../activations.h:20:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../activations.h:20:45 msg_body {array_partition dim=2 type=complete  variable=ref.tmp17 1 forwardPropagation<8, 4> ../activations.h:20:45 ref.tmp17}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.h:75:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.h:75:22 msg_body {array_partition dim=2 type=complete  variable=result_l2 1 accelerator<1437> ../accelerator.h:75:22 result_l2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.h:133:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.h:133:22 msg_body {array_partition dim=2 type=complete  variable=d_l2 1 accelerator<1437> ../accelerator.h:133:22 d_l2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../layer.h:143:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../layer.h:143:55 msg_body {array_partition dim=2 type=complete  variable=net 1 forwardPropagation<8, 4> ../layer.h:143:55 net}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator.h:183:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator.h:183:18 msg_body {array_partition dim=2 type=complete  variable=result_l2124 1 accelerator<360> ../accelerator.h:183:18 result_l2124}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../layer.h:189:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../layer.h:189:54 msg_body {array_partition dim=2 type=complete  variable=net 1 backProp<8, 4, 10> ../layer.h:189:54 net}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../layer.h:233:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../layer.h:233:64 msg_body {array_partition dim=2 type=complete  variable=update_temp_mat.i43 1 accelerator<1437> ../layer.h:233:64 update_temp_mat.i43}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.736 seconds; current allocated memory: 1.069 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
Execute       syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 127.60 MHz
Command     autosyn done; 81.089 sec.
Command   csynth_design done; 309.644 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.125 sec.
Execute       cleanup_all 
INFO-FLOW: Workspace C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls opened at Sat Apr 12 12:19:55 -0500 2025
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 0.633 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.721 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.753 sec.
Execute   apply_ini C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/accelerator.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/accelerator.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(13)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/accelerator.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/accelerator.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(14)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/activation.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/activation.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(15)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/activations.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/activations.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(16)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/error.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/error.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(17)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/error.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/error.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(18)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/error.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/layer.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/layer.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(19)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/top.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/top.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(20)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/top.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/top.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/top.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/top.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(21)
Execute     add_files C:/GIM_Diabetes/digits_fpga_ready2/top.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/top.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\GIM_Diabetes\digits_fpga_ready2\digits_features.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\GIM_Diabetes\digits_fpga_ready2\digits_features.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(22)
Execute     add_files C:\GIM_Diabetes\digits_fpga_ready2\digits_features.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\GIM_Diabetes\digits_fpga_ready2\digits_labels.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\GIM_Diabetes\digits_fpga_ready2\digits_labels.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(23)
Execute     add_files C:\GIM_Diabetes\digits_fpga_ready2\digits_labels.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/main.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/main.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(8)
Execute     add_files -tb C:/GIM_Diabetes/digits_fpga_ready2/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/GIM_Diabetes/digits_fpga_ready2/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(9)
Execute     add_files -tb C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h 
INFO: [HLS 200-10] Adding test bench file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(10)
Execute     add_files -tb C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h 
INFO: [HLS 200-10] Adding test bench file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=top' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=top' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(7)
Command     send_msg_by_id done; 1.518 sec.
Execute     set_top top 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
Command       create_platform done; 0.115 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.194 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(11)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(12)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 1.796 sec.
Execute   apply_ini C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/config.cmdline 
Execute   export_design -flow none 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top xml_exists=0
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=214 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_sparsemux_27_4_5_1_1
top_flow_control_loop_pipe_sequential_init
top_mul_22ns_25s_47_1_1
top_sparsemux_129_6_25_1_1
top_add_42ns_42ns_42_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W
top_mul_24ns_25s_49_1_1
top_sparsemux_17_3_25_1_1
top_flow_control_loop_pipe_sequential_init
top_sparsemux_9_2_25_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_25s_25s_50_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_sdiv_42ns_25s_25_46_1
top_flow_control_loop_pipe_sequential_init
top_mul_40s_25s_59_1_1
top_mul_22s_19ns_41_1_1
top_mac_muladd_25s_15ns_34ns_40_4_1
top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W
top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_sparsemux_9_2_18_1_1
top_mul_18ns_25s_43_1_1
top_flow_control_loop_pipe_sequential_init
top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_18ns_25s_42_1_1
top_flow_control_loop_pipe_sequential_init
top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W
top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mac_mulsub_25s_8ns_42s_42_4_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_mul_25s_22ns_47_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_sparsemux_9_3_25_1_1
top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W
top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W
top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_accelerator_360_s_input_ref_0_RAM_AUTO_1R1W
top_accelerator_360_s_result_l1_0_RAM_AUTO_1R1W
top_fdiv_32ns_32ns_32_10_no_dsp_1
top_sitofp_32ns_32_4_no_dsp_1
top_fpext_32ns_64_2_no_dsp_1
top_digits_features_1_0_0_ROM_AUTO_1R
top_digits_features_2_0_0_ROM_AUTO_1R
top_digits_features_3_0_0_ROM_AUTO_1R
top_digits_features_4_0_0_ROM_AUTO_1R
top_digits_features_5_0_0_ROM_AUTO_1R
top_digits_features_6_0_0_ROM_AUTO_1R
top_digits_features_7_0_0_ROM_AUTO_1R
top_digits_features_8_0_0_ROM_AUTO_1R
top_digits_features_9_0_0_ROM_AUTO_1R
top_digits_features_10_0_0_ROM_AUTO_1R
top_digits_features_11_0_0_ROM_AUTO_1R
top_digits_features_12_0_0_ROM_AUTO_1R
top_digits_features_0_1_0_ROM_AUTO_1R
top_digits_features_1_1_0_ROM_AUTO_1R
top_digits_features_2_1_0_ROM_AUTO_1R
top_digits_features_3_1_0_ROM_AUTO_1R
top_digits_features_4_1_0_ROM_AUTO_1R
top_digits_features_5_1_0_ROM_AUTO_1R
top_digits_features_6_1_0_ROM_AUTO_1R
top_digits_features_7_1_0_ROM_AUTO_1R
top_digits_features_8_1_0_ROM_AUTO_1R
top_digits_features_9_1_0_ROM_AUTO_1R
top_digits_features_10_1_0_ROM_AUTO_1R
top_digits_features_11_1_0_ROM_AUTO_1R
top_digits_features_12_1_0_ROM_AUTO_1R
top_digits_features_0_2_0_ROM_AUTO_1R
top_digits_features_1_2_0_ROM_AUTO_1R
top_digits_features_2_2_0_ROM_AUTO_1R
top_digits_features_3_2_0_ROM_AUTO_1R
top_digits_features_4_2_0_ROM_AUTO_1R
top_digits_features_5_2_0_ROM_AUTO_1R
top_digits_features_7_2_0_ROM_AUTO_1R
top_digits_features_8_2_0_ROM_AUTO_1R
top_digits_features_9_2_0_ROM_AUTO_1R
top_digits_features_10_2_0_ROM_AUTO_1R
top_digits_features_11_2_0_ROM_AUTO_1R
top_digits_features_12_2_0_ROM_AUTO_1R
top_digits_features_1_3_0_ROM_AUTO_1R
top_digits_features_2_3_0_ROM_AUTO_1R
top_digits_features_3_3_0_ROM_AUTO_1R
top_digits_features_4_3_0_ROM_AUTO_1R
top_digits_features_5_3_0_ROM_AUTO_1R
top_digits_features_6_3_0_ROM_AUTO_1R
top_digits_features_7_3_0_ROM_AUTO_1R
top_digits_features_8_3_0_ROM_AUTO_1R
top_digits_features_9_3_0_ROM_AUTO_1R
top_digits_features_10_3_0_ROM_AUTO_1R
top_digits_features_11_3_0_ROM_AUTO_1R
top_digits_features_12_3_0_ROM_AUTO_1R
top_digits_features_0_4_0_ROM_AUTO_1R
top_digits_features_1_4_0_ROM_AUTO_1R
top_digits_features_2_4_0_ROM_AUTO_1R
top_digits_features_3_4_0_ROM_AUTO_1R
top_digits_features_4_4_0_ROM_AUTO_1R
top_digits_features_5_4_0_ROM_AUTO_1R
top_digits_features_6_4_0_ROM_AUTO_1R
top_digits_features_7_4_0_ROM_AUTO_1R
top_digits_features_8_4_0_ROM_AUTO_1R
top_digits_features_9_4_0_ROM_AUTO_1R
top_digits_features_10_4_0_ROM_AUTO_1R
top_digits_features_11_4_0_ROM_AUTO_1R
top_digits_labels_0_ROM_AUTO_1R
top_digits_labels_1_ROM_AUTO_1R
top_digits_labels_2_ROM_AUTO_1R
top_digits_labels_3_ROM_AUTO_1R
top_digits_labels_4_ROM_AUTO_1R
top_digits_labels_5_ROM_AUTO_1R
top_digits_labels_6_ROM_AUTO_1R
top_digits_labels_7_ROM_AUTO_1R
top_digits_labels_8_ROM_AUTO_1R
top_digits_labels_9_ROM_AUTO_1R
top_y_train_RAM_AUTO_1R1W
top_y_test_RAM_AUTO_1R1W
top_weights_l1_RAM_AUTO_1R1W
top_weights_l2_RAM_AUTO_1R1W
top_biases_l1_RAM_AUTO_1R1W
top_biases_l3_RAM_AUTO_1R1W
top_input_train_0_RAM_AUTO_1R1W
top_input_test_0_RAM_AUTO_1R1W
top_BUS_s_axi
top_Pipeline_1
top_Pipeline_2
top_Pipeline_3
top_Pipeline_VITIS_LOOP_82_1
top_Pipeline_VITIS_LOOP_88_2
accelerator_1437_Pipeline_VITIS_LOOP_68_3
forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1
forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1
forwardPropagation_64_8_s
forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1
forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1
forwardPropagation_8_4_s
forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1
softmax_10_Pipeline_VITIS_LOOP_120_1
softmax_10_Pipeline_VITIS_LOOP_100_1
softmax_10_Pipeline_VITIS_LOOP_105_2
softmax_10_Pipeline_VITIS_LOOP_138_3
softmax_10_s
forwardPropagation_4_10_s
accelerator_1437_Pipeline_2
accelerator_1437_Pipeline_3
accelerator_1437_Pipeline_VITIS_LOOP_104_4
backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2
backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33
backProp_8_4_10_Pipeline_VITIS_LOOP_190_1
backProp_8_4_10_Pipeline_VITIS_LOOP_31_1
backProp_8_4_10_Pipeline_VITIS_LOOP_208_3
backProp_8_4_10_s
backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2
backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34
backProp_64_8_4_Pipeline_VITIS_LOOP_190_1
backProp_64_8_4_Pipeline_VITIS_LOOP_31_1
backProp_64_8_4_Pipeline_VITIS_LOOP_208_3
backProp_64_8_4_s
accelerator_1437_Pipeline_VITIS_LOOP_44_1
matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1
matmul_10ul_1ul_4ul_s
accelerator_1437_Pipeline_VITIS_LOOP_235_1
updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1
updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1
updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1
updateWeightBias_8_4_s
accelerator_1437_Pipeline_VITIS_LOOP_44_15
matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1
matmul_8ul_1ul_64ul_s
accelerator_1437_Pipeline_VITIS_LOOP_235_16
accelerator_1437_s
accelerator_360_Pipeline_VITIS_LOOP_176_7
accelerator_360_Pipeline_2
accelerator_360_Pipeline_3
accelerator_360_s
top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.compgen.dataonly.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_2.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_3.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_82_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top_Pipeline_VITIS_LOOP_88_2.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_68_3.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_64_8_s.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_8_4_s.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_120_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_100_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_105_2.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_138_3.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/softmax_10_s.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/forwardPropagation_4_10_s.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_2.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_3.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_104_4.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_190_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_31_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_Pipeline_VITIS_LOOP_208_3.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_8_4_10_s.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_Pipeline_VITIS_LOOP_208_3.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/backProp_64_8_4_s.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_10ul_1ul_4ul_s.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/updateWeightBias_8_4_s.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_44_15.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_Pipeline_VITIS_LOOP_235_16.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_1437_s.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_VITIS_LOOP_176_7.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_2.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_Pipeline_3.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/accelerator_360_s.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.tbgen.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.constraint.tcl 
Execute     sc_get_clocks top 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/misc/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/misc/top_sitofp_32ns_32_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.constraint.tcl 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s top/top.zip 
INFO: [HLS 200-802] Generated output file top/top.zip
Command   export_design done; 60.433 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
