-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SobelX_accel is
port (
    in_stream_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC );
end;


architecture behav of SobelX_accel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "SobelX_accel,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.375000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=1396,HLS_SYN_LUT=2513,HLS_VERSION=2018_3}";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal Block_proc_U0_ap_start : STD_LOGIC;
    signal Block_proc_U0_ap_done : STD_LOGIC;
    signal Block_proc_U0_ap_continue : STD_LOGIC;
    signal Block_proc_U0_ap_idle : STD_LOGIC;
    signal Block_proc_U0_ap_ready : STD_LOGIC;
    signal Block_proc_U0_img_gray_in_rows_V_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal Block_proc_U0_img_gray_in_rows_V_out_write : STD_LOGIC;
    signal Block_proc_U0_img_gray_in_cols_V_out_din : STD_LOGIC_VECTOR (11 downto 0);
    signal Block_proc_U0_img_gray_in_cols_V_out_write : STD_LOGIC;
    signal plainStream2hlsMat_g_U0_ap_start : STD_LOGIC;
    signal plainStream2hlsMat_g_U0_ap_done : STD_LOGIC;
    signal plainStream2hlsMat_g_U0_ap_continue : STD_LOGIC;
    signal plainStream2hlsMat_g_U0_ap_idle : STD_LOGIC;
    signal plainStream2hlsMat_g_U0_ap_ready : STD_LOGIC;
    signal plainStream2hlsMat_g_U0_start_out : STD_LOGIC;
    signal plainStream2hlsMat_g_U0_start_write : STD_LOGIC;
    signal plainStream2hlsMat_g_U0_in_stream_TREADY : STD_LOGIC;
    signal plainStream2hlsMat_g_U0_mat_out_rows_V_read : STD_LOGIC;
    signal plainStream2hlsMat_g_U0_mat_out_cols_V_read : STD_LOGIC;
    signal plainStream2hlsMat_g_U0_mat_out_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal plainStream2hlsMat_g_U0_mat_out_data_stream_V_write : STD_LOGIC;
    signal plainStream2hlsMat_g_U0_mat_out_rows_V_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal plainStream2hlsMat_g_U0_mat_out_rows_V_out_write : STD_LOGIC;
    signal plainStream2hlsMat_g_U0_mat_out_cols_V_out_din : STD_LOGIC_VECTOR (11 downto 0);
    signal plainStream2hlsMat_g_U0_mat_out_cols_V_out_write : STD_LOGIC;
    signal Sobel_U0_ap_start : STD_LOGIC;
    signal Sobel_U0_ap_done : STD_LOGIC;
    signal Sobel_U0_ap_continue : STD_LOGIC;
    signal Sobel_U0_ap_idle : STD_LOGIC;
    signal Sobel_U0_ap_ready : STD_LOGIC;
    signal Sobel_U0_start_out : STD_LOGIC;
    signal Sobel_U0_start_write : STD_LOGIC;
    signal Sobel_U0_p_src_rows_V_read : STD_LOGIC;
    signal Sobel_U0_p_src_cols_V_read : STD_LOGIC;
    signal Sobel_U0_p_src_data_stream_V_read : STD_LOGIC;
    signal Sobel_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_U0_p_dst_data_stream_V_write : STD_LOGIC;
    signal hlsMat2plainStream_g_U0_ap_start : STD_LOGIC;
    signal hlsMat2plainStream_g_U0_ap_done : STD_LOGIC;
    signal hlsMat2plainStream_g_U0_ap_continue : STD_LOGIC;
    signal hlsMat2plainStream_g_U0_ap_idle : STD_LOGIC;
    signal hlsMat2plainStream_g_U0_ap_ready : STD_LOGIC;
    signal hlsMat2plainStream_g_U0_mat_in_data_stream_V_read : STD_LOGIC;
    signal hlsMat2plainStream_g_U0_out_stream_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal hlsMat2plainStream_g_U0_out_stream_TVALID : STD_LOGIC;
    signal hlsMat2plainStream_g_U0_out_stream_TKEEP : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsMat2plainStream_g_U0_out_stream_TSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsMat2plainStream_g_U0_out_stream_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsMat2plainStream_g_U0_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsMat2plainStream_g_U0_out_stream_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal hlsMat2plainStream_g_U0_out_stream_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal img_gray_in_rows_V_c_full_n : STD_LOGIC;
    signal img_gray_in_rows_V_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_gray_in_rows_V_c_empty_n : STD_LOGIC;
    signal img_gray_in_cols_V_c_full_n : STD_LOGIC;
    signal img_gray_in_cols_V_c_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_gray_in_cols_V_c_empty_n : STD_LOGIC;
    signal img_gray_in_data_str_full_n : STD_LOGIC;
    signal img_gray_in_data_str_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_gray_in_data_str_empty_n : STD_LOGIC;
    signal img_gray_in_rows_V_c_1_full_n : STD_LOGIC;
    signal img_gray_in_rows_V_c_1_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_gray_in_rows_V_c_1_empty_n : STD_LOGIC;
    signal img_gray_in_cols_V_c_1_full_n : STD_LOGIC;
    signal img_gray_in_cols_V_c_1_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_gray_in_cols_V_c_1_empty_n : STD_LOGIC;
    signal img_gray_out_data_st_full_n : STD_LOGIC;
    signal img_gray_out_data_st_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_gray_out_data_st_empty_n : STD_LOGIC;
    signal Block_proc_U0_start_full_n : STD_LOGIC;
    signal Block_proc_U0_start_write : STD_LOGIC;
    signal start_for_Sobel_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Sobel_U0_full_n : STD_LOGIC;
    signal start_for_Sobel_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Sobel_U0_empty_n : STD_LOGIC;
    signal start_for_hlsMat2plainStream_g_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_hlsMat2plainStream_g_U0_full_n : STD_LOGIC;
    signal start_for_hlsMat2plainStream_g_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_hlsMat2plainStream_g_U0_empty_n : STD_LOGIC;
    signal hlsMat2plainStream_g_U0_start_full_n : STD_LOGIC;
    signal hlsMat2plainStream_g_U0_start_write : STD_LOGIC;

    component Block_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_gray_in_rows_V_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_gray_in_rows_V_out_full_n : IN STD_LOGIC;
        img_gray_in_rows_V_out_write : OUT STD_LOGIC;
        img_gray_in_cols_V_out_din : OUT STD_LOGIC_VECTOR (11 downto 0);
        img_gray_in_cols_V_out_full_n : IN STD_LOGIC;
        img_gray_in_cols_V_out_write : OUT STD_LOGIC );
    end component;


    component plainStream2hlsMat_g IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_stream_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream_TVALID : IN STD_LOGIC;
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        mat_out_rows_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        mat_out_rows_V_empty_n : IN STD_LOGIC;
        mat_out_rows_V_read : OUT STD_LOGIC;
        mat_out_cols_V_dout : IN STD_LOGIC_VECTOR (11 downto 0);
        mat_out_cols_V_empty_n : IN STD_LOGIC;
        mat_out_cols_V_read : OUT STD_LOGIC;
        mat_out_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        mat_out_data_stream_V_full_n : IN STD_LOGIC;
        mat_out_data_stream_V_write : OUT STD_LOGIC;
        mat_out_rows_V_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        mat_out_rows_V_out_full_n : IN STD_LOGIC;
        mat_out_rows_V_out_write : OUT STD_LOGIC;
        mat_out_cols_V_out_din : OUT STD_LOGIC_VECTOR (11 downto 0);
        mat_out_cols_V_out_full_n : IN STD_LOGIC;
        mat_out_cols_V_out_write : OUT STD_LOGIC );
    end component;


    component Sobel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_src_rows_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        p_src_rows_V_empty_n : IN STD_LOGIC;
        p_src_rows_V_read : OUT STD_LOGIC;
        p_src_cols_V_dout : IN STD_LOGIC_VECTOR (11 downto 0);
        p_src_cols_V_empty_n : IN STD_LOGIC;
        p_src_cols_V_read : OUT STD_LOGIC;
        p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_V_read : OUT STD_LOGIC;
        p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component hlsMat2plainStream_g IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mat_in_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mat_in_data_stream_V_empty_n : IN STD_LOGIC;
        mat_in_data_stream_V_read : OUT STD_LOGIC;
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fifo_w11_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (10 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w12_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Sobel_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_hlsMat2fYi IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Block_proc_U0 : component Block_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_proc_U0_ap_start,
        ap_done => Block_proc_U0_ap_done,
        ap_continue => Block_proc_U0_ap_continue,
        ap_idle => Block_proc_U0_ap_idle,
        ap_ready => Block_proc_U0_ap_ready,
        img_gray_in_rows_V_out_din => Block_proc_U0_img_gray_in_rows_V_out_din,
        img_gray_in_rows_V_out_full_n => img_gray_in_rows_V_c_full_n,
        img_gray_in_rows_V_out_write => Block_proc_U0_img_gray_in_rows_V_out_write,
        img_gray_in_cols_V_out_din => Block_proc_U0_img_gray_in_cols_V_out_din,
        img_gray_in_cols_V_out_full_n => img_gray_in_cols_V_c_full_n,
        img_gray_in_cols_V_out_write => Block_proc_U0_img_gray_in_cols_V_out_write);

    plainStream2hlsMat_g_U0 : component plainStream2hlsMat_g
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => plainStream2hlsMat_g_U0_ap_start,
        start_full_n => start_for_Sobel_U0_full_n,
        ap_done => plainStream2hlsMat_g_U0_ap_done,
        ap_continue => plainStream2hlsMat_g_U0_ap_continue,
        ap_idle => plainStream2hlsMat_g_U0_ap_idle,
        ap_ready => plainStream2hlsMat_g_U0_ap_ready,
        start_out => plainStream2hlsMat_g_U0_start_out,
        start_write => plainStream2hlsMat_g_U0_start_write,
        in_stream_TDATA => in_stream_TDATA,
        in_stream_TVALID => in_stream_TVALID,
        in_stream_TREADY => plainStream2hlsMat_g_U0_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP,
        in_stream_TSTRB => in_stream_TSTRB,
        in_stream_TUSER => in_stream_TUSER,
        in_stream_TLAST => in_stream_TLAST,
        in_stream_TID => in_stream_TID,
        in_stream_TDEST => in_stream_TDEST,
        mat_out_rows_V_dout => img_gray_in_rows_V_c_dout,
        mat_out_rows_V_empty_n => img_gray_in_rows_V_c_empty_n,
        mat_out_rows_V_read => plainStream2hlsMat_g_U0_mat_out_rows_V_read,
        mat_out_cols_V_dout => img_gray_in_cols_V_c_dout,
        mat_out_cols_V_empty_n => img_gray_in_cols_V_c_empty_n,
        mat_out_cols_V_read => plainStream2hlsMat_g_U0_mat_out_cols_V_read,
        mat_out_data_stream_V_din => plainStream2hlsMat_g_U0_mat_out_data_stream_V_din,
        mat_out_data_stream_V_full_n => img_gray_in_data_str_full_n,
        mat_out_data_stream_V_write => plainStream2hlsMat_g_U0_mat_out_data_stream_V_write,
        mat_out_rows_V_out_din => plainStream2hlsMat_g_U0_mat_out_rows_V_out_din,
        mat_out_rows_V_out_full_n => img_gray_in_rows_V_c_1_full_n,
        mat_out_rows_V_out_write => plainStream2hlsMat_g_U0_mat_out_rows_V_out_write,
        mat_out_cols_V_out_din => plainStream2hlsMat_g_U0_mat_out_cols_V_out_din,
        mat_out_cols_V_out_full_n => img_gray_in_cols_V_c_1_full_n,
        mat_out_cols_V_out_write => plainStream2hlsMat_g_U0_mat_out_cols_V_out_write);

    Sobel_U0 : component Sobel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Sobel_U0_ap_start,
        start_full_n => start_for_hlsMat2plainStream_g_U0_full_n,
        ap_done => Sobel_U0_ap_done,
        ap_continue => Sobel_U0_ap_continue,
        ap_idle => Sobel_U0_ap_idle,
        ap_ready => Sobel_U0_ap_ready,
        start_out => Sobel_U0_start_out,
        start_write => Sobel_U0_start_write,
        p_src_rows_V_dout => img_gray_in_rows_V_c_1_dout,
        p_src_rows_V_empty_n => img_gray_in_rows_V_c_1_empty_n,
        p_src_rows_V_read => Sobel_U0_p_src_rows_V_read,
        p_src_cols_V_dout => img_gray_in_cols_V_c_1_dout,
        p_src_cols_V_empty_n => img_gray_in_cols_V_c_1_empty_n,
        p_src_cols_V_read => Sobel_U0_p_src_cols_V_read,
        p_src_data_stream_V_dout => img_gray_in_data_str_dout,
        p_src_data_stream_V_empty_n => img_gray_in_data_str_empty_n,
        p_src_data_stream_V_read => Sobel_U0_p_src_data_stream_V_read,
        p_dst_data_stream_V_din => Sobel_U0_p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n => img_gray_out_data_st_full_n,
        p_dst_data_stream_V_write => Sobel_U0_p_dst_data_stream_V_write);

    hlsMat2plainStream_g_U0 : component hlsMat2plainStream_g
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => hlsMat2plainStream_g_U0_ap_start,
        ap_done => hlsMat2plainStream_g_U0_ap_done,
        ap_continue => hlsMat2plainStream_g_U0_ap_continue,
        ap_idle => hlsMat2plainStream_g_U0_ap_idle,
        ap_ready => hlsMat2plainStream_g_U0_ap_ready,
        mat_in_data_stream_V_dout => img_gray_out_data_st_dout,
        mat_in_data_stream_V_empty_n => img_gray_out_data_st_empty_n,
        mat_in_data_stream_V_read => hlsMat2plainStream_g_U0_mat_in_data_stream_V_read,
        out_stream_TDATA => hlsMat2plainStream_g_U0_out_stream_TDATA,
        out_stream_TVALID => hlsMat2plainStream_g_U0_out_stream_TVALID,
        out_stream_TREADY => out_stream_TREADY,
        out_stream_TKEEP => hlsMat2plainStream_g_U0_out_stream_TKEEP,
        out_stream_TSTRB => hlsMat2plainStream_g_U0_out_stream_TSTRB,
        out_stream_TUSER => hlsMat2plainStream_g_U0_out_stream_TUSER,
        out_stream_TLAST => hlsMat2plainStream_g_U0_out_stream_TLAST,
        out_stream_TID => hlsMat2plainStream_g_U0_out_stream_TID,
        out_stream_TDEST => hlsMat2plainStream_g_U0_out_stream_TDEST);

    img_gray_in_rows_V_c_U : component fifo_w11_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_proc_U0_img_gray_in_rows_V_out_din,
        if_full_n => img_gray_in_rows_V_c_full_n,
        if_write => Block_proc_U0_img_gray_in_rows_V_out_write,
        if_dout => img_gray_in_rows_V_c_dout,
        if_empty_n => img_gray_in_rows_V_c_empty_n,
        if_read => plainStream2hlsMat_g_U0_mat_out_rows_V_read);

    img_gray_in_cols_V_c_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_proc_U0_img_gray_in_cols_V_out_din,
        if_full_n => img_gray_in_cols_V_c_full_n,
        if_write => Block_proc_U0_img_gray_in_cols_V_out_write,
        if_dout => img_gray_in_cols_V_c_dout,
        if_empty_n => img_gray_in_cols_V_c_empty_n,
        if_read => plainStream2hlsMat_g_U0_mat_out_cols_V_read);

    img_gray_in_data_str_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => plainStream2hlsMat_g_U0_mat_out_data_stream_V_din,
        if_full_n => img_gray_in_data_str_full_n,
        if_write => plainStream2hlsMat_g_U0_mat_out_data_stream_V_write,
        if_dout => img_gray_in_data_str_dout,
        if_empty_n => img_gray_in_data_str_empty_n,
        if_read => Sobel_U0_p_src_data_stream_V_read);

    img_gray_in_rows_V_c_1_U : component fifo_w11_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => plainStream2hlsMat_g_U0_mat_out_rows_V_out_din,
        if_full_n => img_gray_in_rows_V_c_1_full_n,
        if_write => plainStream2hlsMat_g_U0_mat_out_rows_V_out_write,
        if_dout => img_gray_in_rows_V_c_1_dout,
        if_empty_n => img_gray_in_rows_V_c_1_empty_n,
        if_read => Sobel_U0_p_src_rows_V_read);

    img_gray_in_cols_V_c_1_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => plainStream2hlsMat_g_U0_mat_out_cols_V_out_din,
        if_full_n => img_gray_in_cols_V_c_1_full_n,
        if_write => plainStream2hlsMat_g_U0_mat_out_cols_V_out_write,
        if_dout => img_gray_in_cols_V_c_1_dout,
        if_empty_n => img_gray_in_cols_V_c_1_empty_n,
        if_read => Sobel_U0_p_src_cols_V_read);

    img_gray_out_data_st_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_U0_p_dst_data_stream_V_din,
        if_full_n => img_gray_out_data_st_full_n,
        if_write => Sobel_U0_p_dst_data_stream_V_write,
        if_dout => img_gray_out_data_st_dout,
        if_empty_n => img_gray_out_data_st_empty_n,
        if_read => hlsMat2plainStream_g_U0_mat_in_data_stream_V_read);

    start_for_Sobel_U0_U : component start_for_Sobel_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Sobel_U0_din,
        if_full_n => start_for_Sobel_U0_full_n,
        if_write => plainStream2hlsMat_g_U0_start_write,
        if_dout => start_for_Sobel_U0_dout,
        if_empty_n => start_for_Sobel_U0_empty_n,
        if_read => Sobel_U0_ap_ready);

    start_for_hlsMat2fYi_U : component start_for_hlsMat2fYi
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_hlsMat2plainStream_g_U0_din,
        if_full_n => start_for_hlsMat2plainStream_g_U0_full_n,
        if_write => Sobel_U0_start_write,
        if_dout => start_for_hlsMat2plainStream_g_U0_dout,
        if_empty_n => start_for_hlsMat2plainStream_g_U0_empty_n,
        if_read => hlsMat2plainStream_g_U0_ap_ready);




    Block_proc_U0_ap_continue <= ap_const_logic_1;
    Block_proc_U0_ap_start <= ap_const_logic_1;
    Block_proc_U0_start_full_n <= ap_const_logic_1;
    Block_proc_U0_start_write <= ap_const_logic_0;
    Sobel_U0_ap_continue <= ap_const_logic_1;
    Sobel_U0_ap_start <= start_for_Sobel_U0_empty_n;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_continue <= ap_const_logic_0;
    hlsMat2plainStream_g_U0_ap_continue <= ap_const_logic_1;
    hlsMat2plainStream_g_U0_ap_start <= start_for_hlsMat2plainStream_g_U0_empty_n;
    hlsMat2plainStream_g_U0_start_full_n <= ap_const_logic_1;
    hlsMat2plainStream_g_U0_start_write <= ap_const_logic_0;
    in_stream_TREADY <= plainStream2hlsMat_g_U0_in_stream_TREADY;
    out_stream_TDATA <= hlsMat2plainStream_g_U0_out_stream_TDATA;
    out_stream_TDEST <= hlsMat2plainStream_g_U0_out_stream_TDEST;
    out_stream_TID <= hlsMat2plainStream_g_U0_out_stream_TID;
    out_stream_TKEEP <= hlsMat2plainStream_g_U0_out_stream_TKEEP;
    out_stream_TLAST <= hlsMat2plainStream_g_U0_out_stream_TLAST;
    out_stream_TSTRB <= hlsMat2plainStream_g_U0_out_stream_TSTRB;
    out_stream_TUSER <= hlsMat2plainStream_g_U0_out_stream_TUSER;
    out_stream_TVALID <= hlsMat2plainStream_g_U0_out_stream_TVALID;
    plainStream2hlsMat_g_U0_ap_continue <= ap_const_logic_1;
    plainStream2hlsMat_g_U0_ap_start <= ap_const_logic_1;
    start_for_Sobel_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_hlsMat2plainStream_g_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
