library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity alu2 is port(
  a : in std_logic_vector(15 downto 0);
  b : in std_logic_vector(15 downto 0);
  alu2out : out std_logic_vectot(15 downto 0);
);
 end entity;

architecture behave2 of alu2 is
  begin
  variable temp : std_logic_vector(16 downto 0);
  process(a,b)
    begin
      temp := ('0' & a) + ('0'& b) ;
      alu2out <= temp(15 downto 0);
  end process;
end architecture;
