# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do stageMEM_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/dataMIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dataMIPS
# -- Compiling architecture SYN of datamips
# vcom -93 -work work {C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity stageMEM
# -- Compiling architecture behavioral of stageMEM
# 
# vcom -93 -work work {C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM_testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity stageMEM_testbench
# -- Compiling architecture estrutural of stageMEM_testbench
# ** Warning: [4] C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM_testbench.vhd(45): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM_testbench.vhd(46): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM_testbench.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM_testbench.vhd(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  stageMEM_testbench
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps stageMEM_testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.stagemem_testbench(estrutural)
# Loading work.stagemem(behavioral)
# Loading work.datamips(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: (vsim-7) Failed to open VHDL file "memData.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /stagemem_testbench/map_stageMEM/map_DataMemory/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "memData.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /stagemem_testbench/map_stageMEM/map_DataMemory/altsyncram_component/MEMORY File: C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40237
# 
# HDL call sequence:
# Stopped at C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40237 Subprogram read_my_memory
# called from  C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41850 Process MEMORY
# 
