<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml FEB_Fpga_A.twx FEB_Fpga_A.ncd -o FEB_Fpga_A.twr
FEB_Fpga_A.pcf

</twCmdLine><twDesign>FEB_Fpga_A.ncd</twDesign><twDesignPath>FEB_Fpga_A.ncd</twDesignPath><twPCF>FEB_Fpga_A.pcf</twPCF><twPcfPath>FEB_Fpga_A.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_ClkB_P = PERIOD TIMEGRP &quot;ClkB_P&quot; 6.25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_ClkB_P = PERIOD TIMEGRP &quot;ClkB_P&quot; 6.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_150_200" slack="2.250" period="6.250" constraintValue="3.125" deviceLimit="2.000" physResource="Sys_PLL/dcm_sp_inst/CLKIN" logResource="Sys_PLL/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="Sys_PLL/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_150_200" slack="2.250" period="6.250" constraintValue="3.125" deviceLimit="2.000" physResource="Sys_PLL/dcm_sp_inst/CLKIN" logResource="Sys_PLL/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="Sys_PLL/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="2.680" period="6.250" constraintValue="6.250" deviceLimit="3.570" freqLimit="280.112" physResource="Sys_PLL/dcm_sp_inst/CLKIN" logResource="Sys_PLL/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="Sys_PLL/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_VXO_P = PERIOD TIMEGRP &quot;VXO_P&quot; 6.25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_VXO_P = PERIOD TIMEGRP &quot;VXO_P&quot; 6.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.200" period="3.125" constraintValue="3.125" deviceLimit="0.925" freqLimit="1081.081" physResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.200" period="3.125" constraintValue="3.125" deviceLimit="0.925" freqLimit="1081.081" physResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="14" type="MINLOWPULSE" name="Tdcmpw_CLKIN_150_200" slack="3.750" period="6.250" constraintValue="3.125" deviceLimit="1.250" physResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_AFEDCO_P0 = PERIOD TIMEGRP &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_AFEDCO_P0 = PERIOD TIMEGRP &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/I" logResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/I" locationPin="BUFIO2_X4Y18.I" clockNet="GenOnePerAFE[0].LVDSInClk/ddly_m"/><twPinLimit anchorID="18" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/IB" logResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/IB" locationPin="BUFIO2_X4Y18.IB" clockNet="GenOnePerAFE[0].LVDSInClk/ddly_s"/><twPinLimit anchorID="19" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[0].LVDSInClk/bufio2_inst/I" logResource="GenOnePerAFE[0].LVDSInClk/bufio2_inst/I" locationPin="BUFIO2_X4Y19.I" clockNet="GenOnePerAFE[0].LVDSInClk/ddly_s"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_AFEDCO_P1 = PERIOD TIMEGRP &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="21"><twPinLimitBanner>Component Switching Limit Checks: TS_AFEDCO_P1 = PERIOD TIMEGRP &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="22" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/I" logResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/I" locationPin="BUFIO2_X4Y26.I" clockNet="GenOnePerAFE[1].LVDSInClk/ddly_m"/><twPinLimit anchorID="23" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/IB" logResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/IB" locationPin="BUFIO2_X4Y26.IB" clockNet="GenOnePerAFE[1].LVDSInClk/ddly_s"/><twPinLimit anchorID="24" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[1].LVDSInClk/bufio2_inst/I" logResource="GenOnePerAFE[1].LVDSInClk/bufio2_inst/I" locationPin="BUFIO2_X4Y27.I" clockNet="GenOnePerAFE[1].LVDSInClk/ddly_s"/></twPinLimitRpt></twConst><twConst anchorID="25" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 0.625 HIGH 50%;</twConstName><twItemCnt>28683</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3479</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.938</twMinPer></twConstHead><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point OneWire/OneWWrtReq (SLICE_X11Y4.A3), 29 paths
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.062</twSlack><twSrc BELType="FF">uWRDL_0</twSrc><twDest BELType="FF">OneWire/OneWWrtReq</twDest><twTotPathDel>7.792</twTotPathDel><twClkSkew dest = "0.487" src = "0.398">-0.089</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uWRDL_0</twSrc><twDest BELType='FF'>OneWire/OneWWrtReq</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X22Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>uWRDL&lt;1&gt;</twComp><twBEL>uWRDL_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.553</twDelInfo><twComp>uWRDL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N641</twComp><twBEL>OneWire/GND_988_o_uCA[9]_AND_56_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N641</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;0&gt;</twComp><twBEL>OneWire/GND_988_o_uCA[9]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>OneWire/GND_988_o_uCA[9]_AND_56_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;0&gt;</twComp><twBEL>OneWire/GND_988_o_uCA[9]_AND_56_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>OneWire/GND_988_o_uCA[9]_AND_56_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OneWire/OneWWrtReq</twComp><twBEL>OneWire/OneWWrtReq_PWR_122_o_MUX_344_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y4.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>OneWire/OneWWrtReq_PWR_122_o_MUX_344_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y4.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OneWire/_n0427_inv</twComp><twBEL>OneWire/_n0427_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>OneWire/_n0427_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>OneWire/OneWWrtReq</twComp><twBEL>OneWire/OneWWrtReq_rstpot</twBEL><twBEL>OneWire/OneWWrtReq</twBEL></twPathDel><twLogDel>1.902</twLogDel><twRouteDel>5.890</twRouteDel><twTotDel>7.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.597</twSlack><twSrc BELType="FF">uWRDL_1</twSrc><twDest BELType="FF">OneWire/OneWWrtReq</twDest><twTotPathDel>7.257</twTotPathDel><twClkSkew dest = "0.487" src = "0.398">-0.089</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uWRDL_1</twSrc><twDest BELType='FF'>OneWire/OneWWrtReq</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X22Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>uWRDL&lt;1&gt;</twComp><twBEL>uWRDL_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.018</twDelInfo><twComp>uWRDL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N641</twComp><twBEL>OneWire/GND_988_o_uCA[9]_AND_56_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N641</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;0&gt;</twComp><twBEL>OneWire/GND_988_o_uCA[9]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>OneWire/GND_988_o_uCA[9]_AND_56_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;0&gt;</twComp><twBEL>OneWire/GND_988_o_uCA[9]_AND_56_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>OneWire/GND_988_o_uCA[9]_AND_56_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OneWire/OneWWrtReq</twComp><twBEL>OneWire/OneWWrtReq_PWR_122_o_MUX_344_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y4.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>OneWire/OneWWrtReq_PWR_122_o_MUX_344_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y4.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OneWire/_n0427_inv</twComp><twBEL>OneWire/_n0427_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>OneWire/_n0427_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>OneWire/OneWWrtReq</twComp><twBEL>OneWire/OneWWrtReq_rstpot</twBEL><twBEL>OneWire/OneWWrtReq</twBEL></twPathDel><twLogDel>1.902</twLogDel><twRouteDel>5.355</twRouteDel><twTotDel>7.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.059</twSlack><twSrc BELType="FF">OneWire/OneWrRdTmp_FSM_FFd7</twSrc><twDest BELType="FF">OneWire/OneWWrtReq</twDest><twTotPathDel>4.668</twTotPathDel><twClkSkew dest = "0.394" src = "0.432">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>OneWire/OneWrRdTmp_FSM_FFd7</twSrc><twDest BELType='FF'>OneWire/OneWWrtReq</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y8.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>OneWire/OneWrRdTmp_FSM_FFd5</twComp><twBEL>OneWire/OneWrRdTmp_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y6.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>OneWire/OneWrRdTmp_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y6.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>OneWire/OneWWrtByte&lt;2&gt;</twComp><twBEL>OneWire/OneWWrtReq_PWR_122_o_MUX_344_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>OneWire/OneWWrtReq_PWR_122_o_MUX_344_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OneWire/OneWWrtReq</twComp><twBEL>OneWire/OneWWrtReq_PWR_122_o_MUX_344_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y4.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>OneWire/OneWWrtReq_PWR_122_o_MUX_344_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y4.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OneWire/_n0427_inv</twComp><twBEL>OneWire/_n0427_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>OneWire/_n0427_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>OneWire/OneWWrtReq</twComp><twBEL>OneWire/OneWWrtReq_rstpot</twBEL><twBEL>OneWire/OneWWrtReq</twBEL></twPathDel><twLogDel>1.532</twLogDel><twRouteDel>3.136</twRouteDel><twTotDel>4.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="44" iCriticalPaths="0" sType="EndPoint">Paths for end point ODFifoData_11 (SLICE_X47Y19.A2), 44 paths
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.152</twSlack><twSrc BELType="FF">Counter1ms_14</twSrc><twDest BELType="FF">ODFifoData_11</twDest><twTotPathDel>7.675</twTotPathDel><twClkSkew dest = "0.415" src = "0.353">-0.062</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Counter1ms_14</twSrc><twDest BELType='FF'>ODFifoData_11</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X29Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X29Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Counter1ms&lt;16&gt;</twComp><twBEL>Counter1ms_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>Counter1ms&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N88</twComp><twBEL>Counter1ms[17]_GND_8_o_equal_2851_o&lt;17&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>N88</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N88</twComp><twBEL>Counter1ms[17]_GND_8_o_equal_2851_o&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>Counter1ms[17]_GND_8_o_equal_2851_o&lt;17&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ClkDiv&lt;1&gt;</twComp><twBEL>_n7308_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>N92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp><twBEL>_n7308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>_n7308_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp><twBEL>RampGate[1]_GND_8_o_AND_1186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OD_Write_FSM_FFd1</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT251</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>Mmux_GND_8_o_GND_8_o_mux_2849_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y19.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ODFifoData&lt;12&gt;</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT6_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>N627</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ODFifoData&lt;12&gt;</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT6</twBEL><twBEL>ODFifoData_11</twBEL></twPathDel><twLogDel>2.468</twLogDel><twRouteDel>5.207</twRouteDel><twTotDel>7.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.175</twSlack><twSrc BELType="FF">Counter1ms_17</twSrc><twDest BELType="FF">ODFifoData_11</twDest><twTotPathDel>7.652</twTotPathDel><twClkSkew dest = "0.415" src = "0.353">-0.062</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Counter1ms_17</twSrc><twDest BELType='FF'>ODFifoData_11</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X29Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X29Y22.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Counter1ms&lt;16&gt;</twComp><twBEL>Counter1ms_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>Counter1ms&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N88</twComp><twBEL>Counter1ms[17]_GND_8_o_equal_2851_o&lt;17&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>N88</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N88</twComp><twBEL>Counter1ms[17]_GND_8_o_equal_2851_o&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>Counter1ms[17]_GND_8_o_equal_2851_o&lt;17&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ClkDiv&lt;1&gt;</twComp><twBEL>_n7308_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>N92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp><twBEL>_n7308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>_n7308_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp><twBEL>RampGate[1]_GND_8_o_AND_1186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OD_Write_FSM_FFd1</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT251</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>Mmux_GND_8_o_GND_8_o_mux_2849_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y19.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ODFifoData&lt;12&gt;</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT6_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>N627</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ODFifoData&lt;12&gt;</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT6</twBEL><twBEL>ODFifoData_11</twBEL></twPathDel><twLogDel>2.538</twLogDel><twRouteDel>5.114</twRouteDel><twTotDel>7.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.242</twSlack><twSrc BELType="FF">Counter1ms_10</twSrc><twDest BELType="FF">ODFifoData_11</twDest><twTotPathDel>7.580</twTotPathDel><twClkSkew dest = "0.415" src = "0.358">-0.057</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Counter1ms_10</twSrc><twDest BELType='FF'>ODFifoData_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X29Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Counter1ms&lt;10&gt;</twComp><twBEL>Counter1ms_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>Counter1ms&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ClkDiv&lt;1&gt;</twComp><twBEL>_n7308_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>N92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp><twBEL>_n7308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>_n7308_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp><twBEL>RampGate[1]_GND_8_o_AND_1186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OD_Write_FSM_FFd1</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT251</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>Mmux_GND_8_o_GND_8_o_mux_2849_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y19.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ODFifoData&lt;12&gt;</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT6_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>N627</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ODFifoData&lt;12&gt;</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT6</twBEL><twBEL>ODFifoData_11</twBEL></twPathDel><twLogDel>2.062</twLogDel><twRouteDel>5.518</twRouteDel><twTotDel>7.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="44" iCriticalPaths="0" sType="EndPoint">Paths for end point ODFifoData_8 (SLICE_X26Y17.B1), 44 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.291</twSlack><twSrc BELType="FF">Counter1ms_14</twSrc><twDest BELType="FF">ODFifoData_8</twDest><twTotPathDel>7.481</twTotPathDel><twClkSkew dest = "0.266" src = "0.259">-0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Counter1ms_14</twSrc><twDest BELType='FF'>ODFifoData_8</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X29Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X29Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Counter1ms&lt;16&gt;</twComp><twBEL>Counter1ms_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>Counter1ms&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N88</twComp><twBEL>Counter1ms[17]_GND_8_o_equal_2851_o&lt;17&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>N88</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N88</twComp><twBEL>Counter1ms[17]_GND_8_o_equal_2851_o&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>Counter1ms[17]_GND_8_o_equal_2851_o&lt;17&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ClkDiv&lt;1&gt;</twComp><twBEL>_n7308_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>N92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp><twBEL>_n7308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>_n7308_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp><twBEL>RampGate[1]_GND_8_o_AND_1186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OD_Write_FSM_FFd1</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT251</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>Mmux_GND_8_o_GND_8_o_mux_2849_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ODFifoData&lt;5&gt;</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT36_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N621</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>ODFifoData&lt;5&gt;</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT36</twBEL><twBEL>ODFifoData_8</twBEL></twPathDel><twLogDel>2.383</twLogDel><twRouteDel>5.098</twRouteDel><twTotDel>7.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.314</twSlack><twSrc BELType="FF">Counter1ms_17</twSrc><twDest BELType="FF">ODFifoData_8</twDest><twTotPathDel>7.458</twTotPathDel><twClkSkew dest = "0.266" src = "0.259">-0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Counter1ms_17</twSrc><twDest BELType='FF'>ODFifoData_8</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X29Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X29Y22.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Counter1ms&lt;16&gt;</twComp><twBEL>Counter1ms_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>Counter1ms&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N88</twComp><twBEL>Counter1ms[17]_GND_8_o_equal_2851_o&lt;17&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>N88</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N88</twComp><twBEL>Counter1ms[17]_GND_8_o_equal_2851_o&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>Counter1ms[17]_GND_8_o_equal_2851_o&lt;17&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ClkDiv&lt;1&gt;</twComp><twBEL>_n7308_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>N92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp><twBEL>_n7308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>_n7308_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp><twBEL>RampGate[1]_GND_8_o_AND_1186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OD_Write_FSM_FFd1</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT251</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>Mmux_GND_8_o_GND_8_o_mux_2849_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ODFifoData&lt;5&gt;</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT36_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N621</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>ODFifoData&lt;5&gt;</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT36</twBEL><twBEL>ODFifoData_8</twBEL></twPathDel><twLogDel>2.453</twLogDel><twRouteDel>5.005</twRouteDel><twTotDel>7.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.381</twSlack><twSrc BELType="FF">Counter1ms_10</twSrc><twDest BELType="FF">ODFifoData_8</twDest><twTotPathDel>7.386</twTotPathDel><twClkSkew dest = "0.266" src = "0.264">-0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Counter1ms_10</twSrc><twDest BELType='FF'>ODFifoData_8</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X29Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Counter1ms&lt;10&gt;</twComp><twBEL>Counter1ms_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>Counter1ms&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ClkDiv&lt;1&gt;</twComp><twBEL>_n7308_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>N92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp><twBEL>_n7308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>_n7308_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp><twBEL>RampGate[1]_GND_8_o_AND_1186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>RampGate[1]_GND_8_o_AND_1186_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OD_Write_FSM_FFd1</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT251</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>Mmux_GND_8_o_GND_8_o_mux_2849_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ODFifoData&lt;5&gt;</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT36_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N621</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>ODFifoData&lt;5&gt;</twComp><twBEL>Mmux_GND_8_o_GND_8_o_mux_2849_OUT36</twBEL><twBEL>ODFifoData_8</twBEL></twPathDel><twLogDel>1.977</twLogDel><twRouteDel>5.409</twRouteDel><twTotDel>7.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 0.625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y6.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.259</twSlack><twSrc BELType="FF">ODFifoData_19</twSrc><twDest BELType="RAM">CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.172" src = "0.163">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ODFifoData_19</twSrc><twDest BELType='RAM'>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ODFifoData&lt;21&gt;</twComp><twBEL>ODFifoData_19</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y6.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>ODFifoData&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y6.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y6.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.327</twSlack><twSrc BELType="FF">ODFifoData_18</twSrc><twDest BELType="RAM">CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.336</twTotPathDel><twClkSkew dest = "0.172" src = "0.163">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ODFifoData_18</twSrc><twDest BELType='RAM'>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ODFifoData&lt;21&gt;</twComp><twBEL>ODFifoData_18</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y6.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>ODFifoData&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y6.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>0.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y6.DIA2), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.355</twSlack><twSrc BELType="FF">ODFifoData_20</twSrc><twDest BELType="RAM">CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.364</twTotPathDel><twClkSkew dest = "0.172" src = "0.163">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ODFifoData_20</twSrc><twDest BELType='RAM'>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ODFifoData&lt;21&gt;</twComp><twBEL>ODFifoData_20</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y6.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.219</twDelInfo><twComp>ODFifoData&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y6.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.219</twRouteDel><twTotDel>0.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="50"><twPinLimitBanner>Component Switching Limit Checks: TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="51" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X0Y20.CLKB" clockNet="Clk100MHz"/><twPinLimit anchorID="52" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X0Y22.CLKB" clockNet="Clk100MHz"/><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X0Y28.CLKB" clockNet="Clk100MHz"/></twPinLimitRpt></twConst><twConst anchorID="54" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;</twConstName><twItemCnt>23242</twItemCnt><twErrCntSetup>30</twErrCntSetup><twErrCntEndPt>30</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8832</twEndPtCnt><twPathErrCnt>564</twPathErrCnt><twMinPer>16.395</twMinPer></twConstHead><twPathRptBanner iPaths="41" iCriticalPaths="41" sType="EndPoint">Paths for end point EvBuffDat_11 (SLICE_X43Y36.A4), 41 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.034</twSlack><twSrc BELType="FF">OnBeamLength_3_1</twSrc><twDest BELType="FF">EvBuffDat_11</twDest><twTotPathDel>8.144</twTotPathDel><twClkSkew dest = "0.293" src = "0.298">0.005</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>OnBeamLength_3_1</twSrc><twDest BELType='FF'>EvBuffDat_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X41Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X41Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>OnBeamLength&lt;2&gt;</twComp><twBEL>OnBeamLength_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>OnBeamLength_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamLength&lt;0&gt;</twComp><twBEL>Msub_OnBeam_full_thresh_cy&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>Msub_OnBeam_full_thresh_cy&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamLength_0_1</twComp><twBEL>Madd_OnBeamLength[7]_GND_8_o_add_2243_OUT_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>OnBeamLength[7]_GND_8_o_add_2243_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P11</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.394</twDelInfo><twComp>Maddsub_n6041</twComp><twBEL>Maddsub_n6041</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>NumReadoutChannels[4]_GND_8_o_add_2245_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>EvBuffDat&lt;7&gt;</twComp><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT33</twBEL><twBEL>EvBuffDat_11</twBEL></twPathDel><twLogDel>5.625</twLogDel><twRouteDel>2.519</twRouteDel><twTotDel>8.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.034</twSlack><twSrc BELType="FF">OnBeamLength_3_1</twSrc><twDest BELType="FF">EvBuffDat_11</twDest><twTotPathDel>8.144</twTotPathDel><twClkSkew dest = "0.293" src = "0.298">0.005</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>OnBeamLength_3_1</twSrc><twDest BELType='FF'>EvBuffDat_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X41Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X41Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>OnBeamLength&lt;2&gt;</twComp><twBEL>OnBeamLength_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>OnBeamLength_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamLength&lt;0&gt;</twComp><twBEL>Msub_OnBeam_full_thresh_cy&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Msub_OnBeam_full_thresh_cy&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>OnBeamLength&lt;1&gt;</twComp><twBEL>Madd_OnBeamLength[7]_GND_8_o_add_2243_OUT_xor&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>OnBeamLength[7]_GND_8_o_add_2243_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P11</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.394</twDelInfo><twComp>Maddsub_n6041</twComp><twBEL>Maddsub_n6041</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>NumReadoutChannels[4]_GND_8_o_add_2245_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>EvBuffDat&lt;7&gt;</twComp><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT33</twBEL><twBEL>EvBuffDat_11</twBEL></twPathDel><twLogDel>5.571</twLogDel><twRouteDel>2.573</twRouteDel><twTotDel>8.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.017</twSlack><twSrc BELType="FF">OnBeamLength_5</twSrc><twDest BELType="FF">EvBuffDat_11</twDest><twTotPathDel>8.144</twTotPathDel><twClkSkew dest = "0.293" src = "0.281">-0.012</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>OnBeamLength_5</twSrc><twDest BELType='FF'>EvBuffDat_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X37Y34.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>OnBeamLength&lt;7&gt;</twComp><twBEL>OnBeamLength_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>OnBeamLength&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamLength&lt;0&gt;</twComp><twBEL>Msub_OnBeam_full_thresh_cy&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Msub_OnBeam_full_thresh_cy&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>OnBeamLength&lt;1&gt;</twComp><twBEL>Madd_OnBeamLength[7]_GND_8_o_add_2243_OUT_xor&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>OnBeamLength[7]_GND_8_o_add_2243_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P11</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.394</twDelInfo><twComp>Maddsub_n6041</twComp><twBEL>Maddsub_n6041</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>NumReadoutChannels[4]_GND_8_o_add_2245_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>EvBuffDat&lt;7&gt;</twComp><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT33</twBEL><twBEL>EvBuffDat_11</twBEL></twPathDel><twLogDel>5.641</twLogDel><twRouteDel>2.503</twRouteDel><twTotDel>8.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="2" sType="EndPoint">Paths for end point EvBuffDat_11 (SLICE_X43Y36.A5), 16 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.029</twSlack><twSrc BELType="FF">ControllerNo_0</twSrc><twDest BELType="FF">EvBuffDat_11</twDest><twTotPathDel>2.526</twTotPathDel><twClkSkew dest = "1.562" src = "1.920">0.358</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.395</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ControllerNo_0</twSrc><twDest BELType='FF'>EvBuffDat_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X42Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ControllerNo&lt;0&gt;</twComp><twBEL>ControllerNo_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>ControllerNo&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>N468</twComp><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT32_SW0_G</twBEL><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT32_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N468</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>EvBuffDat&lt;7&gt;</twComp><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT33</twBEL><twBEL>EvBuffDat_11</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.414</twRouteDel><twTotDel>2.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">SysClk</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.943</twSlack><twSrc BELType="FF">ControllerNo_0</twSrc><twDest BELType="FF">EvBuffDat_11</twDest><twTotPathDel>2.440</twTotPathDel><twClkSkew dest = "1.562" src = "1.920">0.358</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.395</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ControllerNo_0</twSrc><twDest BELType='FF'>EvBuffDat_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X42Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ControllerNo&lt;0&gt;</twComp><twBEL>ControllerNo_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>ControllerNo&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y36.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>N468</twComp><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT32_SW0_F</twBEL><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT32_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N468</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>EvBuffDat&lt;7&gt;</twComp><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT33</twBEL><twBEL>EvBuffDat_11</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>1.333</twRouteDel><twTotDel>2.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">SysClk</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.570</twSlack><twSrc BELType="FF">Event_Builder_FSM_FFd4</twSrc><twDest BELType="FF">EvBuffDat_11</twDest><twTotPathDel>4.555</twTotPathDel><twClkSkew dest = "0.385" src = "0.375">-0.010</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Event_Builder_FSM_FFd4</twSrc><twDest BELType='FF'>EvBuffDat_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X26Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Event_Builder_FSM_FFd4</twComp><twBEL>Event_Builder_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y35.C5</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>Event_Builder_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>EvBuffDat&lt;12&gt;</twComp><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT181</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y36.C2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>N468</twComp><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT32_SW0_G</twBEL><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT32_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N468</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>EvBuffDat&lt;7&gt;</twComp><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT33</twBEL><twBEL>EvBuffDat_11</twBEL></twPathDel><twLogDel>1.371</twLogDel><twRouteDel>3.184</twRouteDel><twTotDel>4.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="41" sType="EndPoint">Paths for end point EvBuffDat_7 (SLICE_X43Y36.D4), 41 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.943</twSlack><twSrc BELType="FF">OnBeamLength_3_1</twSrc><twDest BELType="FF">EvBuffDat_7</twDest><twTotPathDel>8.053</twTotPathDel><twClkSkew dest = "0.293" src = "0.298">0.005</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>OnBeamLength_3_1</twSrc><twDest BELType='FF'>EvBuffDat_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X41Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X41Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>OnBeamLength&lt;2&gt;</twComp><twBEL>OnBeamLength_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>OnBeamLength_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamLength&lt;0&gt;</twComp><twBEL>Msub_OnBeam_full_thresh_cy&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>Msub_OnBeam_full_thresh_cy&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamLength_0_1</twComp><twBEL>Madd_OnBeamLength[7]_GND_8_o_add_2243_OUT_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>OnBeamLength[7]_GND_8_o_add_2243_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P7</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.394</twDelInfo><twComp>Maddsub_n6041</twComp><twBEL>Maddsub_n6041</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>NumReadoutChannels[4]_GND_8_o_add_2245_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>EvBuffDat&lt;7&gt;</twComp><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT153</twBEL><twBEL>EvBuffDat_7</twBEL></twPathDel><twLogDel>5.625</twLogDel><twRouteDel>2.428</twRouteDel><twTotDel>8.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.943</twSlack><twSrc BELType="FF">OnBeamLength_3_1</twSrc><twDest BELType="FF">EvBuffDat_7</twDest><twTotPathDel>8.053</twTotPathDel><twClkSkew dest = "0.293" src = "0.298">0.005</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>OnBeamLength_3_1</twSrc><twDest BELType='FF'>EvBuffDat_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X41Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X41Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>OnBeamLength&lt;2&gt;</twComp><twBEL>OnBeamLength_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>OnBeamLength_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamLength&lt;0&gt;</twComp><twBEL>Msub_OnBeam_full_thresh_cy&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Msub_OnBeam_full_thresh_cy&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>OnBeamLength&lt;1&gt;</twComp><twBEL>Madd_OnBeamLength[7]_GND_8_o_add_2243_OUT_xor&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>OnBeamLength[7]_GND_8_o_add_2243_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P7</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.394</twDelInfo><twComp>Maddsub_n6041</twComp><twBEL>Maddsub_n6041</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>NumReadoutChannels[4]_GND_8_o_add_2245_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>EvBuffDat&lt;7&gt;</twComp><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT153</twBEL><twBEL>EvBuffDat_7</twBEL></twPathDel><twLogDel>5.571</twLogDel><twRouteDel>2.482</twRouteDel><twTotDel>8.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.926</twSlack><twSrc BELType="FF">OnBeamLength_5</twSrc><twDest BELType="FF">EvBuffDat_7</twDest><twTotPathDel>8.053</twTotPathDel><twClkSkew dest = "0.293" src = "0.281">-0.012</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>OnBeamLength_5</twSrc><twDest BELType='FF'>EvBuffDat_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X37Y34.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>OnBeamLength&lt;7&gt;</twComp><twBEL>OnBeamLength_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>OnBeamLength&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamLength&lt;0&gt;</twComp><twBEL>Msub_OnBeam_full_thresh_cy&lt;7&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Msub_OnBeam_full_thresh_cy&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>OnBeamLength&lt;1&gt;</twComp><twBEL>Madd_OnBeamLength[7]_GND_8_o_add_2243_OUT_xor&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>OnBeamLength[7]_GND_8_o_add_2243_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P7</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.394</twDelInfo><twComp>Maddsub_n6041</twComp><twBEL>Maddsub_n6041</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>NumReadoutChannels[4]_GND_8_o_add_2245_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>EvBuffDat&lt;7&gt;</twComp><twBEL>Mmux_Event_Builder[3]_GND_8_o_wide_mux_2256_OUT153</twBEL><twBEL>EvBuffDat_7</twBEL></twPathDel><twLogDel>5.641</twLogDel><twRouteDel>2.412</twRouteDel><twTotDel>8.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y8.DIA7), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">DRAMRdBuffDat_14</twSrc><twDest BELType="RAM">DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.280</twTotPathDel><twClkSkew dest = "0.285" src = "0.288">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRAMRdBuffDat_14</twSrc><twDest BELType='RAM'>DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twSrcClk><twPathDel><twSite>SLICE_X3Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRAMRdBuffDat&lt;15&gt;</twComp><twBEL>DRAMRdBuffDat_14</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.DIA7</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>DRAMRdBuffDat&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y8.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y8.DIPA0), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">DRAMRdBuffDat_15</twSrc><twDest BELType="RAM">DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.280</twTotPathDel><twClkSkew dest = "0.285" src = "0.288">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRAMRdBuffDat_15</twSrc><twDest BELType='RAM'>DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twSrcClk><twPathDel><twSite>SLICE_X3Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRAMRdBuffDat&lt;15&gt;</twComp><twBEL>DRAMRdBuffDat_15</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.DIPA0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>DRAMRdBuffDat&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y8.CLKA</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA20), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">SDWrtDat_20</twSrc><twDest BELType="CPU">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.366</twTotPathDel><twClkSkew dest = "0.283" src = "0.277">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDWrtDat_20</twSrc><twDest BELType='CPU'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twSrcClk><twPathDel><twSite>SLICE_X1Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDWrtDat&lt;23&gt;</twComp><twBEL>SDWrtDat_20</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA20</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>SDWrtDat&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.126" period="6.250" constraintValue="6.250" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y17.CLKBRDCLK" clockNet="SysClk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.126" period="6.250" constraintValue="6.250" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y27.CLKBRDCLK" clockNet="SysClk"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.126" period="6.250" constraintValue="6.250" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y19.CLKBRDCLK" clockNet="SysClk"/></twPinLimitRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /         0.5 HIGH 50%;</twConstName><twItemCnt>11012</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1095</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>20.969</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X0Y64.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.059</twSlack><twSrc BELType="CPU">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twTotPathDel>1.710</twTotPathDel><twClkSkew dest = "1.671" src = "2.371">0.700</twClkSkew><twDelConst>1.563</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twLogLvls>0</twLogLvls><twSrcSite>MCB_X0Y1.PLLCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.937">LPDDRCtrl/c3_sysclk_2x_180</twSrcClk><twPathDel><twSite>MCB_X0Y1.SELFREFRESHMODE</twSite><twDelType>Tmcbcko_SELFREFRESHMODE</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/selfrefresh_mcb_mode</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y64.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twBEL></twPathDel><twLogDel>1.136</twLogDel><twRouteDel>0.574</twRouteDel><twTotDel>1.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="96" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (SLICE_X4Y63.CIN), 96 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twTotPathDel>12.021</twTotPathDel><twClkSkew dest = "0.514" src = "0.523">0.009</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.564</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Triplet_1_1&lt;8&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.542</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y62.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor&lt;6&gt;</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twLogDel>1.526</twLogDel><twRouteDel>10.495</twRouteDel><twTotDel>12.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twTotPathDel>11.955</twTotPathDel><twClkSkew dest = "0.514" src = "0.547">0.033</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X2Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.B2</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.564</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Triplet_1_1&lt;8&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.542</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y62.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor&lt;6&gt;</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twLogDel>1.565</twLogDel><twRouteDel>10.390</twRouteDel><twTotDel>11.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twTotPathDel>11.947</twTotPathDel><twClkSkew dest = "0.514" src = "0.547">0.033</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X2Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.564</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Triplet_1_1&lt;8&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.542</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y62.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor&lt;6&gt;</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twLogDel>1.565</twLogDel><twRouteDel>10.382</twRouteDel><twTotDel>11.947</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="96" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (SLICE_X4Y63.CIN), 96 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.390</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twTotPathDel>12.009</twTotPathDel><twClkSkew dest = "0.514" src = "0.523">0.009</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.564</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Triplet_1_1&lt;8&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.542</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y62.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor&lt;6&gt;</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twBEL></twPathDel><twLogDel>1.514</twLogDel><twRouteDel>10.495</twRouteDel><twTotDel>12.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.432</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twTotPathDel>11.943</twTotPathDel><twClkSkew dest = "0.514" src = "0.547">0.033</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X2Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.B2</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.564</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Triplet_1_1&lt;8&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.542</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y62.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor&lt;6&gt;</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twBEL></twPathDel><twLogDel>1.553</twLogDel><twRouteDel>10.390</twRouteDel><twTotDel>11.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twTotPathDel>11.935</twTotPathDel><twClkSkew dest = "0.514" src = "0.547">0.033</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X2Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.564</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Triplet_1_1&lt;8&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.542</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y62.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor&lt;6&gt;</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twBEL></twPathDel><twLogDel>1.553</twLogDel><twRouteDel>10.382</twRouteDel><twTotDel>11.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /
        0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIDONECAL), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7</twSrc><twDest BELType="CPU">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.327</twTotPathDel><twClkSkew dest = "0.277" src = "0.275">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7</twSrc><twDest BELType='CPU'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.UIDONECAL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.UICLK</twSite><twDelType>Tmcbckd_UIDONECAL</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIDRPUPDATE), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.350</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twSrc><twDest BELType="CPU">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.354</twTotPathDel><twClkSkew dest = "0.277" src = "0.273">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twSrc><twDest BELType='CPU'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.UIDRPUPDATE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.UICLK</twSite><twDelType>Tmcbckd_UIDRPUPDATE</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR4), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.357</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2</twSrc><twDest BELType="CPU">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.362</twTotPathDel><twClkSkew dest = "0.277" src = "0.272">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2</twSrc><twDest BELType='CPU'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;2&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.UIADDR4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.UICLK</twSite><twDelType>Tmcbckd_UIADDR</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.200</twLogDel><twRouteDel>0.162</twRouteDel><twTotDel>0.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="104"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /
        0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="105" type="MINPERIOD" name="Tbcper_I" slack="10.770" period="12.500" constraintValue="12.500" deviceLimit="1.730" freqLimit="578.035" physResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="LPDDRCtrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.500" period="12.500" constraintValue="12.500" deviceLimit="1.000" freqLimit="1000.000" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="LPDDRCtrl/c3_mcb_drp_clk"/><twPinLimit anchorID="107" type="MINPERIOD" name="Tcp" slack="12.070" period="12.500" constraintValue="12.500" deviceLimit="0.430" freqLimit="2325.581" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;/CLK" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK" locationPin="SLICE_X4Y64.CLK" clockNet="LPDDRCtrl/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="108" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180&quot; TS_VXO_P / 2 PHASE         1.5625 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180&quot; TS_VXO_P / 2 PHASE
        1.5625 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="110" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="1.626" period="3.125" constraintValue="3.125" deviceLimit="1.499" freqLimit="667.111" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="LPDDRCtrl/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="111" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0&quot; TS_VXO_P / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0&quot; TS_VXO_P / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="1.626" period="3.125" constraintValue="3.125" deviceLimit="1.499" freqLimit="667.111" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="LPDDRCtrl/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="114" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25         HIGH 50%;</twConstName><twItemCnt>49</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>49</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.507</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24 (SLICE_X13Y46.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.493</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24</twDest><twTotPathDel>2.376</twTotPathDel><twClkSkew dest = "0.392" src = "0.419">0.027</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X9Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y42.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;24&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twLogDel>0.952</twLogDel><twRouteDel>1.424</twRouteDel><twTotDel>2.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_22 (SLICE_X14Y46.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.724</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_22</twDest><twTotPathDel>2.134</twTotPathDel><twClkSkew dest = "0.381" src = "0.419">0.038</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X9Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y42.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_22</twBEL></twPathDel><twLogDel>0.901</twLogDel><twRouteDel>1.233</twRouteDel><twTotDel>2.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_17 (SLICE_X14Y46.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.730</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_17</twDest><twTotPathDel>2.128</twTotPathDel><twClkSkew dest = "0.381" src = "0.419">0.038</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X9Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y42.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_17</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>1.233</twRouteDel><twTotDel>2.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3 (SLICE_X14Y45.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3</twDest><twTotPathDel>0.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X14Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y45.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19 (SLICE_X14Y46.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_18</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19</twDest><twTotPathDel>0.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_18</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X14Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_13 (SLICE_X15Y45.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.500</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_12</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_13</twDest><twTotPathDel>0.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_12</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X15Y45.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;12&gt;_rt</twBEL><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_13</twBEL></twPathDel><twLogDel>0.399</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>79.8</twPctLog><twPctRoute>20.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="127"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="128" type="MINPERIOD" name="Tbcper_I" slack="23.270" period="25.000" constraintValue="25.000" deviceLimit="1.730" freqLimit="578.035" physResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK0/I0" logResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK0/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg_in"/><twPinLimit anchorID="129" type="MINHIGHPULSE" name="Trpw" slack="24.594" period="25.000" constraintValue="12.500" deviceLimit="0.203" physResource="LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;/SR" logResource="LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_4/SR" locationPin="SLICE_X14Y45.SR" clockNet="LPDDRCtrl/memc3_infrastructure_inst/rst_tmp"/><twPinLimit anchorID="130" type="MINHIGHPULSE" name="Trpw" slack="24.594" period="25.000" constraintValue="12.500" deviceLimit="0.203" physResource="LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;/SR" logResource="LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_0/SR" locationPin="SLICE_X14Y45.SR" clockNet="LPDDRCtrl/memc3_infrastructure_inst/rst_tmp"/></twPinLimitRpt></twConst><twConst anchorID="131" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_rxioclkn_0_ = PERIOD TIMEGRP &quot;rxioclkn_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="132"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkn_0_ = PERIOD TIMEGRP &quot;rxioclkn_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="133" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;</twConstName><twItemCnt>28818</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6733</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.976</twMinPer></twConstHead><twPathRptBanner iPaths="44" iCriticalPaths="0" sType="EndPoint">Paths for end point SlfTrgEdge_0_7_0 (SLICE_X23Y54.C4), 44 paths
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">IntTrgThresh_0_7_0</twSrc><twDest BELType="FF">SlfTrgEdge_0_7_0</twDest><twTotPathDel>5.845</twTotPathDel><twClkSkew dest = "0.283" src = "0.379">0.096</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IntTrgThresh_0_7_0</twSrc><twDest BELType='FF'>SlfTrgEdge_0_7_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X13Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>IntTrgThresh_0_7&lt;3&gt;</twComp><twBEL>IntTrgThresh_0_7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.249</twDelInfo><twComp>IntTrgThresh_0_7&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_lutdi</twBEL><twBEL>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y58.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>IntTrgThresh_0_5&lt;8&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IntTrgThresh_0_4&lt;11&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>SlfTrgEdge_0_7&lt;1&gt;</twComp><twBEL>Mmux_SlfTrgEdge[0][7][0]_PWR_8_o_MUX_604_o11</twBEL><twBEL>SlfTrgEdge_0_7_0</twBEL></twPathDel><twLogDel>1.480</twLogDel><twRouteDel>4.365</twRouteDel><twTotDel>5.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.287</twSlack><twSrc BELType="FF">IntTrgThresh_0_7_0</twSrc><twDest BELType="FF">SlfTrgEdge_0_7_0</twDest><twTotPathDel>5.831</twTotPathDel><twClkSkew dest = "0.283" src = "0.379">0.096</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IntTrgThresh_0_7_0</twSrc><twDest BELType='FF'>SlfTrgEdge_0_7_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X13Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>IntTrgThresh_0_7&lt;3&gt;</twComp><twBEL>IntTrgThresh_0_7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.249</twDelInfo><twComp>IntTrgThresh_0_7&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_lut&lt;0&gt;</twBEL><twBEL>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y58.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>IntTrgThresh_0_5&lt;8&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IntTrgThresh_0_4&lt;11&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>SlfTrgEdge_0_7&lt;1&gt;</twComp><twBEL>Mmux_SlfTrgEdge[0][7][0]_PWR_8_o_MUX_604_o11</twBEL><twBEL>SlfTrgEdge_0_7_0</twBEL></twPathDel><twLogDel>1.466</twLogDel><twRouteDel>4.365</twRouteDel><twTotDel>5.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">IntTrgThresh_0_7_5</twSrc><twDest BELType="FF">SlfTrgEdge_0_7_0</twDest><twTotPathDel>5.692</twTotPathDel><twClkSkew dest = "0.283" src = "0.390">0.107</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IntTrgThresh_0_7_5</twSrc><twDest BELType='FF'>SlfTrgEdge_0_7_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X11Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>IntTrgThresh_0_7&lt;7&gt;</twComp><twBEL>IntTrgThresh_0_7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.210</twDelInfo><twComp>IntTrgThresh_0_7&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_lut&lt;2&gt;</twBEL><twBEL>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y58.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>IntTrgThresh_0_5&lt;8&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IntTrgThresh_0_4&lt;11&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>Mcompar_Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_1023_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>SlfTrgEdge_0_7&lt;1&gt;</twComp><twBEL>Mmux_SlfTrgEdge[0][7][0]_PWR_8_o_MUX_604_o11</twBEL><twBEL>SlfTrgEdge_0_7_0</twBEL></twPathDel><twLogDel>1.366</twLogDel><twRouteDel>4.326</twRouteDel><twTotDel>5.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="44" iCriticalPaths="0" sType="EndPoint">Paths for end point OnBeamPulseFound_0_6 (SLICE_X25Y54.D6), 44 paths
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">Diff_Reg_0_6_7</twSrc><twDest BELType="FF">OnBeamPulseFound_0_6</twDest><twTotPathDel>5.904</twTotPathDel><twClkSkew dest = "0.271" src = "0.299">0.028</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Diff_Reg_0_6_7</twSrc><twDest BELType='FF'>OnBeamPulseFound_0_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Diff_Reg_0_6&lt;7&gt;</twComp><twBEL>Diff_Reg_0_6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.406</twDelInfo><twComp>Diff_Reg_0_6&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_lutdi3</twBEL><twBEL>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y52.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;4&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IntTrgThresh_0_3&lt;11&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>OnBeamPulseFound_0_6</twComp><twBEL>OnBeamPulseFound_0_6_rstpot</twBEL><twBEL>OnBeamPulseFound_0_6</twBEL></twPathDel><twLogDel>1.503</twLogDel><twRouteDel>4.401</twRouteDel><twTotDel>5.904</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.303</twSlack><twSrc BELType="FF">Diff_Reg_0_6_7</twSrc><twDest BELType="FF">OnBeamPulseFound_0_6</twDest><twTotPathDel>5.883</twTotPathDel><twClkSkew dest = "0.271" src = "0.299">0.028</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Diff_Reg_0_6_7</twSrc><twDest BELType='FF'>OnBeamPulseFound_0_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Diff_Reg_0_6&lt;7&gt;</twComp><twBEL>Diff_Reg_0_6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.406</twDelInfo><twComp>Diff_Reg_0_6&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_lut&lt;3&gt;</twBEL><twBEL>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y52.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;4&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IntTrgThresh_0_3&lt;11&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>OnBeamPulseFound_0_6</twComp><twBEL>OnBeamPulseFound_0_6_rstpot</twBEL><twBEL>OnBeamPulseFound_0_6</twBEL></twPathDel><twLogDel>1.482</twLogDel><twRouteDel>4.401</twRouteDel><twTotDel>5.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.386</twSlack><twSrc BELType="FF">Diff_Reg_0_6_4</twSrc><twDest BELType="FF">OnBeamPulseFound_0_6</twDest><twTotPathDel>5.800</twTotPathDel><twClkSkew dest = "0.271" src = "0.299">0.028</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Diff_Reg_0_6_4</twSrc><twDest BELType='FF'>OnBeamPulseFound_0_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Diff_Reg_0_6&lt;7&gt;</twComp><twBEL>Diff_Reg_0_6_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>Diff_Reg_0_6&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;3&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_lut&lt;2&gt;</twBEL><twBEL>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y52.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;4&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IntTrgThresh_0_3&lt;11&gt;</twComp><twBEL>Mcompar_Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_890_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>OnBeamPulseFound_0_6</twComp><twBEL>OnBeamPulseFound_0_6_rstpot</twBEL><twBEL>OnBeamPulseFound_0_6</twBEL></twPathDel><twLogDel>1.517</twLogDel><twRouteDel>4.283</twRouteDel><twTotDel>5.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X2Y12.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="RAM">GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="RAM">Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>5.868</twTotPathDel><twClkSkew dest = "0.506" src = "0.531">0.025</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='RAM'>Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB8_X2Y28.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB8_X2Y28.DOPADOP1</twSite><twDelType>Trcko_DOPA</twDelType><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y12.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.918</twDelInfo><twComp>n3808[95:0]&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y12.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>1.950</twLogDel><twRouteDel>3.918</twRouteDel><twTotDel>5.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y28.DIADI4), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="FF">Ins_0_3_4</twSrc><twDest BELType="RAM">GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.165" src = "0.155">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Ins_0_3_4</twSrc><twDest BELType='RAM'>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Ins_0_3_5</twComp><twBEL>Ins_0_3_4</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y28.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Ins_0_3_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y28.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y28.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="FF">Ins_0_3_5</twSrc><twDest BELType="RAM">GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.165" src = "0.155">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Ins_0_3_5</twSrc><twDest BELType='RAM'>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Ins_0_3_5</twComp><twBEL>Ins_0_3_5</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y28.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Ins_0_3_5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y28.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y26.DIBDI7), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">Ins_0_2_1</twSrc><twDest BELType="RAM">GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.168" src = "0.160">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Ins_0_2_1</twSrc><twDest BELType='RAM'>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Ins_0_2_3</twComp><twBEL>Ins_0_2_1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y26.DIBDI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Ins_0_2_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y26.CLKAWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="154"><twPinLimitBanner>Component Switching Limit Checks: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="155" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y17.CLKAWRCLK" clockNet="RxOutClk&lt;0&gt;"/><twPinLimit anchorID="156" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y27.CLKAWRCLK" clockNet="RxOutClk&lt;0&gt;"/><twPinLimit anchorID="157" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y19.CLKAWRCLK" clockNet="RxOutClk&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="158" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_rxioclkp_0_ = PERIOD TIMEGRP &quot;rxioclkp_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="159"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkp_0_ = PERIOD TIMEGRP &quot;rxioclkp_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="160" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_rxioclkn_1_ = PERIOD TIMEGRP &quot;rxioclkn_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="161"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkn_1_ = PERIOD TIMEGRP &quot;rxioclkn_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="162" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;</twConstName><twItemCnt>28797</twItemCnt><twErrCntSetup>13</twErrCntSetup><twErrCntEndPt>13</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6720</twEndPtCnt><twPathErrCnt>506</twPathErrCnt><twMinPer>7.289</twMinPer></twConstHead><twPathRptBanner iPaths="123" iCriticalPaths="102" sType="EndPoint">Paths for end point HistAddra_1_3 (SLICE_X12Y63.B5), 123 paths
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.040</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">HistAddra_1_3</twDest><twTotPathDel>7.318</twTotPathDel><twClkSkew dest = "0.467" src = "0.403">-0.064</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>HistAddra_1_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X14Y70.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y70.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>n3807&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamDoneDelay_1</twComp><twBEL>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamPulseFound_1_5</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistEnDl_1&lt;0&gt;</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistEnDl_1&lt;0&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT8</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Madd_HistAddra[1][9]_GND_8_o_add_1143_OUT_cy&lt;7&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT82</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT81</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>Madd_HistAddra[1][9]_GND_8_o_add_1143_OUT_cy&lt;7&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT83</twBEL><twBEL>HistAddra_1_3</twBEL></twPathDel><twLogDel>2.239</twLogDel><twRouteDel>5.079</twRouteDel><twTotDel>7.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.038</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistAddra_1_3</twDest><twTotPathDel>7.316</twTotPathDel><twClkSkew dest = "0.467" src = "0.403">-0.064</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistAddra_1_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>n3807&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamDoneDelay_1</twComp><twBEL>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamPulseFound_1_5</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistEnDl_1&lt;0&gt;</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistEnDl_1&lt;0&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT8</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Madd_HistAddra[1][9]_GND_8_o_add_1143_OUT_cy&lt;7&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT82</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT81</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>Madd_HistAddra[1][9]_GND_8_o_add_1143_OUT_cy&lt;7&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT83</twBEL><twBEL>HistAddra_1_3</twBEL></twPathDel><twLogDel>2.239</twLogDel><twRouteDel>5.077</twRouteDel><twTotDel>7.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.008</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistAddra_1_3</twDest><twTotPathDel>7.286</twTotPathDel><twClkSkew dest = "0.467" src = "0.403">-0.064</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistAddra_1_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>n3807&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamDoneDelay_1</twComp><twBEL>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamPulseFound_1_5</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistEnDl_1&lt;0&gt;</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistEnDl_1&lt;0&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT8</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Madd_HistAddra[1][9]_GND_8_o_add_1143_OUT_cy&lt;7&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT82</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT81</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>Madd_HistAddra[1][9]_GND_8_o_add_1143_OUT_cy&lt;7&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT83</twBEL><twBEL>HistAddra_1_3</twBEL></twPathDel><twLogDel>2.239</twLogDel><twRouteDel>5.047</twRouteDel><twTotDel>7.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="114" iCriticalPaths="69" sType="EndPoint">Paths for end point HistTimer_1_0 (SLICE_X7Y71.CE), 114 paths
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.631</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">HistTimer_1_0</twDest><twTotPathDel>6.940</twTotPathDel><twClkSkew dest = "0.498" src = "0.403">-0.095</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>HistTimer_1_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X14Y70.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y70.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>n3807&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamDoneDelay_1</twComp><twBEL>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamPulseFound_1_5</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>HistEnDl_1&lt;0&gt;</twComp><twBEL>_n7319_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>_n7319_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>HistTimer_1&lt;0&gt;</twComp><twBEL>HistTimer_1_0</twBEL></twPathDel><twLogDel>1.911</twLogDel><twRouteDel>5.029</twRouteDel><twTotDel>6.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.629</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistTimer_1_0</twDest><twTotPathDel>6.938</twTotPathDel><twClkSkew dest = "0.498" src = "0.403">-0.095</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistTimer_1_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>n3807&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamDoneDelay_1</twComp><twBEL>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamPulseFound_1_5</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>HistEnDl_1&lt;0&gt;</twComp><twBEL>_n7319_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>_n7319_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>HistTimer_1&lt;0&gt;</twComp><twBEL>HistTimer_1_0</twBEL></twPathDel><twLogDel>1.911</twLogDel><twRouteDel>5.027</twRouteDel><twTotDel>6.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.599</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistTimer_1_0</twDest><twTotPathDel>6.908</twTotPathDel><twClkSkew dest = "0.498" src = "0.403">-0.095</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistTimer_1_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>n3807&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamDoneDelay_1</twComp><twBEL>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamPulseFound_1_5</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>HistEnDl_1&lt;0&gt;</twComp><twBEL>_n7319_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>_n7319_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>HistTimer_1&lt;0&gt;</twComp><twBEL>HistTimer_1_0</twBEL></twPathDel><twLogDel>1.911</twLogDel><twRouteDel>4.997</twRouteDel><twTotDel>6.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="118" iCriticalPaths="64" sType="EndPoint">Paths for end point HistAddra_1_2 (SLICE_X10Y62.A5), 118 paths
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.603</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">HistAddra_1_2</twDest><twTotPathDel>6.890</twTotPathDel><twClkSkew dest = "0.476" src = "0.403">-0.073</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>HistAddra_1_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X14Y70.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y70.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>n3807&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamDoneDelay_1</twComp><twBEL>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamPulseFound_1_5</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistEnDl_1&lt;0&gt;</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y62.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>HistAddra_1&lt;5&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>HistAddra_1&lt;5&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT62</twBEL><twBEL>HistAddra_1_2</twBEL></twPathDel><twLogDel>2.054</twLogDel><twRouteDel>4.836</twRouteDel><twTotDel>6.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.601</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistAddra_1_2</twDest><twTotPathDel>6.888</twTotPathDel><twClkSkew dest = "0.476" src = "0.403">-0.073</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistAddra_1_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>n3807&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamDoneDelay_1</twComp><twBEL>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamPulseFound_1_5</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistEnDl_1&lt;0&gt;</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y62.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>HistAddra_1&lt;5&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>HistAddra_1&lt;5&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT62</twBEL><twBEL>HistAddra_1_2</twBEL></twPathDel><twLogDel>2.054</twLogDel><twRouteDel>4.834</twRouteDel><twTotDel>6.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.571</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistAddra_1_2</twDest><twTotPathDel>6.858</twTotPathDel><twClkSkew dest = "0.476" src = "0.403">-0.073</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistAddra_1_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>n3807&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamDoneDelay_1</twComp><twBEL>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>Mmux_SlfTrgEdge[1][0][1]_SlfTrgEdge[1][0][0]_MUX_630_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamPulseFound_1_5</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistEnDl_1&lt;0&gt;</twComp><twBEL>HistInit[1]_Triplet[1][1][11]_AND_515_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y62.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>HistInit[1]_Triplet[1][1][11]_AND_515_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>HistAddra_1&lt;5&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>HistAddra_1&lt;5&gt;</twComp><twBEL>Mmux_HistAddra[1][9]_GND_8_o_mux_1157_OUT62</twBEL><twBEL>HistAddra_1_2</twBEL></twPathDel><twLogDel>2.054</twLogDel><twRouteDel>4.804</twRouteDel><twTotDel>6.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y33.ADDRBRDADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">InputDPRdAd_1_2</twSrc><twDest BELType="RAM">GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.174" src = "0.164">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>InputDPRdAd_1_2</twSrc><twDest BELType='RAM'>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>InputDPRdAd_1&lt;3&gt;</twComp><twBEL>InputDPRdAd_1_2</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y33.ADDRBRDADDR7</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>InputDPRdAd_1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y33.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y28.DIA6), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">Hist_Data_1_15</twSrc><twDest BELType="RAM">GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.261" src = "0.259">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Hist_Data_1_15</twSrc><twDest BELType='RAM'>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Hist_Data_1&lt;17&gt;</twComp><twBEL>Hist_Data_1_15</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y28.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Hist_Data_1&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y28.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y26.DIA5), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">Hist_Data_1_5</twSrc><twDest BELType="RAM">GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.263" src = "0.267">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Hist_Data_1_5</twSrc><twDest BELType='RAM'>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Hist_Data_1&lt;9&gt;</twComp><twBEL>Hist_Data_1_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Hist_Data_1&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="187"><twPinLimitBanner>Component Switching Limit Checks: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="188" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y20.CLKAWRCLK" clockNet="RxOutClk&lt;1&gt;"/><twPinLimit anchorID="189" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[1].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[1].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y25.CLKAWRCLK" clockNet="RxOutClk&lt;1&gt;"/><twPinLimit anchorID="190" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[2].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[2].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y18.CLKAWRCLK" clockNet="RxOutClk&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="191" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_rxioclkp_1_ = PERIOD TIMEGRP &quot;rxioclkp_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="192"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkp_1_ = PERIOD TIMEGRP &quot;rxioclkp_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="193"><twConstRollup name="TS_ClkB_P" fullName="TS_ClkB_P = PERIOD TIMEGRP &quot;ClkB_P&quot; 6.25 ns HIGH 50%;" type="origin" depth="0" requirement="6.250" prefType="period" actual="4.000" actualRollup="16.395" errors="0" errorRollup="30" items="0" itemsRollup="51925"/><twConstRollup name="TS_Sys_PLL_clkfx" fullName="TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 0.625 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="7.938" actualRollup="N/A" errors="0" errorRollup="0" items="28683" itemsRollup="0"/><twConstRollup name="TS_Sys_PLL_clk0" fullName="TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;" type="child" depth="1" requirement="6.250" prefType="period" actual="16.395" actualRollup="N/A" errors="30" errorRollup="0" items="23242" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="194"><twConstRollup name="TS_VXO_P" fullName="TS_VXO_P = PERIOD TIMEGRP &quot;VXO_P&quot; 6.25 ns HIGH 50%;" type="origin" depth="0" requirement="6.250" prefType="period" actual="2.500" actualRollup="10.485" errors="0" errorRollup="1" items="0" itemsRollup="11061"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /         0.5 HIGH 50%;" type="child" depth="1" requirement="12.500" prefType="period" actual="20.969" actualRollup="N/A" errors="1" errorRollup="0" items="11012" itemsRollup="0"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180&quot; TS_VXO_P / 2 PHASE         1.5625 ns HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0&quot; TS_VXO_P / 2 HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25         HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="2.507" actualRollup="N/A" errors="0" errorRollup="0" items="49" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="195"><twConstRollup name="TS_AFEDCO_P0" fullName="TS_AFEDCO_P0 = PERIOD TIMEGRP &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;" type="origin" depth="0" requirement="2.083" prefType="period" actual="0.925" actualRollup="1.992" errors="0" errorRollup="0" items="0" itemsRollup="28818"/><twConstRollup name="TS_rxioclkn_0_" fullName="TS_rxioclkn_0_ = PERIOD TIMEGRP &quot;rxioclkn_0_&quot; TS_AFEDCO_P0 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1" fullName="TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;" type="child" depth="1" requirement="6.249" prefType="period" actual="5.976" actualRollup="N/A" errors="0" errorRollup="0" items="28818" itemsRollup="0"/><twConstRollup name="TS_rxioclkp_0_" fullName="TS_rxioclkp_0_ = PERIOD TIMEGRP &quot;rxioclkp_0_&quot; TS_AFEDCO_P0 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="196"><twConstRollup name="TS_AFEDCO_P1" fullName="TS_AFEDCO_P1 = PERIOD TIMEGRP &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;" type="origin" depth="0" requirement="2.083" prefType="period" actual="0.925" actualRollup="2.430" errors="0" errorRollup="13" items="0" itemsRollup="28797"/><twConstRollup name="TS_rxioclkn_1_" fullName="TS_rxioclkn_1_ = PERIOD TIMEGRP &quot;rxioclkn_1_&quot; TS_AFEDCO_P1 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1" fullName="TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;" type="child" depth="1" requirement="6.249" prefType="period" actual="7.289" actualRollup="N/A" errors="13" errorRollup="0" items="28797" itemsRollup="0"/><twConstRollup name="TS_rxioclkp_1_" fullName="TS_rxioclkp_1_ = PERIOD TIMEGRP &quot;rxioclkp_1_&quot; TS_AFEDCO_P1 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="197">3</twUnmetConstCnt><twDataSheet anchorID="198" twNameLen="15"><twClk2SUList anchorID="199" twDestWidth="11"><twDest>AFEDCO_N&lt;0&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;0&gt;</twSrc><twRiseRise>5.976</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;0&gt;</twSrc><twRiseRise>5.976</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="200" twDestWidth="11"><twDest>AFEDCO_N&lt;1&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;1&gt;</twSrc><twRiseRise>7.289</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;1&gt;</twSrc><twRiseRise>7.289</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="201" twDestWidth="11"><twDest>AFEDCO_P&lt;0&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;0&gt;</twSrc><twRiseRise>5.976</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;0&gt;</twSrc><twRiseRise>5.976</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="202" twDestWidth="11"><twDest>AFEDCO_P&lt;1&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;1&gt;</twSrc><twRiseRise>7.289</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;1&gt;</twSrc><twRiseRise>7.289</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="203" twDestWidth="6"><twDest>ClkB_N</twDest><twClk2SU><twSrc>ClkB_N</twSrc><twRiseRise>8.284</twRiseRise><twFallFall>1.336</twFallFall></twClk2SU><twClk2SU><twSrc>ClkB_P</twSrc><twRiseRise>8.284</twRiseRise><twFallFall>1.336</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="204" twDestWidth="6"><twDest>ClkB_P</twDest><twClk2SU><twSrc>ClkB_N</twSrc><twRiseRise>8.284</twRiseRise><twFallFall>1.336</twFallFall></twClk2SU><twClk2SU><twSrc>ClkB_P</twSrc><twRiseRise>8.284</twRiseRise><twFallFall>1.336</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="205" twDestWidth="5"><twDest>VXO_N</twDest><twClk2SU><twSrc>VXO_N</twSrc><twRiseRise>12.122</twRiseRise></twClk2SU><twClk2SU><twSrc>VXO_P</twSrc><twRiseRise>12.122</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="206" twDestWidth="5"><twDest>VXO_P</twDest><twClk2SU><twSrc>VXO_N</twSrc><twRiseRise>12.122</twRiseRise></twClk2SU><twClk2SU><twSrc>VXO_P</twSrc><twRiseRise>12.122</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="207"><twErrCnt>44</twErrCnt><twScore>53545</twScore><twSetupScore>53545</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>120601</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28616</twConnCnt></twConstCov><twStats anchorID="208"><twMinPer>20.969</twMinPer><twFootnote number="1" /><twMaxFreq>47.689</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Jul 15 13:30:35 2022 </twTimestamp></twFoot><twClientInfo anchorID="209"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 559 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
