// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_pp0_stage0 = 40'd16;
parameter    ap_ST_fsm_state9 = 40'd32;
parameter    ap_ST_fsm_state10 = 40'd64;
parameter    ap_ST_fsm_state11 = 40'd128;
parameter    ap_ST_fsm_state12 = 40'd256;
parameter    ap_ST_fsm_state13 = 40'd512;
parameter    ap_ST_fsm_state14 = 40'd1024;
parameter    ap_ST_fsm_state15 = 40'd2048;
parameter    ap_ST_fsm_state16 = 40'd4096;
parameter    ap_ST_fsm_state17 = 40'd8192;
parameter    ap_ST_fsm_state18 = 40'd16384;
parameter    ap_ST_fsm_state19 = 40'd32768;
parameter    ap_ST_fsm_state20 = 40'd65536;
parameter    ap_ST_fsm_state21 = 40'd131072;
parameter    ap_ST_fsm_state22 = 40'd262144;
parameter    ap_ST_fsm_state23 = 40'd524288;
parameter    ap_ST_fsm_state24 = 40'd1048576;
parameter    ap_ST_fsm_state25 = 40'd2097152;
parameter    ap_ST_fsm_state26 = 40'd4194304;
parameter    ap_ST_fsm_state27 = 40'd8388608;
parameter    ap_ST_fsm_state28 = 40'd16777216;
parameter    ap_ST_fsm_state29 = 40'd33554432;
parameter    ap_ST_fsm_state30 = 40'd67108864;
parameter    ap_ST_fsm_state31 = 40'd134217728;
parameter    ap_ST_fsm_state32 = 40'd268435456;
parameter    ap_ST_fsm_state33 = 40'd536870912;
parameter    ap_ST_fsm_state34 = 40'd1073741824;
parameter    ap_ST_fsm_state35 = 40'd2147483648;
parameter    ap_ST_fsm_state36 = 40'd4294967296;
parameter    ap_ST_fsm_state37 = 40'd8589934592;
parameter    ap_ST_fsm_state38 = 40'd17179869184;
parameter    ap_ST_fsm_state39 = 40'd34359738368;
parameter    ap_ST_fsm_state40 = 40'd68719476736;
parameter    ap_ST_fsm_state41 = 40'd137438953472;
parameter    ap_ST_fsm_state42 = 40'd274877906944;
parameter    ap_ST_fsm_state43 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] sX_2;
reg   [31:0] sY_2;
reg   [31:0] pY_2;
reg   [31:0] pX_2;
reg   [8:0] layer_in_V_7_address0;
reg    layer_in_V_7_ce0;
reg    layer_in_V_7_we0;
wire   [15:0] layer_in_V_7_q0;
wire   [8:0] w9_V_address0;
reg    w9_V_ce0;
wire   [382:0] w9_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln208_fu_2708_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state42;
reg   [15:0] acc_V_63_0_reg_1275;
reg   [15:0] acc_V_62_0_reg_1288;
reg   [15:0] acc_V_61_0_reg_1301;
reg   [15:0] acc_V_60_0_reg_1314;
reg   [15:0] acc_V_59_0_reg_1327;
reg   [15:0] acc_V_58_0_reg_1340;
reg   [15:0] acc_V_57_0_reg_1353;
reg   [15:0] acc_V_56_0_reg_1366;
reg   [15:0] acc_V_55_0_reg_1379;
reg   [15:0] acc_V_54_0_reg_1392;
reg   [15:0] acc_V_53_0_reg_1405;
reg   [15:0] acc_V_52_0_reg_1418;
reg   [15:0] acc_V_51_0_reg_1431;
reg   [15:0] acc_V_50_0_reg_1444;
reg   [15:0] acc_V_49_0_reg_1457;
reg   [15:0] acc_V_48_0_reg_1470;
reg   [15:0] acc_V_47_0_reg_1483;
reg   [15:0] acc_V_46_0_reg_1496;
reg   [15:0] acc_V_45_0_reg_1509;
reg   [15:0] acc_V_44_0_reg_1522;
reg   [15:0] acc_V_43_0_reg_1535;
reg   [15:0] acc_V_42_0_reg_1548;
reg   [15:0] acc_V_41_0_reg_1561;
reg   [15:0] acc_V_40_0_reg_1574;
reg   [15:0] acc_V_39_0_reg_1587;
reg   [15:0] acc_V_38_0_reg_1600;
reg   [15:0] acc_V_37_0_reg_1613;
reg   [15:0] acc_V_36_0_reg_1626;
reg   [15:0] acc_V_35_0_reg_1639;
reg   [15:0] acc_V_34_0_reg_1652;
reg   [15:0] acc_V_33_0_reg_1665;
reg   [15:0] acc_V_32_0_reg_1678;
reg   [15:0] acc_V_31_0_reg_1691;
reg   [15:0] acc_V_30_0_reg_1704;
reg   [15:0] acc_V_29_0_reg_1717;
reg   [15:0] acc_V_28_0_reg_1730;
reg   [15:0] acc_V_27_0_reg_1743;
reg   [15:0] acc_V_26_0_reg_1756;
reg   [15:0] acc_V_25_0_reg_1769;
reg   [15:0] acc_V_24_0_reg_1782;
reg   [15:0] acc_V_23_0_reg_1795;
reg   [15:0] acc_V_22_0_reg_1808;
reg   [15:0] acc_V_21_0_reg_1821;
reg   [15:0] acc_V_20_0_reg_1834;
reg   [15:0] acc_V_19_0_reg_1847;
reg   [15:0] acc_V_18_0_reg_1860;
reg   [15:0] acc_V_17_0_reg_1873;
reg   [15:0] acc_V_16_0_reg_1886;
reg   [15:0] acc_V_15_0_reg_1899;
reg   [15:0] acc_V_14_0_reg_1912;
reg   [15:0] acc_V_13_0_reg_1925;
reg   [15:0] acc_V_12_0_reg_1938;
reg   [15:0] acc_V_11_0_reg_1951;
reg   [15:0] acc_V_10_0_reg_1964;
reg   [15:0] acc_V_9_0_reg_1977;
reg   [15:0] acc_V_8_0_reg_1990;
reg   [15:0] acc_V_7_0_reg_2003;
reg   [15:0] acc_V_6_0_reg_2016;
reg   [15:0] acc_V_5_0_reg_2029;
reg   [15:0] acc_V_4_0_reg_2042;
reg   [15:0] acc_V_3_0_reg_2055;
reg   [15:0] acc_V_2_0_reg_2068;
reg   [15:0] acc_V_1_0_reg_2081;
reg   [15:0] acc_V_0_0_reg_2094;
reg   [8:0] in_index_reg_2107;
reg    ap_block_state1;
wire   [8:0] i_fu_2702_p2;
reg   [8:0] i_reg_4331;
wire    ap_CS_fsm_state2;
wire   [5:0] i1_fu_2714_p2;
reg    ap_block_state3;
wire   [0:0] icmp_ln215_fu_2725_p2;
reg   [0:0] icmp_ln215_reg_4344;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done;
wire   [0:0] icmp_ln215_1_fu_2731_p2;
reg   [0:0] icmp_ln215_1_reg_4349;
wire   [0:0] and_ln215_2_fu_2781_p2;
reg   [0:0] and_ln215_2_reg_4354;
wire   [0:0] icmp_ln336_fu_2787_p2;
reg   [0:0] icmp_ln336_reg_4358;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln336_reg_4358_pp0_iter1_reg;
reg   [0:0] icmp_ln336_reg_4358_pp0_iter2_reg;
wire   [8:0] ir_fu_2793_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [15:0] layer_in_V_7_load_reg_4377;
wire   [5:0] trunc_ln344_fu_2805_p1;
reg   [5:0] trunc_ln344_reg_4445;
reg   [5:0] tmp_6_reg_4450;
reg   [5:0] tmp_7_reg_4455;
reg   [5:0] tmp_8_reg_4460;
reg   [5:0] tmp_9_reg_4465;
reg   [5:0] tmp_1_reg_4470;
reg   [5:0] tmp_2_reg_4475;
reg   [5:0] tmp_3_reg_4480;
reg   [5:0] tmp_4_reg_4485;
reg   [5:0] tmp_10_reg_4490;
reg   [5:0] tmp_11_reg_4495;
reg   [5:0] tmp_12_reg_4500;
reg   [5:0] tmp_13_reg_4505;
reg   [5:0] tmp_14_reg_4510;
reg   [5:0] tmp_15_reg_4515;
reg   [5:0] tmp_16_reg_4520;
reg   [5:0] tmp_17_reg_4525;
reg   [5:0] tmp_18_reg_4530;
reg   [5:0] tmp_19_reg_4535;
reg   [5:0] tmp_20_reg_4540;
reg   [5:0] tmp_21_reg_4545;
reg   [5:0] tmp_22_reg_4550;
reg   [5:0] tmp_23_reg_4555;
reg   [5:0] tmp_24_reg_4560;
reg   [5:0] tmp_25_reg_4565;
reg   [5:0] tmp_26_reg_4570;
reg   [5:0] tmp_27_reg_4575;
reg   [5:0] tmp_28_reg_4580;
reg   [5:0] tmp_29_reg_4585;
reg   [5:0] tmp_30_reg_4590;
reg   [5:0] tmp_31_reg_4595;
reg   [5:0] tmp_32_reg_4600;
reg   [5:0] tmp_33_reg_4605;
reg   [5:0] tmp_34_reg_4610;
reg   [5:0] tmp_35_reg_4615;
reg   [5:0] tmp_36_reg_4620;
reg   [5:0] tmp_37_reg_4625;
reg   [5:0] tmp_38_reg_4630;
reg   [5:0] tmp_39_reg_4635;
reg   [5:0] tmp_40_reg_4640;
reg   [5:0] tmp_41_reg_4645;
reg   [5:0] tmp_42_reg_4650;
reg   [5:0] tmp_43_reg_4655;
reg   [5:0] tmp_44_reg_4660;
reg   [5:0] tmp_45_reg_4665;
reg   [5:0] tmp_46_reg_4670;
reg   [5:0] tmp_47_reg_4675;
reg   [5:0] tmp_48_reg_4680;
reg   [5:0] tmp_49_reg_4685;
reg   [5:0] tmp_50_reg_4690;
reg   [5:0] tmp_51_reg_4695;
reg   [5:0] tmp_52_reg_4700;
reg   [5:0] tmp_53_reg_4705;
reg   [5:0] tmp_54_reg_4710;
reg   [5:0] tmp_55_reg_4715;
reg   [5:0] tmp_56_reg_4720;
reg   [5:0] tmp_57_reg_4725;
reg   [5:0] tmp_58_reg_4730;
reg   [5:0] tmp_59_reg_4735;
reg   [5:0] tmp_60_reg_4740;
reg   [5:0] tmp_61_reg_4745;
reg   [5:0] tmp_62_reg_4750;
reg   [5:0] tmp_63_reg_4755;
reg   [4:0] tmp_64_reg_4760;
wire   [15:0] acc_0_V_fu_3443_p2;
reg    ap_enable_reg_pp0_iter3;
wire   [15:0] acc_1_V_fu_3449_p2;
wire   [15:0] acc_2_V_fu_3455_p2;
wire   [15:0] acc_3_V_fu_3461_p2;
wire   [15:0] acc_4_V_fu_3467_p2;
wire   [15:0] acc_5_V_fu_3473_p2;
wire   [15:0] acc_6_V_fu_3479_p2;
wire   [15:0] acc_7_V_fu_3485_p2;
wire   [15:0] acc_8_V_fu_3491_p2;
wire   [15:0] acc_9_V_fu_3497_p2;
wire   [15:0] acc_10_V_fu_3503_p2;
wire   [15:0] acc_11_V_fu_3509_p2;
wire   [15:0] acc_12_V_fu_3515_p2;
wire   [15:0] acc_13_V_fu_3521_p2;
wire   [15:0] acc_14_V_fu_3527_p2;
wire   [15:0] acc_15_V_fu_3533_p2;
wire   [15:0] acc_16_V_fu_3539_p2;
wire   [15:0] acc_17_V_fu_3545_p2;
wire   [15:0] acc_18_V_fu_3551_p2;
wire   [15:0] acc_19_V_fu_3557_p2;
wire   [15:0] acc_20_V_fu_3563_p2;
wire   [15:0] acc_21_V_fu_3569_p2;
wire   [15:0] acc_22_V_fu_3575_p2;
wire   [15:0] acc_23_V_fu_3581_p2;
wire   [15:0] acc_24_V_fu_3587_p2;
wire   [15:0] acc_25_V_fu_3593_p2;
wire   [15:0] acc_26_V_fu_3599_p2;
wire   [15:0] acc_27_V_fu_3605_p2;
wire   [15:0] acc_28_V_fu_3611_p2;
wire   [15:0] acc_29_V_fu_3617_p2;
wire   [15:0] acc_30_V_fu_3623_p2;
wire   [15:0] acc_31_V_fu_3629_p2;
wire   [15:0] acc_32_V_fu_3635_p2;
wire   [15:0] acc_33_V_fu_3641_p2;
wire   [15:0] acc_34_V_fu_3647_p2;
wire   [15:0] acc_35_V_fu_3653_p2;
wire   [15:0] acc_36_V_fu_3659_p2;
wire   [15:0] acc_37_V_fu_3665_p2;
wire   [15:0] acc_38_V_fu_3671_p2;
wire   [15:0] acc_39_V_fu_3677_p2;
wire   [15:0] acc_40_V_fu_3683_p2;
wire   [15:0] acc_41_V_fu_3689_p2;
wire   [15:0] acc_42_V_fu_3695_p2;
wire   [15:0] acc_43_V_fu_3701_p2;
wire   [15:0] acc_44_V_fu_3707_p2;
wire   [15:0] acc_45_V_fu_3713_p2;
wire   [15:0] acc_46_V_fu_3719_p2;
wire   [15:0] acc_47_V_fu_3725_p2;
wire   [15:0] acc_48_V_fu_3731_p2;
wire   [15:0] acc_49_V_fu_3737_p2;
wire   [15:0] acc_50_V_fu_3743_p2;
wire   [15:0] acc_51_V_fu_3749_p2;
wire   [15:0] acc_52_V_fu_3755_p2;
wire   [15:0] acc_53_V_fu_3761_p2;
wire   [15:0] acc_54_V_fu_3767_p2;
wire   [15:0] acc_55_V_fu_3773_p2;
wire   [15:0] acc_56_V_fu_3779_p2;
wire   [15:0] acc_57_V_fu_3785_p2;
wire   [15:0] acc_58_V_fu_3791_p2;
wire   [15:0] acc_59_V_fu_3797_p2;
wire   [15:0] acc_60_V_fu_3803_p2;
wire   [15:0] acc_61_V_fu_3809_p2;
wire   [15:0] acc_62_V_fu_3815_p2;
wire   [15:0] acc_63_V_fu_3821_p2;
wire   [6:0] i_ic_fu_3833_p2;
reg   [6:0] i_ic_reg_5088;
wire    ap_CS_fsm_state41;
wire   [0:0] icmp_ln226_fu_3827_p2;
wire   [0:0] icmp_ln237_fu_3844_p2;
reg   [0:0] icmp_ln237_reg_5098;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg   [4:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [5:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
wire   [15:0] layer_out_i_q0;
reg   [5:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_idle;
wire   [4:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_data_V_ce0;
wire   [8:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_output_V_we0;
wire   [15:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_output_V_d0;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2264_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2264_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call8;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call8;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call8;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call8;
wire    ap_block_pp0_stage0_11001_ignoreCallOp301;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2270_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2270_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call10;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call10;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call10;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call10;
wire    ap_block_pp0_stage0_11001_ignoreCallOp302;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2276_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2276_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call12;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call12;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call12;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call12;
wire    ap_block_pp0_stage0_11001_ignoreCallOp303;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2282_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2282_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call14;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call14;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call14;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call14;
wire    ap_block_pp0_stage0_11001_ignoreCallOp304;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2288_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2288_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call16;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call16;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call16;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call16;
wire    ap_block_pp0_stage0_11001_ignoreCallOp305;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2294_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2294_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call18;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call18;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call18;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call18;
wire    ap_block_pp0_stage0_11001_ignoreCallOp306;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2300_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2300_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call20;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call20;
wire    ap_block_pp0_stage0_11001_ignoreCallOp307;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2306_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2306_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call22;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call22;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call22;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call22;
wire    ap_block_pp0_stage0_11001_ignoreCallOp308;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2312_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2312_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call24;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call24;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call24;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call24;
wire    ap_block_pp0_stage0_11001_ignoreCallOp309;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2318_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2318_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call26;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call26;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call26;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call26;
wire    ap_block_pp0_stage0_11001_ignoreCallOp310;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2324_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2324_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call28;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call28;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call28;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call28;
wire    ap_block_pp0_stage0_11001_ignoreCallOp311;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2330_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2330_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call30;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call30;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call30;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call30;
wire    ap_block_pp0_stage0_11001_ignoreCallOp312;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2336_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2336_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call32;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call32;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call32;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call32;
wire    ap_block_pp0_stage0_11001_ignoreCallOp313;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2342_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2342_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call34;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call34;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call34;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call34;
wire    ap_block_pp0_stage0_11001_ignoreCallOp314;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2348_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2348_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call36;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call36;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call36;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call36;
wire    ap_block_pp0_stage0_11001_ignoreCallOp315;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2354_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2354_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call38;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call38;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call38;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call38;
wire    ap_block_pp0_stage0_11001_ignoreCallOp316;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2360_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2360_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call40;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call40;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call40;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call40;
wire    ap_block_pp0_stage0_11001_ignoreCallOp317;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2366_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2366_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call42;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call42;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call42;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call42;
wire    ap_block_pp0_stage0_11001_ignoreCallOp318;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2372_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2372_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call44;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call44;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call44;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call44;
wire    ap_block_pp0_stage0_11001_ignoreCallOp319;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2378_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2378_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call46;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call46;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call46;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call46;
wire    ap_block_pp0_stage0_11001_ignoreCallOp320;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2384_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2384_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call48;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call48;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call48;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call48;
wire    ap_block_pp0_stage0_11001_ignoreCallOp321;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2390_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2390_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call50;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call50;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call50;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call50;
wire    ap_block_pp0_stage0_11001_ignoreCallOp322;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2396_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2396_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call52;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call52;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call52;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call52;
wire    ap_block_pp0_stage0_11001_ignoreCallOp323;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2402_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2402_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call54;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call54;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call54;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call54;
wire    ap_block_pp0_stage0_11001_ignoreCallOp324;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2408_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2408_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call56;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call56;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call56;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call56;
wire    ap_block_pp0_stage0_11001_ignoreCallOp325;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2414_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2414_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call58;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call58;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call58;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call58;
wire    ap_block_pp0_stage0_11001_ignoreCallOp326;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2420_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2420_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call60;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call60;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call60;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call60;
wire    ap_block_pp0_stage0_11001_ignoreCallOp327;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2426_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2426_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call62;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call62;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call62;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call62;
wire    ap_block_pp0_stage0_11001_ignoreCallOp328;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2432_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2432_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call64;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call64;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call64;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call64;
wire    ap_block_pp0_stage0_11001_ignoreCallOp329;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2438_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2438_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call66;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call66;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call66;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call66;
wire    ap_block_pp0_stage0_11001_ignoreCallOp330;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2444_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2444_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call68;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call68;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call68;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call68;
wire    ap_block_pp0_stage0_11001_ignoreCallOp331;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2450_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2450_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call70;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call70;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call70;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call70;
wire    ap_block_pp0_stage0_11001_ignoreCallOp332;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2456_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2456_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call72;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call72;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call72;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call72;
wire    ap_block_pp0_stage0_11001_ignoreCallOp333;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2462_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2462_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call74;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call74;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call74;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call74;
wire    ap_block_pp0_stage0_11001_ignoreCallOp334;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2468_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2468_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call76;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call76;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call76;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call76;
wire    ap_block_pp0_stage0_11001_ignoreCallOp335;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2474_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2474_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call78;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call78;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call78;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call78;
wire    ap_block_pp0_stage0_11001_ignoreCallOp336;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2480_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2480_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call80;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call80;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call80;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call80;
wire    ap_block_pp0_stage0_11001_ignoreCallOp337;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2486_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2486_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call82;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call82;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call82;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call82;
wire    ap_block_pp0_stage0_11001_ignoreCallOp338;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2492_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2492_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call84;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call84;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call84;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call84;
wire    ap_block_pp0_stage0_11001_ignoreCallOp339;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2498_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2498_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call86;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call86;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call86;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call86;
wire    ap_block_pp0_stage0_11001_ignoreCallOp340;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2504_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2504_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call88;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call88;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call88;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call88;
wire    ap_block_pp0_stage0_11001_ignoreCallOp341;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2510_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2510_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call90;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call90;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call90;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call90;
wire    ap_block_pp0_stage0_11001_ignoreCallOp342;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2516_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2516_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call92;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call92;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call92;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call92;
wire    ap_block_pp0_stage0_11001_ignoreCallOp343;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2522_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2522_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call94;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call94;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call94;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call94;
wire    ap_block_pp0_stage0_11001_ignoreCallOp344;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2528_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2528_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call96;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call96;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call96;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call96;
wire    ap_block_pp0_stage0_11001_ignoreCallOp345;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2534_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2534_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call98;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call98;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call98;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call98;
wire    ap_block_pp0_stage0_11001_ignoreCallOp346;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2540_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2540_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call100;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call100;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call100;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call100;
wire    ap_block_pp0_stage0_11001_ignoreCallOp347;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2546_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2546_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call102;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call102;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call102;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call102;
wire    ap_block_pp0_stage0_11001_ignoreCallOp348;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2552_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2552_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call104;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call104;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call104;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call104;
wire    ap_block_pp0_stage0_11001_ignoreCallOp349;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2558_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2558_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call106;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call106;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call106;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call106;
wire    ap_block_pp0_stage0_11001_ignoreCallOp350;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2564_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2564_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call108;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call108;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call108;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call108;
wire    ap_block_pp0_stage0_11001_ignoreCallOp351;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2570_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2570_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call110;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call110;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call110;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call110;
wire    ap_block_pp0_stage0_11001_ignoreCallOp352;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2576_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2576_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call112;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call112;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call112;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call112;
wire    ap_block_pp0_stage0_11001_ignoreCallOp353;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2582_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2582_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call114;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call114;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call114;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call114;
wire    ap_block_pp0_stage0_11001_ignoreCallOp354;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2588_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2588_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call116;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call116;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call116;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call116;
wire    ap_block_pp0_stage0_11001_ignoreCallOp355;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2594_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2594_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call118;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call118;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call118;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call118;
wire    ap_block_pp0_stage0_11001_ignoreCallOp356;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2600_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2600_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call120;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call120;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call120;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call120;
wire    ap_block_pp0_stage0_11001_ignoreCallOp357;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2606_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2606_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call122;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call122;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call122;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call122;
wire    ap_block_pp0_stage0_11001_ignoreCallOp358;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2612_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2612_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call124;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call124;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call124;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call124;
wire    ap_block_pp0_stage0_11001_ignoreCallOp359;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2618_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2618_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call126;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call126;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call126;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call126;
wire    ap_block_pp0_stage0_11001_ignoreCallOp360;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2624_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2624_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call128;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call128;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call128;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call128;
wire    ap_block_pp0_stage0_11001_ignoreCallOp361;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2630_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2630_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call130;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call130;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call130;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call130;
wire    ap_block_pp0_stage0_11001_ignoreCallOp362;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2636_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2636_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call132;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call132;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call132;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call132;
wire    ap_block_pp0_stage0_11001_ignoreCallOp363;
wire   [5:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2642_w_V;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2642_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2642_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call135;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call135;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call135;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call135;
wire    ap_block_pp0_stage0_11001_ignoreCallOp365;
reg   [8:0] i_0_i_reg_1253;
wire    ap_CS_fsm_state43;
reg   [5:0] i1_0_i_reg_1264;
wire   [0:0] icmp_ln206_fu_2696_p2;
reg   [6:0] i_ic_0_i_reg_2118;
wire    ap_CS_fsm_state40;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_start_reg;
reg    ap_block_state3_ignore_call4;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln210_fu_2720_p1;
wire   [63:0] zext_ln344_fu_2799_p1;
wire   [63:0] zext_ln228_fu_3839_p1;
wire   [31:0] select_ln252_fu_3868_p3;
wire   [31:0] add_ln245_fu_3909_p2;
wire   [0:0] icmp_ln241_fu_3903_p2;
wire   [31:0] add_ln250_fu_3850_p2;
reg   [31:0] pX_8_loc_0_fu_648;
reg   [31:0] sX_8_loc_0_fu_652;
reg   [31:0] pY_8_loc_0_fu_656;
reg   [31:0] sY_8_loc_0_fu_660;
wire   [31:0] select_ln247_fu_3927_p3;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire   [30:0] tmp_5_fu_2737_p4;
wire   [30:0] tmp_65_fu_2753_p4;
wire   [0:0] icmp_ln215_2_fu_2747_p2;
wire   [0:0] icmp_ln215_3_fu_2763_p2;
wire   [0:0] and_ln215_1_fu_2775_p2;
wire   [0:0] and_ln215_fu_2769_p2;
wire   [31:0] add_ln252_fu_3862_p2;
wire   [31:0] add_ln247_fu_3921_p2;
reg   [39:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2574;
reg    ap_condition_2579;
reg    ap_condition_2593;
reg    ap_condition_2598;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 40'd1;
#0 sX_2 = 32'd0;
#0 sY_2 = 32'd0;
#0 pY_2 = 32'd0;
#0 pX_2 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_start_reg = 1'b0;
end

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layebom #(
    .DataWidth( 16 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
layer_in_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_7_address0),
    .ce0(layer_in_V_7_ce0),
    .we0(layer_in_V_7_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_output_V_d0),
    .q0(layer_in_V_7_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_w9_V #(
    .DataWidth( 383 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
w9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w9_V_address0),
    .ce0(w9_V_ce0),
    .q0(w9_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdbpm #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layec6D #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_output_V_d0),
    .output_V_q0(layer_in_V_7_q0)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2264(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(trunc_ln344_reg_4445),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2264_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2264_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_6_reg_4450),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2270_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2270_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_7_reg_4455),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2276_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2276_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2282(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_8_reg_4460),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2282_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2282_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2288(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_9_reg_4465),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2288_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2288_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_1_reg_4470),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2294_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2294_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2300(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_2_reg_4475),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2300_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2300_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2306(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_3_reg_4480),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2306_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2306_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2312(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_4_reg_4485),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2312_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2312_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2318(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_10_reg_4490),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2318_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2318_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2324(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_11_reg_4495),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2324_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2324_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2330(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_12_reg_4500),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2330_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2330_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2336(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_13_reg_4505),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2336_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2336_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2342(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_14_reg_4510),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2342_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2342_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2348(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_15_reg_4515),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2348_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2348_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_16_reg_4520),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2354_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2354_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2360(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_17_reg_4525),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2360_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2360_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2366(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_18_reg_4530),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2366_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2366_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2372(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_19_reg_4535),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2372_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2372_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2378(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_20_reg_4540),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2378_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2378_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2384(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_21_reg_4545),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2384_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2384_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2390(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_22_reg_4550),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2390_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2390_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2396(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_23_reg_4555),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2396_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2396_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2402(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_24_reg_4560),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2402_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2402_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2408(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_25_reg_4565),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2408_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2408_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2414(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_26_reg_4570),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2414_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2414_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2420(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_27_reg_4575),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2420_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2420_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2426(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_28_reg_4580),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2426_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2426_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2432(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_29_reg_4585),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2432_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2432_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2438(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_30_reg_4590),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2438_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2438_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2444(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_31_reg_4595),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2444_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2444_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2450(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_32_reg_4600),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2450_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2450_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2456(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_33_reg_4605),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2456_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2456_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2462(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_34_reg_4610),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2462_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2462_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2468(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_35_reg_4615),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2468_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2468_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2474(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_36_reg_4620),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2474_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2474_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2480(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_37_reg_4625),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2480_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2480_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2486(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_38_reg_4630),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2486_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2486_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2492(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_39_reg_4635),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2492_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2492_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2498(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_40_reg_4640),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2498_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2498_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2504(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_41_reg_4645),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2504_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2504_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2510(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_42_reg_4650),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2510_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2510_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2516(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_43_reg_4655),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2516_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2516_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2522(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_44_reg_4660),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2522_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2522_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2528(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_45_reg_4665),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2528_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2528_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2534(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_46_reg_4670),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2534_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2534_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2540(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_47_reg_4675),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2540_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2540_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2546(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_48_reg_4680),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2546_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2546_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2552(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_49_reg_4685),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2552_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2552_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2558(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_50_reg_4690),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2558_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2558_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2564(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_51_reg_4695),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2564_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2564_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2570(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_52_reg_4700),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2570_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2570_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2576(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_53_reg_4705),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2576_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2576_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2582(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_54_reg_4710),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2582_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2582_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2588(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_55_reg_4715),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2588_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2588_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2594(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_56_reg_4720),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2594_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2594_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2600(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_57_reg_4725),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2600_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2600_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2606(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_58_reg_4730),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2606_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2606_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2612(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_59_reg_4735),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2612_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2612_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2618(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_60_reg_4740),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2618_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2618_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2624(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_61_reg_4745),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2624_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2624_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2630(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_62_reg_4750),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2630_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2630_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2636(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(tmp_63_reg_4755),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2636_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2636_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2642(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_7_load_reg_4377),
    .w_V(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2642_w_V),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2642_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2642_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln206_fu_2696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state5)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_start_reg <= 1'b0;
    end else begin
        if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2708_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2708_p2 == 1'd1))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_0_0_reg_2094 <= acc_0_V_fu_3443_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_2094 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_10_0_reg_1964 <= acc_10_V_fu_3503_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_1964 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_11_0_reg_1951 <= acc_11_V_fu_3509_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_1951 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_12_0_reg_1938 <= acc_12_V_fu_3515_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_1938 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_13_0_reg_1925 <= acc_13_V_fu_3521_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_1925 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_14_0_reg_1912 <= acc_14_V_fu_3527_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_1912 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_15_0_reg_1899 <= acc_15_V_fu_3533_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_1899 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_16_0_reg_1886 <= acc_16_V_fu_3539_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_1886 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_17_0_reg_1873 <= acc_17_V_fu_3545_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_1873 <= 16'd65152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_18_0_reg_1860 <= acc_18_V_fu_3551_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_1860 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_19_0_reg_1847 <= acc_19_V_fu_3557_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_1847 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_1_0_reg_2081 <= acc_1_V_fu_3449_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_2081 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_20_0_reg_1834 <= acc_20_V_fu_3563_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_1834 <= 16'd64896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_21_0_reg_1821 <= acc_21_V_fu_3569_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_1821 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_22_0_reg_1808 <= acc_22_V_fu_3575_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_1808 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_23_0_reg_1795 <= acc_23_V_fu_3581_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_1795 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_24_0_reg_1782 <= acc_24_V_fu_3587_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_1782 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_25_0_reg_1769 <= acc_25_V_fu_3593_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_1769 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_26_0_reg_1756 <= acc_26_V_fu_3599_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_1756 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_27_0_reg_1743 <= acc_27_V_fu_3605_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_1743 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_28_0_reg_1730 <= acc_28_V_fu_3611_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_1730 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_29_0_reg_1717 <= acc_29_V_fu_3617_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_1717 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_2_0_reg_2068 <= acc_2_V_fu_3455_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_2068 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_30_0_reg_1704 <= acc_30_V_fu_3623_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_1704 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_31_0_reg_1691 <= acc_31_V_fu_3629_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_1691 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_32_0_reg_1678 <= acc_32_V_fu_3635_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_32_0_reg_1678 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_33_0_reg_1665 <= acc_33_V_fu_3641_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_33_0_reg_1665 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_34_0_reg_1652 <= acc_34_V_fu_3647_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_34_0_reg_1652 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_35_0_reg_1639 <= acc_35_V_fu_3653_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_35_0_reg_1639 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_36_0_reg_1626 <= acc_36_V_fu_3659_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_36_0_reg_1626 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_37_0_reg_1613 <= acc_37_V_fu_3665_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_37_0_reg_1613 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_38_0_reg_1600 <= acc_38_V_fu_3671_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_38_0_reg_1600 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_39_0_reg_1587 <= acc_39_V_fu_3677_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_39_0_reg_1587 <= 16'd640;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_3_0_reg_2055 <= acc_3_V_fu_3461_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_2055 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_40_0_reg_1574 <= acc_40_V_fu_3683_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_40_0_reg_1574 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_41_0_reg_1561 <= acc_41_V_fu_3689_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_41_0_reg_1561 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_42_0_reg_1548 <= acc_42_V_fu_3695_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_42_0_reg_1548 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_43_0_reg_1535 <= acc_43_V_fu_3701_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_43_0_reg_1535 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_44_0_reg_1522 <= acc_44_V_fu_3707_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_44_0_reg_1522 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_45_0_reg_1509 <= acc_45_V_fu_3713_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_45_0_reg_1509 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_46_0_reg_1496 <= acc_46_V_fu_3719_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_46_0_reg_1496 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_47_0_reg_1483 <= acc_47_V_fu_3725_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_47_0_reg_1483 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_48_0_reg_1470 <= acc_48_V_fu_3731_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_48_0_reg_1470 <= 16'd64896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_49_0_reg_1457 <= acc_49_V_fu_3737_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_49_0_reg_1457 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_4_0_reg_2042 <= acc_4_V_fu_3467_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_2042 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_50_0_reg_1444 <= acc_50_V_fu_3743_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_50_0_reg_1444 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_51_0_reg_1431 <= acc_51_V_fu_3749_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_51_0_reg_1431 <= 16'd65152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_52_0_reg_1418 <= acc_52_V_fu_3755_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_52_0_reg_1418 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_53_0_reg_1405 <= acc_53_V_fu_3761_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_53_0_reg_1405 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_54_0_reg_1392 <= acc_54_V_fu_3767_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_54_0_reg_1392 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_55_0_reg_1379 <= acc_55_V_fu_3773_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_55_0_reg_1379 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_56_0_reg_1366 <= acc_56_V_fu_3779_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_56_0_reg_1366 <= 16'd64640;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_57_0_reg_1353 <= acc_57_V_fu_3785_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_57_0_reg_1353 <= 16'd65152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_58_0_reg_1340 <= acc_58_V_fu_3791_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_58_0_reg_1340 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_59_0_reg_1327 <= acc_59_V_fu_3797_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_59_0_reg_1327 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_5_0_reg_2029 <= acc_5_V_fu_3473_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_2029 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_60_0_reg_1314 <= acc_60_V_fu_3803_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_60_0_reg_1314 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_61_0_reg_1301 <= acc_61_V_fu_3809_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_61_0_reg_1301 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_62_0_reg_1288 <= acc_62_V_fu_3815_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_62_0_reg_1288 <= 16'd768;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_63_0_reg_1275 <= acc_63_V_fu_3821_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_63_0_reg_1275 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_6_0_reg_2016 <= acc_6_V_fu_3479_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_2016 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_7_0_reg_2003 <= acc_7_V_fu_3485_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_2003 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_8_0_reg_1990 <= acc_8_V_fu_3491_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_1990 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4358_pp0_iter2_reg == 1'd0))) begin
        acc_V_9_0_reg_1977 <= acc_9_V_fu_3497_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_1977 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln206_fu_2696_p2 == 1'd0))) begin
        i1_0_i_reg_1264 <= 6'd0;
    end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2708_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2708_p2 == 1'd0))) begin
        i1_0_i_reg_1264 <= i1_fu_2714_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        i_0_i_reg_1253 <= i_reg_4331;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_1253 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        i_ic_0_i_reg_2118 <= i_ic_reg_5088;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        i_ic_0_i_reg_2118 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln336_fu_2787_p2 == 1'd0))) begin
        in_index_reg_2107 <= ir_fu_2793_p2;
    end else if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_2107 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        if ((1'b1 == ap_condition_2579)) begin
            pX_2 <= 32'd0;
        end else if ((1'b1 == ap_condition_2574)) begin
            pX_2 <= add_ln250_fu_3850_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_5098 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        pX_8_loc_0_fu_648 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (((icmp_ln237_fu_3844_p2 == 1'd0) & (1'd0 == and_ln215_2_reg_4354)) | ((icmp_ln226_fu_3827_p2 == 1'd1) & (icmp_ln237_fu_3844_p2 == 1'd0))))) begin
        pX_8_loc_0_fu_648 <= add_ln250_fu_3850_p2;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pX_8_loc_0_fu_648 <= pX_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        if ((1'b1 == ap_condition_2598)) begin
            pY_2 <= 32'd0;
        end else if ((1'b1 == ap_condition_2593)) begin
            pY_2 <= add_ln245_fu_3909_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (((icmp_ln237_fu_3844_p2 == 1'd1) & (icmp_ln241_fu_3903_p2 == 1'd1) & (1'd0 == and_ln215_2_reg_4354)) | ((icmp_ln237_fu_3844_p2 == 1'd1) & (icmp_ln226_fu_3827_p2 == 1'd1) & (icmp_ln241_fu_3903_p2 == 1'd1))))) begin
        pY_8_loc_0_fu_656 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (((icmp_ln237_fu_3844_p2 == 1'd1) & (1'd0 == and_ln215_2_reg_4354) & (icmp_ln241_fu_3903_p2 == 1'd0)) | ((icmp_ln237_fu_3844_p2 == 1'd1) & (icmp_ln226_fu_3827_p2 == 1'd1) & (icmp_ln241_fu_3903_p2 == 1'd0))))) begin
        pY_8_loc_0_fu_656 <= add_ln245_fu_3909_p2;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pY_8_loc_0_fu_656 <= pY_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        if ((1'b1 == ap_condition_2579)) begin
            sX_2 <= 32'd0;
        end else if ((1'b1 == ap_condition_2574)) begin
            sX_2 <= select_ln252_fu_3868_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_5098 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        sX_8_loc_0_fu_652 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (((icmp_ln237_fu_3844_p2 == 1'd0) & (1'd0 == and_ln215_2_reg_4354)) | ((icmp_ln226_fu_3827_p2 == 1'd1) & (icmp_ln237_fu_3844_p2 == 1'd0))))) begin
        sX_8_loc_0_fu_652 <= select_ln252_fu_3868_p3;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        sX_8_loc_0_fu_652 <= sX_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (((icmp_ln237_fu_3844_p2 == 1'd1) & (icmp_ln241_fu_3903_p2 == 1'd1) & (1'd0 == and_ln215_2_reg_4354)) | ((icmp_ln237_fu_3844_p2 == 1'd1) & (icmp_ln226_fu_3827_p2 == 1'd1) & (icmp_ln241_fu_3903_p2 == 1'd1))))) begin
        sY_8_loc_0_fu_660 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (((icmp_ln237_fu_3844_p2 == 1'd1) & (1'd0 == and_ln215_2_reg_4354) & (icmp_ln241_fu_3903_p2 == 1'd0)) | ((icmp_ln237_fu_3844_p2 == 1'd1) & (icmp_ln226_fu_3827_p2 == 1'd1) & (icmp_ln241_fu_3903_p2 == 1'd0))))) begin
        sY_8_loc_0_fu_660 <= select_ln247_fu_3927_p3;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        sY_8_loc_0_fu_660 <= sY_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln215_2_reg_4354 <= and_ln215_2_fu_2781_p2;
        icmp_ln215_1_reg_4349 <= icmp_ln215_1_fu_2731_p2;
        icmp_ln215_reg_4344 <= icmp_ln215_fu_2725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln215_2_reg_4354) & (1'b1 == ap_CS_fsm_state41))) begin
        i_ic_reg_5088 <= i_ic_fu_3833_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4331 <= i_fu_2702_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ((icmp_ln226_fu_3827_p2 == 1'd1) | (1'd0 == and_ln215_2_reg_4354)))) begin
        icmp_ln237_reg_5098 <= icmp_ln237_fu_3844_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln336_reg_4358 <= icmp_ln336_fu_2787_p2;
        icmp_ln336_reg_4358_pp0_iter1_reg <= icmp_ln336_reg_4358;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln336_reg_4358_pp0_iter2_reg <= icmp_ln336_reg_4358_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln336_reg_4358 == 1'd0))) begin
        layer_in_V_7_load_reg_4377 <= layer_in_V_7_q0;
        tmp_10_reg_4490 <= {{w9_V_q0[59:54]}};
        tmp_11_reg_4495 <= {{w9_V_q0[65:60]}};
        tmp_12_reg_4500 <= {{w9_V_q0[71:66]}};
        tmp_13_reg_4505 <= {{w9_V_q0[77:72]}};
        tmp_14_reg_4510 <= {{w9_V_q0[83:78]}};
        tmp_15_reg_4515 <= {{w9_V_q0[89:84]}};
        tmp_16_reg_4520 <= {{w9_V_q0[95:90]}};
        tmp_17_reg_4525 <= {{w9_V_q0[101:96]}};
        tmp_18_reg_4530 <= {{w9_V_q0[107:102]}};
        tmp_19_reg_4535 <= {{w9_V_q0[113:108]}};
        tmp_1_reg_4470 <= {{w9_V_q0[35:30]}};
        tmp_20_reg_4540 <= {{w9_V_q0[119:114]}};
        tmp_21_reg_4545 <= {{w9_V_q0[125:120]}};
        tmp_22_reg_4550 <= {{w9_V_q0[131:126]}};
        tmp_23_reg_4555 <= {{w9_V_q0[137:132]}};
        tmp_24_reg_4560 <= {{w9_V_q0[143:138]}};
        tmp_25_reg_4565 <= {{w9_V_q0[149:144]}};
        tmp_26_reg_4570 <= {{w9_V_q0[155:150]}};
        tmp_27_reg_4575 <= {{w9_V_q0[161:156]}};
        tmp_28_reg_4580 <= {{w9_V_q0[167:162]}};
        tmp_29_reg_4585 <= {{w9_V_q0[173:168]}};
        tmp_2_reg_4475 <= {{w9_V_q0[41:36]}};
        tmp_30_reg_4590 <= {{w9_V_q0[179:174]}};
        tmp_31_reg_4595 <= {{w9_V_q0[185:180]}};
        tmp_32_reg_4600 <= {{w9_V_q0[191:186]}};
        tmp_33_reg_4605 <= {{w9_V_q0[197:192]}};
        tmp_34_reg_4610 <= {{w9_V_q0[203:198]}};
        tmp_35_reg_4615 <= {{w9_V_q0[209:204]}};
        tmp_36_reg_4620 <= {{w9_V_q0[215:210]}};
        tmp_37_reg_4625 <= {{w9_V_q0[221:216]}};
        tmp_38_reg_4630 <= {{w9_V_q0[227:222]}};
        tmp_39_reg_4635 <= {{w9_V_q0[233:228]}};
        tmp_3_reg_4480 <= {{w9_V_q0[47:42]}};
        tmp_40_reg_4640 <= {{w9_V_q0[239:234]}};
        tmp_41_reg_4645 <= {{w9_V_q0[245:240]}};
        tmp_42_reg_4650 <= {{w9_V_q0[251:246]}};
        tmp_43_reg_4655 <= {{w9_V_q0[257:252]}};
        tmp_44_reg_4660 <= {{w9_V_q0[263:258]}};
        tmp_45_reg_4665 <= {{w9_V_q0[269:264]}};
        tmp_46_reg_4670 <= {{w9_V_q0[275:270]}};
        tmp_47_reg_4675 <= {{w9_V_q0[281:276]}};
        tmp_48_reg_4680 <= {{w9_V_q0[287:282]}};
        tmp_49_reg_4685 <= {{w9_V_q0[293:288]}};
        tmp_4_reg_4485 <= {{w9_V_q0[53:48]}};
        tmp_50_reg_4690 <= {{w9_V_q0[299:294]}};
        tmp_51_reg_4695 <= {{w9_V_q0[305:300]}};
        tmp_52_reg_4700 <= {{w9_V_q0[311:306]}};
        tmp_53_reg_4705 <= {{w9_V_q0[317:312]}};
        tmp_54_reg_4710 <= {{w9_V_q0[323:318]}};
        tmp_55_reg_4715 <= {{w9_V_q0[329:324]}};
        tmp_56_reg_4720 <= {{w9_V_q0[335:330]}};
        tmp_57_reg_4725 <= {{w9_V_q0[341:336]}};
        tmp_58_reg_4730 <= {{w9_V_q0[347:342]}};
        tmp_59_reg_4735 <= {{w9_V_q0[353:348]}};
        tmp_60_reg_4740 <= {{w9_V_q0[359:354]}};
        tmp_61_reg_4745 <= {{w9_V_q0[365:360]}};
        tmp_62_reg_4750 <= {{w9_V_q0[371:366]}};
        tmp_63_reg_4755 <= {{w9_V_q0[377:372]}};
        tmp_64_reg_4760 <= {{w9_V_q0[382:378]}};
        tmp_6_reg_4450 <= {{w9_V_q0[11:6]}};
        tmp_7_reg_4455 <= {{w9_V_q0[17:12]}};
        tmp_8_reg_4460 <= {{w9_V_q0[23:18]}};
        tmp_9_reg_4465 <= {{w9_V_q0[29:24]}};
        trunc_ln344_reg_4445 <= trunc_ln344_fu_2805_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_5098 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        sY_2 <= sY_8_loc_0_fu_660;
    end
end

always @ (*) begin
    if ((icmp_ln336_fu_2787_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln206_fu_2696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2708_p2 == 1'd0))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2708_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2708_p2 == 1'd0))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp301) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2264_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2264_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp302) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2270_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2270_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp303) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2276_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2276_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp304) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2282_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2282_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp305) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2288_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2288_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp306) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2294_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2294_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp307) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2300_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2300_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp308) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2306_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2306_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp309) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2312_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2312_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp310) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2318_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2318_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp311) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2324_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2324_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp312) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2330_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2330_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp313) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2336_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2336_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp314) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2342_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2342_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp315) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2348_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2348_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp316) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2354_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2354_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp317))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2360_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2360_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp318))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2366_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2366_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp319))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2372_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2372_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp320))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2378_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2378_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp321))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2384_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2384_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp322))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2390_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2390_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp323))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2396_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2396_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp324))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2402_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2402_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp325))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2408_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2408_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp326))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2414_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2414_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp327))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2420_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2420_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp328))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2426_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2426_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp329))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2432_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2432_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp330))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2438_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2438_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp331))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2444_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2444_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp332))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2450_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2450_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp333))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2456_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2456_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp334))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2462_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2462_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp335))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2468_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2468_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp336))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2474_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2474_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp337))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2480_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2480_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp338))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2486_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2486_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp339))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2492_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2492_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp340))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2498_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2498_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp341))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2504_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2504_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp342))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2510_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2510_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp343))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2516_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2516_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp344))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2522_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2522_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp345))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2528_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2528_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp346))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2534_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2534_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp347))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2540_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2540_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp348))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2546_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2546_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp349))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2552_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2552_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp350))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2558_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2558_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp351))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2564_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2564_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp352))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2570_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2570_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp353))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2576_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2576_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp354))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2582_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2582_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp355))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2588_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2588_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp356))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2594_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2594_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp357))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2600_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2600_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp358))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2606_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2606_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp359))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2612_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2612_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp360))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2618_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2618_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp361))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2624_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2624_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp362))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2630_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2630_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp363))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2636_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2636_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp365))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2642_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2642_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln206_fu_2696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_7_address0 = zext_ln344_fu_2799_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_7_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_output_V_address0;
    end else begin
        layer_in_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_7_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_output_V_ce0;
    end else begin
        layer_in_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_7_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_output_V_we0;
    end else begin
        layer_in_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        layer_out_i_address0 = zext_ln228_fu_3839_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state40))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state40))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_d0 = acc_V_62_0_reg_1288;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_d0 = acc_V_60_0_reg_1314;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d0 = acc_V_58_0_reg_1340;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d0 = acc_V_56_0_reg_1366;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d0 = acc_V_54_0_reg_1392;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d0 = acc_V_52_0_reg_1418;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d0 = acc_V_50_0_reg_1444;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d0 = acc_V_48_0_reg_1470;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d0 = acc_V_46_0_reg_1496;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d0 = acc_V_44_0_reg_1522;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d0 = acc_V_42_0_reg_1548;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d0 = acc_V_40_0_reg_1574;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d0 = acc_V_38_0_reg_1600;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = acc_V_36_0_reg_1626;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = acc_V_34_0_reg_1652;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = acc_V_32_0_reg_1678;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = acc_V_30_0_reg_1704;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = acc_V_28_0_reg_1730;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = acc_V_26_0_reg_1756;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = acc_V_24_0_reg_1782;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = acc_V_22_0_reg_1808;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = acc_V_20_0_reg_1834;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = acc_V_18_0_reg_1860;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = acc_V_16_0_reg_1886;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = acc_V_14_0_reg_1912;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = acc_V_12_0_reg_1938;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = acc_V_10_0_reg_1964;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = acc_V_8_0_reg_1990;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = acc_V_6_0_reg_2016;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = acc_V_4_0_reg_2042;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = acc_V_2_0_reg_2068;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = acc_V_0_0_reg_2094;
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_d1 = acc_V_63_0_reg_1275;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_d1 = acc_V_61_0_reg_1301;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d1 = acc_V_59_0_reg_1327;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d1 = acc_V_57_0_reg_1353;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d1 = acc_V_55_0_reg_1379;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d1 = acc_V_53_0_reg_1405;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d1 = acc_V_51_0_reg_1431;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d1 = acc_V_49_0_reg_1457;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d1 = acc_V_47_0_reg_1483;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d1 = acc_V_45_0_reg_1509;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d1 = acc_V_43_0_reg_1535;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d1 = acc_V_41_0_reg_1561;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d1 = acc_V_39_0_reg_1587;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = acc_V_37_0_reg_1613;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = acc_V_35_0_reg_1639;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = acc_V_33_0_reg_1665;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = acc_V_31_0_reg_1691;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = acc_V_29_0_reg_1717;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = acc_V_27_0_reg_1743;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = acc_V_25_0_reg_1769;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = acc_V_23_0_reg_1795;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = acc_V_21_0_reg_1821;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = acc_V_19_0_reg_1847;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = acc_V_17_0_reg_1873;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = acc_V_15_0_reg_1899;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = acc_V_13_0_reg_1925;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = acc_V_11_0_reg_1951;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = acc_V_9_0_reg_1977;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = acc_V_7_0_reg_2003;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = acc_V_5_0_reg_2029;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = acc_V_3_0_reg_2055;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = acc_V_1_0_reg_2081;
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state40))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state40))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2708_p2 == 1'd0))) begin
        tmpdata_V_address0 = zext_ln210_fu_2720_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2708_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2708_p2 == 1'd0))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2708_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2708_p2 == 1'd0))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w9_V_ce0 = 1'b1;
    end else begin
        w9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln206_fu_2696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2708_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2708_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2708_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2708_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln215_2_fu_2781_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (1'd0 == and_ln215_2_fu_2781_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln336_fu_2787_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln336_fu_2787_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & ((icmp_ln226_fu_3827_p2 == 1'd1) | (1'd0 == and_ln215_2_reg_4354)))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_3443_p2 = (acc_V_0_0_reg_2094 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2264_ap_return);

assign acc_10_V_fu_3503_p2 = (acc_V_10_0_reg_1964 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2324_ap_return);

assign acc_11_V_fu_3509_p2 = (acc_V_11_0_reg_1951 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2330_ap_return);

assign acc_12_V_fu_3515_p2 = (acc_V_12_0_reg_1938 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2336_ap_return);

assign acc_13_V_fu_3521_p2 = (acc_V_13_0_reg_1925 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2342_ap_return);

assign acc_14_V_fu_3527_p2 = (acc_V_14_0_reg_1912 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2348_ap_return);

assign acc_15_V_fu_3533_p2 = (acc_V_15_0_reg_1899 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2354_ap_return);

assign acc_16_V_fu_3539_p2 = (acc_V_16_0_reg_1886 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2360_ap_return);

assign acc_17_V_fu_3545_p2 = (acc_V_17_0_reg_1873 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2366_ap_return);

assign acc_18_V_fu_3551_p2 = (acc_V_18_0_reg_1860 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2372_ap_return);

assign acc_19_V_fu_3557_p2 = (acc_V_19_0_reg_1847 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2378_ap_return);

assign acc_1_V_fu_3449_p2 = (acc_V_1_0_reg_2081 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2270_ap_return);

assign acc_20_V_fu_3563_p2 = (acc_V_20_0_reg_1834 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2384_ap_return);

assign acc_21_V_fu_3569_p2 = (acc_V_21_0_reg_1821 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2390_ap_return);

assign acc_22_V_fu_3575_p2 = (acc_V_22_0_reg_1808 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2396_ap_return);

assign acc_23_V_fu_3581_p2 = (acc_V_23_0_reg_1795 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2402_ap_return);

assign acc_24_V_fu_3587_p2 = (acc_V_24_0_reg_1782 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2408_ap_return);

assign acc_25_V_fu_3593_p2 = (acc_V_25_0_reg_1769 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2414_ap_return);

assign acc_26_V_fu_3599_p2 = (acc_V_26_0_reg_1756 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2420_ap_return);

assign acc_27_V_fu_3605_p2 = (acc_V_27_0_reg_1743 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2426_ap_return);

assign acc_28_V_fu_3611_p2 = (acc_V_28_0_reg_1730 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2432_ap_return);

assign acc_29_V_fu_3617_p2 = (acc_V_29_0_reg_1717 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2438_ap_return);

assign acc_2_V_fu_3455_p2 = (acc_V_2_0_reg_2068 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2276_ap_return);

assign acc_30_V_fu_3623_p2 = (acc_V_30_0_reg_1704 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2444_ap_return);

assign acc_31_V_fu_3629_p2 = (acc_V_31_0_reg_1691 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2450_ap_return);

assign acc_32_V_fu_3635_p2 = (acc_V_32_0_reg_1678 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2456_ap_return);

assign acc_33_V_fu_3641_p2 = (acc_V_33_0_reg_1665 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2462_ap_return);

assign acc_34_V_fu_3647_p2 = (acc_V_34_0_reg_1652 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2468_ap_return);

assign acc_35_V_fu_3653_p2 = (acc_V_35_0_reg_1639 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2474_ap_return);

assign acc_36_V_fu_3659_p2 = (acc_V_36_0_reg_1626 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2480_ap_return);

assign acc_37_V_fu_3665_p2 = (acc_V_37_0_reg_1613 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2486_ap_return);

assign acc_38_V_fu_3671_p2 = (acc_V_38_0_reg_1600 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2492_ap_return);

assign acc_39_V_fu_3677_p2 = (acc_V_39_0_reg_1587 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2498_ap_return);

assign acc_3_V_fu_3461_p2 = (acc_V_3_0_reg_2055 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2282_ap_return);

assign acc_40_V_fu_3683_p2 = (acc_V_40_0_reg_1574 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2504_ap_return);

assign acc_41_V_fu_3689_p2 = (acc_V_41_0_reg_1561 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2510_ap_return);

assign acc_42_V_fu_3695_p2 = (acc_V_42_0_reg_1548 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2516_ap_return);

assign acc_43_V_fu_3701_p2 = (acc_V_43_0_reg_1535 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2522_ap_return);

assign acc_44_V_fu_3707_p2 = (acc_V_44_0_reg_1522 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2528_ap_return);

assign acc_45_V_fu_3713_p2 = (acc_V_45_0_reg_1509 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2534_ap_return);

assign acc_46_V_fu_3719_p2 = (acc_V_46_0_reg_1496 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2540_ap_return);

assign acc_47_V_fu_3725_p2 = (acc_V_47_0_reg_1483 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2546_ap_return);

assign acc_48_V_fu_3731_p2 = (acc_V_48_0_reg_1470 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2552_ap_return);

assign acc_49_V_fu_3737_p2 = (acc_V_49_0_reg_1457 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2558_ap_return);

assign acc_4_V_fu_3467_p2 = (acc_V_4_0_reg_2042 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2288_ap_return);

assign acc_50_V_fu_3743_p2 = (acc_V_50_0_reg_1444 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2564_ap_return);

assign acc_51_V_fu_3749_p2 = (acc_V_51_0_reg_1431 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2570_ap_return);

assign acc_52_V_fu_3755_p2 = (acc_V_52_0_reg_1418 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2576_ap_return);

assign acc_53_V_fu_3761_p2 = (acc_V_53_0_reg_1405 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2582_ap_return);

assign acc_54_V_fu_3767_p2 = (acc_V_54_0_reg_1392 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2588_ap_return);

assign acc_55_V_fu_3773_p2 = (acc_V_55_0_reg_1379 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2594_ap_return);

assign acc_56_V_fu_3779_p2 = (acc_V_56_0_reg_1366 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2600_ap_return);

assign acc_57_V_fu_3785_p2 = (acc_V_57_0_reg_1353 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2606_ap_return);

assign acc_58_V_fu_3791_p2 = (acc_V_58_0_reg_1340 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2612_ap_return);

assign acc_59_V_fu_3797_p2 = (acc_V_59_0_reg_1327 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2618_ap_return);

assign acc_5_V_fu_3473_p2 = (acc_V_5_0_reg_2029 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2294_ap_return);

assign acc_60_V_fu_3803_p2 = (acc_V_60_0_reg_1314 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2624_ap_return);

assign acc_61_V_fu_3809_p2 = (acc_V_61_0_reg_1301 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2630_ap_return);

assign acc_62_V_fu_3815_p2 = (acc_V_62_0_reg_1288 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2636_ap_return);

assign acc_63_V_fu_3821_p2 = (acc_V_63_0_reg_1275 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2642_ap_return);

assign acc_6_V_fu_3479_p2 = (acc_V_6_0_reg_2016 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2300_ap_return);

assign acc_7_V_fu_3485_p2 = (acc_V_7_0_reg_2003 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2306_ap_return);

assign acc_8_V_fu_3491_p2 = (acc_V_8_0_reg_1990 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2312_ap_return);

assign acc_9_V_fu_3497_p2 = (acc_V_9_0_reg_1977 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2318_ap_return);

assign add_ln245_fu_3909_p2 = (pY_8_loc_0_fu_656 + 32'd1);

assign add_ln247_fu_3921_p2 = (sY_8_loc_0_fu_660 + 32'd1);

assign add_ln250_fu_3850_p2 = (pX_8_loc_0_fu_648 + 32'd1);

assign add_ln252_fu_3862_p2 = (sX_8_loc_0_fu_652 + 32'd1);

assign and_ln215_1_fu_2775_p2 = (icmp_ln215_3_fu_2763_p2 & icmp_ln215_2_fu_2747_p2);

assign and_ln215_2_fu_2781_p2 = (and_ln215_fu_2769_p2 & and_ln215_1_fu_2775_p2);

assign and_ln215_fu_2769_p2 = (icmp_ln215_fu_2725_p2 & icmp_ln215_1_fu_2731_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp301 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp302 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp303 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp304 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp305 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp306 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp307 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp308 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp309 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp310 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp311 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp312 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp313 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp314 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp315 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp316 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp317 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp318 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp319 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp320 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp321 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp322 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp323 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp324 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp325 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp326 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp327 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp328 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp329 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp330 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp331 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp332 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp333 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp334 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp335 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp336 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp337 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp338 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp339 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp340 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp341 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp342 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp343 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp344 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp345 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp346 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp347 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp348 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp349 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp350 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp351 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp352 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp353 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp354 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp355 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp356 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp357 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp358 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp359 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp360 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp361 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp362 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp363 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp365 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2708_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state3_ignore_call4 = ((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2708_p2 == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call124 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call135 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call98 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call124 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call135 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call98 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call124 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call135 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call98 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call124 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call135 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call98 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2574 = (((icmp_ln237_fu_3844_p2 == 1'd0) & (1'd0 == and_ln215_2_reg_4354)) | ((icmp_ln226_fu_3827_p2 == 1'd1) & (icmp_ln237_fu_3844_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_2579 = (((icmp_ln237_fu_3844_p2 == 1'd1) & (1'd0 == and_ln215_2_reg_4354)) | ((icmp_ln237_fu_3844_p2 == 1'd1) & (icmp_ln226_fu_3827_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_2593 = (((icmp_ln237_fu_3844_p2 == 1'd1) & (1'd0 == and_ln215_2_reg_4354) & (icmp_ln241_fu_3903_p2 == 1'd0)) | ((icmp_ln237_fu_3844_p2 == 1'd1) & (icmp_ln226_fu_3827_p2 == 1'd1) & (icmp_ln241_fu_3903_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_2598 = (((icmp_ln237_fu_3844_p2 == 1'd1) & (icmp_ln241_fu_3903_p2 == 1'd1) & (1'd0 == and_ln215_2_reg_4354)) | ((icmp_ln237_fu_3844_p2 == 1'd1) & (icmp_ln226_fu_3827_p2 == 1'd1) & (icmp_ln241_fu_3903_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2129_ap_start_reg;

assign grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2642_w_V = $signed(tmp_64_reg_4760);

assign i1_fu_2714_p2 = (i1_0_i_reg_1264 + 6'd1);

assign i_fu_2702_p2 = (i_0_i_reg_1253 + 9'd1);

assign i_ic_fu_3833_p2 = (i_ic_0_i_reg_2118 + 7'd1);

assign icmp_ln206_fu_2696_p2 = ((i_0_i_reg_1253 == 9'd289) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_2708_p2 = ((i1_0_i_reg_1264 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln215_1_fu_2731_p2 = ((sY_8_loc_0_fu_660 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln215_2_fu_2747_p2 = (($signed(tmp_5_fu_2737_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_3_fu_2763_p2 = (($signed(tmp_65_fu_2753_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_2725_p2 = ((sX_8_loc_0_fu_652 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln226_fu_3827_p2 = ((i_ic_0_i_reg_2118 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln237_fu_3844_p2 = ((pX_8_loc_0_fu_648 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_3903_p2 = ((pY_8_loc_0_fu_656 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_2787_p2 = ((in_index_reg_2107 == 9'd288) ? 1'b1 : 1'b0);

assign ir_fu_2793_p2 = (in_index_reg_2107 + 9'd1);

assign res_V_V_din = layer_out_i_q0;

assign select_ln247_fu_3927_p3 = ((icmp_ln215_1_reg_4349[0:0] === 1'b1) ? 32'd2 : add_ln247_fu_3921_p2);

assign select_ln252_fu_3868_p3 = ((icmp_ln215_reg_4344[0:0] === 1'b1) ? 32'd2 : add_ln252_fu_3862_p2);

assign start_out = real_start;

assign tmp_5_fu_2737_p4 = {{pY_8_loc_0_fu_656[31:1]}};

assign tmp_65_fu_2753_p4 = {{pX_8_loc_0_fu_648[31:1]}};

assign trunc_ln344_fu_2805_p1 = w9_V_q0[5:0];

assign w9_V_address0 = zext_ln344_fu_2799_p1;

assign zext_ln210_fu_2720_p1 = i1_0_i_reg_1264;

assign zext_ln228_fu_3839_p1 = i_ic_0_i_reg_2118;

assign zext_ln344_fu_2799_p1 = in_index_reg_2107;

endmodule //conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s
