// Seed: 4224098327
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_14 = id_14;
  assign module_1.id_18 = 0;
  wire id_15, id_16, id_17;
  wire id_18;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wand id_4,
    input wor id_5,
    input supply0 id_6,
    output uwire id_7,
    input uwire id_8,
    input tri1 id_9,
    input wire id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri id_13,
    output supply1 id_14
    , id_20,
    output supply1 id_15,
    output wand id_16,
    input uwire id_17,
    input wire id_18
);
  wire id_21;
  wire id_22, id_23, id_24 = ~id_18;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_23,
      id_24,
      id_21,
      id_24,
      id_23,
      id_21,
      id_23,
      id_22,
      id_23
  );
  wire id_25, id_26;
  wire id_27 = 1;
endmodule
