<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'temp_count' is power-on initialization." projectName="err_count" solutionName="solution1" date="2020-06-20T06:40:50.184+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'iteration_count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="err_count" solutionName="solution1" date="2020-06-20T06:40:50.178+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'error_count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="err_count" solutionName="solution1" date="2020-06-20T06:40:50.170+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'expectedOutput.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="err_count" solutionName="solution1" date="2020-06-20T06:40:31.251+0530" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
