`timescale 10ns/1ps

module DEC_3TO8_TB;
	
wire ARR_I;
reg ARR_O

DEC_3TO8 U1(ARR_I, ARR_O);

initial 
begin
			 ARR_I = 8'b00000001;
		#10 ARR_I = 8'b00000010;
		#10 ARR_I = 8'b00000100;
		#10 ARR_I = 8'b00001000;
		#10 ARR_I = 8'b00010000;
		#10 ARR_I = 8'b00100000;
		#10 ARR_I = 8'b01000000;
		#10 ARR_I = 8'b10000000;
end
endmodule
