# (C) 2001-2013 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License Subscription 
# Agreement, Altera MegaCore Function License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


# TCL File Generated by Component Editor 13.0
# Wed Jan 09 13:14:53 PST 2013
# DO NOT MODIFY


# 
# altera_mgmt_reset "Altera Management Reset Block" v1.0
# bduckwal 2013.01.09.13:14:53
# Translate management ST input to reset_n output
# 

# 
# request TCL package from ACDS 13.0
# 
package require -exact qsys 13.0


# 
# module altera_mgmt_reset
# 
set_module_property DESCRIPTION "Translate management ST input to reset_n output"
set_module_property NAME altera_mgmt_reset
set_module_property VERSION 13.1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Verification/Debug & Performance"
set_module_property AUTHOR "Altera Corporation"
set_module_property DISPLAY_NAME "Altera Management Reset Block"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE false 
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL altera_mgmt_reset
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file altera_mgmt_reset.v VERILOG PATH altera_mgmt_reset.v

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL altera_mgmt_reset
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file altera_mgmt_reset.v VERILOG PATH altera_mgmt_reset.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clk clock end
set_interface_property clk clockRate 0
set_interface_property clk ENABLED true
set_interface_property clk EXPORT_OF ""
set_interface_property clk PORT_NAME_MAP ""
set_interface_property clk SVD_ADDRESS_GROUP ""

#                  <interface>  <port>  <type>  <dir>  <width>
add_interface_port    clk        clk     clk    Input   1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clk
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset SVD_ADDRESS_GROUP ""

#                  <interface>  <port>  <type>  <dir>  <width>
add_interface_port reset        reset    reset  Input    1


# 
# connection point mgmt
# 
add_interface mgmt avalon_streaming end
set_interface_property mgmt associatedClock clk
set_interface_property mgmt dataBitsPerSymbol 1
set_interface_property mgmt errorDescriptor ""
set_interface_property mgmt firstSymbolInHighOrderBits true
set_interface_property mgmt maxChannel 0
set_interface_property mgmt readyLatency 0
set_interface_property mgmt ENABLED true
set_interface_property mgmt EXPORT_OF ""
set_interface_property mgmt PORT_NAME_MAP ""
set_interface_property mgmt SVD_ADDRESS_GROUP ""

#                  <interface>  <port>     <type>  <dir>  <width>
add_interface_port mgmt        mgmt_data    data   Input   1
add_interface_port mgmt        mgmt_valid   valid  Input   1
add_interface_port mgmt        mgmt_ready   ready  Output  1
# mgmt_ready tied to 1 in rtl; forcing it high here in .tcl also
# gives an error - would work if all outputs could be defined
# in .tcl, so that rtl not needed

# 
# connection point reset_source
# 
add_interface reset_source reset start
set_interface_property reset_source associatedClock clk
set_interface_property reset_source associatedDirectReset ""
set_interface_property reset_source associatedResetSinks "reset"
set_interface_property reset_source synchronousEdges DEASSERT
set_interface_property reset_source ENABLED true
set_interface_property reset_source EXPORT_OF ""
set_interface_property reset_source PORT_NAME_MAP ""
set_interface_property reset_source SVD_ADDRESS_GROUP ""

#                  <interface>      <port>          <type>    <dir>  <width>
add_interface_port reset_source     agent_reset     reset     Output  1

