<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656364991032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656364991033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 18:23:10 2022 " "Processing started: Mon Jun 27 18:23:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656364991033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656364991033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656364991033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656364992301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656364992301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "D:/workspace/2022/verilog/PBL-4/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656365012518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_cedula.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada_cedula.v" { { "Info" "ISGN_ENTITY_NAME" "1 entrada_cedula " "Found entity 1: entrada_cedula" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656365012522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_byte " "Found entity 1: counter_byte" {  } { { "counter_byte.v" "" { Text "D:/workspace/2022/verilog/PBL-4/counter_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656365012528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validacao_entrada_cedula.v 1 1 " "Found 1 design units, including 1 entities, in source file validacao_entrada_cedula.v" { { "Info" "ISGN_ENTITY_NAME" "1 validacao_entrada_cedula " "Found entity 1: validacao_entrada_cedula" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656365012535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "validacao_entrada_cedula " "Elaborating entity \"validacao_entrada_cedula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656365012587 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "atividade validacao_entrada_cedula.v(26) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(26): variable \"atividade\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012588 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_entrada validacao_entrada_cedula.v(26) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(26): variable \"state_entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012588 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "time_out validacao_entrada_cedula.v(26) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(26): variable \"time_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012588 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "erro validacao_entrada_cedula.v(26) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(26): variable \"erro\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012588 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "erro validacao_entrada_cedula.v(30) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(30): variable \"erro\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012588 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "erro validacao_entrada_cedula.v(35) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(35): variable \"erro\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012589 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_entrada validacao_entrada_cedula.v(35) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(35): variable \"state_entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012589 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "erro validacao_entrada_cedula.v(39) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(39): variable \"erro\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012589 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "time_out validacao_entrada_cedula.v(44) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(44): variable \"time_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012589 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "erro validacao_entrada_cedula.v(44) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(44): variable \"erro\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012589 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_entrada validacao_entrada_cedula.v(44) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(44): variable \"state_entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012589 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "atividade validacao_entrada_cedula.v(44) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(44): variable \"atividade\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012589 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "time_out validacao_entrada_cedula.v(53) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(53): variable \"time_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012589 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_entrada validacao_entrada_cedula.v(53) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(53): variable \"state_entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012589 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "erro validacao_entrada_cedula.v(53) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(53): variable \"erro\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012589 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "atividade validacao_entrada_cedula.v(53) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(53): variable \"atividade\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012590 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "erro validacao_entrada_cedula.v(57) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(57): variable \"erro\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656365012590 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear validacao_entrada_cedula.v(23) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(23): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656365012590 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nota validacao_entrada_cedula.v(23) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(23): inferring latch(es) for variable \"nota\", which holds its previous value in one or more paths through the always construct" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656365012590 "|validacao_entrada_cedula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "erro_code validacao_entrada_cedula.v(23) " "Verilog HDL Always Construct warning at validacao_entrada_cedula.v(23): inferring latch(es) for variable \"erro_code\", which holds its previous value in one or more paths through the always construct" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656365012590 "|validacao_entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erro_code\[0\] validacao_entrada_cedula.v(53) " "Inferred latch for \"erro_code\[0\]\" at validacao_entrada_cedula.v(53)" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012591 "|validacao_entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erro_code\[1\] validacao_entrada_cedula.v(53) " "Inferred latch for \"erro_code\[1\]\" at validacao_entrada_cedula.v(53)" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012591 "|validacao_entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erro_code\[2\] validacao_entrada_cedula.v(53) " "Inferred latch for \"erro_code\[2\]\" at validacao_entrada_cedula.v(53)" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012591 "|validacao_entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nota\[0\] validacao_entrada_cedula.v(53) " "Inferred latch for \"nota\[0\]\" at validacao_entrada_cedula.v(53)" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012591 "|validacao_entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nota\[1\] validacao_entrada_cedula.v(53) " "Inferred latch for \"nota\[1\]\" at validacao_entrada_cedula.v(53)" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012591 "|validacao_entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nota\[2\] validacao_entrada_cedula.v(53) " "Inferred latch for \"nota\[2\]\" at validacao_entrada_cedula.v(53)" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012591 "|validacao_entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nota\[3\] validacao_entrada_cedula.v(53) " "Inferred latch for \"nota\[3\]\" at validacao_entrada_cedula.v(53)" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012591 "|validacao_entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nota\[4\] validacao_entrada_cedula.v(53) " "Inferred latch for \"nota\[4\]\" at validacao_entrada_cedula.v(53)" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012591 "|validacao_entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nota\[5\] validacao_entrada_cedula.v(53) " "Inferred latch for \"nota\[5\]\" at validacao_entrada_cedula.v(53)" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012591 "|validacao_entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nota\[6\] validacao_entrada_cedula.v(53) " "Inferred latch for \"nota\[6\]\" at validacao_entrada_cedula.v(53)" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012592 "|validacao_entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nota\[7\] validacao_entrada_cedula.v(53) " "Inferred latch for \"nota\[7\]\" at validacao_entrada_cedula.v(53)" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012592 "|validacao_entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear validacao_entrada_cedula.v(53) " "Inferred latch for \"clear\" at validacao_entrada_cedula.v(53)" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365012592 "|validacao_entrada_cedula"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "erro_code\[0\]\$latch " "Latch erro_code\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA erro\[0\] " "Ports D and ENA on the latch are fed by the same signal erro\[0\]" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656365012880 ""}  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656365012880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "erro_code\[1\]\$latch " "Latch erro_code\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA erro\[1\] " "Ports D and ENA on the latch are fed by the same signal erro\[1\]" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656365012880 ""}  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656365012880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "erro_code\[2\]\$latch " "Latch erro_code\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA erro\[2\] " "Ports D and ENA on the latch are fed by the same signal erro\[2\]" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656365012881 ""}  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656365012881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nota\[0\]\$latch " "Latch nota\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA atividade " "Ports D and ENA on the latch are fed by the same signal atividade" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656365012881 ""}  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656365012881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nota\[1\]\$latch " "Latch nota\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA atividade " "Ports D and ENA on the latch are fed by the same signal atividade" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656365012881 ""}  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656365012881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nota\[2\]\$latch " "Latch nota\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA atividade " "Ports D and ENA on the latch are fed by the same signal atividade" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656365012881 ""}  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656365012881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nota\[3\]\$latch " "Latch nota\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA atividade " "Ports D and ENA on the latch are fed by the same signal atividade" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656365012881 ""}  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656365012881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nota\[4\]\$latch " "Latch nota\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA atividade " "Ports D and ENA on the latch are fed by the same signal atividade" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656365012881 ""}  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656365012881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nota\[5\]\$latch " "Latch nota\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA atividade " "Ports D and ENA on the latch are fed by the same signal atividade" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656365012882 ""}  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656365012882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nota\[6\]\$latch " "Latch nota\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA atividade " "Ports D and ENA on the latch are fed by the same signal atividade" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656365012882 ""}  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656365012882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nota\[7\]\$latch " "Latch nota\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA atividade " "Ports D and ENA on the latch are fed by the same signal atividade" {  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656365012882 ""}  } { { "validacao_entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/validacao_entrada_cedula.v" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656365012882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656365013020 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656365013020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656365013020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656365013020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656365013122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 27 18:23:33 2022 " "Processing ended: Mon Jun 27 18:23:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656365013122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656365013122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656365013122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656365013122 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656358757676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656358757676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 16:39:17 2022 " "Processing started: Mon Jun 27 16:39:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656358757676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656358757676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656358757676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656358758486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656358758486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_cedula.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada_cedula.v" { { "Info" "ISGN_ENTITY_NAME" "1 entrada_cedula " "Found entity 1: entrada_cedula" {  } { { "entrada_cedula.v" "" { Text "E:/User Diego/UEFS/MI Peojetos de Circuitos Digitais/PBL 4/entrada_cedula.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656358785653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656358785653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modolavagem.v 1 1 " "Found 1 design units, including 1 entities, in source file modolavagem.v" { { "Info" "ISGN_ENTITY_NAME" "1 modoLavagem " "Found entity 1: modoLavagem" {  } { { "modoLavagem.v" "" { Text "E:/User Diego/UEFS/MI Peojetos de Circuitos Digitais/PBL 4/modoLavagem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656358785661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656358785661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modoLavagem " "Elaborating entity \"modoLavagem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656358785775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656358786317 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656358786317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656358786317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656358786317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656358786417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 27 16:39:46 2022 " "Processing ended: Mon Jun 27 16:39:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656358786417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656358786417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656358786417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656358786417 ""}
>>>>>>> daca1071302adbfce43ce2a29ac26739ca9480a8
