/**
 * \file
 *
 * \brief Peripheral I/O description for SAMB11G18A
 *
 * Copyright (c) 2016-2018 Microchip Technology Inc. and its subsidiaries.
 *
 * \asf_license_start
 *
 * \page License
 *
 * Subject to your compliance with these terms, you may use Microchip
 * software and any derivatives exclusively with Microchip products.
 * It is your responsibility to comply with third party license terms applicable
 * to your use of third party software (including open source software) that
 * may accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES,
 * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE,
 * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY,
 * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE
 * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE
 * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE
 * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE.  TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY
 * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY,
 * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 * \asf_license_stop
 *
 */

#ifndef _SAMB11G18A_PIO_
#define _SAMB11G18A_PIO_

#define PIN_LP_GPIO_0                     0  /**< \brief Pin Number for LP_GPIO_0 */
#define GPIO_LP_GPIO_0           (1ul <<  0) /**< \brief GPIO Mask for LP_GPIO_0 */
#define PIN_LP_GPIO_1                     1  /**< \brief Pin Number for LP_GPIO_1 */
#define GPIO_LP_GPIO_1           (1ul <<  1) /**< \brief GPIO Mask for LP_GPIO_1 */
#define PIN_LP_GPIO_2                     2  /**< \brief Pin Number for LP_GPIO_2 */
#define GPIO_LP_GPIO_2           (1ul <<  2) /**< \brief GPIO Mask for LP_GPIO_2 */
#define PIN_LP_GPIO_3                     3  /**< \brief Pin Number for LP_GPIO_3 */
#define GPIO_LP_GPIO_3           (1ul <<  3) /**< \brief GPIO Mask for LP_GPIO_3 */
#define PIN_LP_GPIO_4                     4  /**< \brief Pin Number for LP_GPIO_4 */
#define GPIO_LP_GPIO_4           (1ul <<  4) /**< \brief GPIO Mask for LP_GPIO_4 */
#define PIN_LP_GPIO_5                     5  /**< \brief Pin Number for LP_GPIO_5 */
#define GPIO_LP_GPIO_5           (1ul <<  5) /**< \brief GPIO Mask for LP_GPIO_5 */
#define PIN_LP_GPIO_6                     6  /**< \brief Pin Number for LP_GPIO_6 */
#define GPIO_LP_GPIO_6           (1ul <<  6) /**< \brief GPIO Mask for LP_GPIO_6 */
#define PIN_LP_GPIO_7                     7  /**< \brief Pin Number for LP_GPIO_7 */
#define GPIO_LP_GPIO_7           (1ul <<  7) /**< \brief GPIO Mask for LP_GPIO_7 */
#define PIN_LP_GPIO_8                     8  /**< \brief Pin Number for LP_GPIO_8 */
#define GPIO_LP_GPIO_8           (1ul <<  8) /**< \brief GPIO Mask for LP_GPIO_8 */
#define PIN_LP_GPIO_9                     9  /**< \brief Pin Number for LP_GPIO_9 */
#define GPIO_LP_GPIO_9           (1ul <<  9) /**< \brief GPIO Mask for LP_GPIO_9 */
#define PIN_LP_GPIO_10                   10  /**< \brief Pin Number for LP_GPIO_10 */
#define GPIO_LP_GPIO_10          (1ul << 10) /**< \brief GPIO Mask for LP_GPIO_10 */
#define PIN_LP_GPIO_11                   11  /**< \brief Pin Number for LP_GPIO_11 */
#define GPIO_LP_GPIO_11          (1ul << 11) /**< \brief GPIO Mask for LP_GPIO_11 */
#define PIN_LP_GPIO_12                   12  /**< \brief Pin Number for LP_GPIO_12 */
#define GPIO_LP_GPIO_12          (1ul << 12) /**< \brief GPIO Mask for LP_GPIO_12 */
#define PIN_LP_GPIO_13                   13  /**< \brief Pin Number for LP_GPIO_13 */
#define GPIO_LP_GPIO_13          (1ul << 13) /**< \brief GPIO Mask for LP_GPIO_13 */
#define PIN_LP_GPIO_14                   14  /**< \brief Pin Number for LP_GPIO_14 */
#define GPIO_LP_GPIO_14          (1ul << 14) /**< \brief GPIO Mask for LP_GPIO_14 */
#define PIN_LP_GPIO_15                   15  /**< \brief Pin Number for LP_GPIO_15 */
#define GPIO_LP_GPIO_15          (1ul << 15) /**< \brief GPIO Mask for LP_GPIO_15 */
#define PIN_LP_GPIO_16                   16  /**< \brief Pin Number for LP_GPIO_16 */
#define GPIO_LP_GPIO_16          (1ul <<  0) /**< \brief GPIO Mask for LP_GPIO_16 */
#define PIN_LP_GPIO_17                   17  /**< \brief Pin Number for LP_GPIO_17 */
#define GPIO_LP_GPIO_17          (1ul <<  1) /**< \brief GPIO Mask for LP_GPIO_17 */
#define PIN_LP_GPIO_18                   18  /**< \brief Pin Number for LP_GPIO_18 */
#define GPIO_LP_GPIO_18          (1ul <<  2) /**< \brief GPIO Mask for LP_GPIO_18 */
#define PIN_LP_GPIO_19                   19  /**< \brief Pin Number for LP_GPIO_19 */
#define GPIO_LP_GPIO_19          (1ul <<  3) /**< \brief GPIO Mask for LP_GPIO_19 */
#define PIN_LP_GPIO_20                   20  /**< \brief Pin Number for LP_GPIO_20 */
#define GPIO_LP_GPIO_20          (1ul <<  4) /**< \brief GPIO Mask for LP_GPIO_20 */
#define PIN_LP_GPIO_22                   22  /**< \brief Pin Number for LP_GPIO_22 */
#define GPIO_LP_GPIO_22          (1ul <<  6) /**< \brief GPIO Mask for LP_GPIO_22 */
#define PIN_LP_GPIO_23                   23  /**< \brief Pin Number for LP_GPIO_23 */
#define GPIO_LP_GPIO_23          (1ul <<  7) /**< \brief GPIO Mask for LP_GPIO_23 */
#define PIN_AO_GPIO_2                    29  /**< \brief Pin Number for AO_GPIO_2 */
#define GPIO_AO_GPIO_2           (1ul << 13) /**< \brief GPIO Mask for AO_GPIO_2 */
#define PIN_AO_GPIO_1                    30  /**< \brief Pin Number for AO_GPIO_1 */
#define GPIO_AO_GPIO_1           (1ul << 14) /**< \brief GPIO Mask for AO_GPIO_1 */
#define PIN_AO_GPIO_0                    31  /**< \brief Pin Number for AO_GPIO_0 */
#define GPIO_AO_GPIO_0           (1ul << 15) /**< \brief GPIO Mask for AO_GPIO_0 */
#define PIN_GPIO_MS4                     44  /**< \brief Pin Number for GPIO_MS4 */
#define GPIO_GPIO_MS4            (1ul << 12) /**< \brief GPIO Mask for GPIO_MS4 */
#define PIN_GPIO_MS3                     45  /**< \brief Pin Number for GPIO_MS3 */
#define GPIO_GPIO_MS3            (1ul << 13) /**< \brief GPIO Mask for GPIO_MS3 */
#define PIN_GPIO_MS2                     46  /**< \brief Pin Number for GPIO_MS2 */
#define GPIO_GPIO_MS2            (1ul << 14) /**< \brief GPIO Mask for GPIO_MS2 */
#define PIN_GPIO_MS1                     47  /**< \brief Pin Number for GPIO_MS1 */
#define GPIO_GPIO_MS1            (1ul << 15) /**< \brief GPIO Mask for GPIO_MS1 */

/* ========== PIO definition for I2C0 peripheral ========== */
#define PIN_LP_GPIO_8_MUX2_I2C0_SDA                8L           /**< \brief I2C0 signal: SDA on LP_GPIO_8 mux MUX2*/
#define MUX_LP_GPIO_8_MUX2_I2C0_SDA                2           
#define PINMUX_LP_GPIO_8_MUX2_I2C0_SDA             ((PIN_LP_GPIO_8_MUX2_I2C0_SDA << 16) | MUX_LP_GPIO_8_MUX2_I2C0_SDA)

#define PIN_LP_GPIO_9_MUX2_I2C0_SCL                9L           /**< \brief I2C0 signal: SCL on LP_GPIO_9 mux MUX2*/
#define MUX_LP_GPIO_9_MUX2_I2C0_SCL                2           
#define PINMUX_LP_GPIO_9_MUX2_I2C0_SCL             ((PIN_LP_GPIO_9_MUX2_I2C0_SCL << 16) | MUX_LP_GPIO_9_MUX2_I2C0_SCL)

/* ========== PIO definition for I2C1 peripheral ========== */
#define PIN_LP_GPIO_14_MUX4_I2C1_SDA               14L          /**< \brief I2C1 signal: SDA on LP_GPIO_14 mux MUX4*/
#define MUX_LP_GPIO_14_MUX4_I2C1_SDA               4           
#define PINMUX_LP_GPIO_14_MUX4_I2C1_SDA            ((PIN_LP_GPIO_14_MUX4_I2C1_SDA << 16) | MUX_LP_GPIO_14_MUX4_I2C1_SDA)

#define PIN_LP_GPIO_15_MUX4_I2C1_SCL               15L          /**< \brief I2C1 signal: SCL on LP_GPIO_15 mux MUX4*/
#define MUX_LP_GPIO_15_MUX4_I2C1_SCL               4           
#define PINMUX_LP_GPIO_15_MUX4_I2C1_SCL            ((PIN_LP_GPIO_15_MUX4_I2C1_SCL << 16) | MUX_LP_GPIO_15_MUX4_I2C1_SCL)

/* ========== PIO definition for UART0 peripheral ========== */
#define PIN_LP_GPIO_2_MUX2_UART0_RXD               2L           /**< \brief UART0 signal: RXD on LP_GPIO_2 mux MUX2*/
#define MUX_LP_GPIO_2_MUX2_UART0_RXD               2           
#define PINMUX_LP_GPIO_2_MUX2_UART0_RXD            ((PIN_LP_GPIO_2_MUX2_UART0_RXD << 16) | MUX_LP_GPIO_2_MUX2_UART0_RXD)

#define PIN_LP_GPIO_3_MUX2_UART0_TXD               3L           /**< \brief UART0 signal: TXD on LP_GPIO_3 mux MUX2*/
#define MUX_LP_GPIO_3_MUX2_UART0_TXD               2           
#define PINMUX_LP_GPIO_3_MUX2_UART0_TXD            ((PIN_LP_GPIO_3_MUX2_UART0_TXD << 16) | MUX_LP_GPIO_3_MUX2_UART0_TXD)


#define PIN_LP_GPIO_4_MUX2_UART0_CTS               4L           /**< \brief UART0 signal: CTS on LP_GPIO_4 mux MUX2*/
#define MUX_LP_GPIO_4_MUX2_UART0_CTS               2           
#define PINMUX_LP_GPIO_4_MUX2_UART0_CTS            ((PIN_LP_GPIO_4_MUX2_UART0_CTS << 16) | MUX_LP_GPIO_4_MUX2_UART0_CTS)

#define PIN_LP_GPIO_5_MUX2_UART0_RTS               5L           /**< \brief UART0 signal: RTS on LP_GPIO_5 mux MUX2*/
#define MUX_LP_GPIO_5_MUX2_UART0_RTS               2           
#define PINMUX_LP_GPIO_5_MUX2_UART0_RTS            ((PIN_LP_GPIO_5_MUX2_UART0_RTS << 16) | MUX_LP_GPIO_5_MUX2_UART0_RTS)

/* ========== PIO definition for UART1 peripheral ========== */
#define PIN_LP_GPIO_6_MUX2_UART1_RXD               6L           /**< \brief UART1 signal: RXD on LP_GPIO_6 mux MUX2*/
#define MUX_LP_GPIO_6_MUX2_UART1_RXD               2           
#define PINMUX_LP_GPIO_6_MUX2_UART1_RXD            ((PIN_LP_GPIO_6_MUX2_UART1_RXD << 16) | MUX_LP_GPIO_6_MUX2_UART1_RXD)

#define PIN_LP_GPIO_7_MUX2_UART1_TXD               7L           /**< \brief UART1 signal: TXD on LP_GPIO_7 mux MUX2*/
#define MUX_LP_GPIO_7_MUX2_UART1_TXD               2           
#define PINMUX_LP_GPIO_7_MUX2_UART1_TXD            ((PIN_LP_GPIO_7_MUX2_UART1_TXD << 16) | MUX_LP_GPIO_7_MUX2_UART1_TXD)

#define PIN_LP_GPIO_14_MUX2_UART1_CTS              14L          /**< \brief UART1 signal: CTS on LP_GPIO_14 mux MUX2*/
#define MUX_LP_GPIO_14_MUX2_UART1_CTS              2           
#define PINMUX_LP_GPIO_14_MUX2_UART1_CTS           ((PIN_LP_GPIO_14_MUX2_UART1_CTS << 16) | MUX_LP_GPIO_14_MUX2_UART1_CTS)

#define PIN_LP_GPIO_15_MUX2_UART1_RTS              15L          /**< \brief UART1 signal: RTS on LP_GPIO_15 mux MUX2*/
#define MUX_LP_GPIO_15_MUX2_UART1_RTS              2           
#define PINMUX_LP_GPIO_15_MUX2_UART1_RTS           ((PIN_LP_GPIO_15_MUX2_UART1_RTS << 16) | MUX_LP_GPIO_15_MUX2_UART1_RTS)

/* ========== PIO definition for SPI0 peripheral ========== */
#define PIN_LP_GPIO_10_MUX2_SPI0_SCK               10L          /**< \brief SPI0 signal: SCK on LP_GPIO_10 mux MUX2*/
#define MUX_LP_GPIO_10_MUX2_SPI0_SCK               2           
#define PINMUX_LP_GPIO_10_MUX2_SPI0_SCK            ((PIN_LP_GPIO_10_MUX2_SPI0_SCK << 16) | MUX_LP_GPIO_10_MUX2_SPI0_SCK)

#define PIN_LP_GPIO_2_MUX5_SPI0_SCK                2L           /**< \brief SPI0 signal: SCK on LP_GPIO_2 mux MUX5*/
#define MUX_LP_GPIO_2_MUX5_SPI0_SCK                5           
#define PINMUX_LP_GPIO_2_MUX5_SPI0_SCK             ((PIN_LP_GPIO_2_MUX5_SPI0_SCK << 16) | MUX_LP_GPIO_2_MUX5_SPI0_SCK)

#define PIN_LP_GPIO_6_MUX5_SPI0_SCK                6L           /**< \brief SPI0 signal: SCK on LP_GPIO_6 mux MUX5*/
#define MUX_LP_GPIO_6_MUX5_SPI0_SCK                5           
#define PINMUX_LP_GPIO_6_MUX5_SPI0_SCK             ((PIN_LP_GPIO_6_MUX5_SPI0_SCK << 16) | MUX_LP_GPIO_6_MUX5_SPI0_SCK)

#define PIN_LP_GPIO_16_MUX5_SPI0_SCK               16L           /**< \brief SPI0 signal: SCK on LP_GPIO_16 mux MUX5*/
#define MUX_LP_GPIO_16_MUX5_SPI0_SCK               5           
#define PINMUX_LP_GPIO_16_MUX5_SPI0_SCK            ((PIN_LP_GPIO_16_MUX5_SPI0_SCK << 16) | MUX_LP_GPIO_16_MUX5_SPI0_SCK)

#define PIN_LP_GPIO_11_MUX2_SPI0_MOSI              11L          /**< \brief SPI0 signal: MOSI on LP_GPIO_11 mux MUX2*/
#define MUX_LP_GPIO_11_MUX2_SPI0_MOSI              2           
#define PINMUX_LP_GPIO_11_MUX2_SPI0_MOSI           ((PIN_LP_GPIO_11_MUX2_SPI0_MOSI << 16) | MUX_LP_GPIO_11_MUX2_SPI0_MOSI)

#define PIN_LP_GPIO_3_MUX5_SPI0_MOSI               3L           /**< \brief SPI0 signal: MOSI on LP_GPIO_3 mux MUX5*/
#define MUX_LP_GPIO_3_MUX5_SPI0_MOSI               5           
#define PINMUX_LP_GPIO_3_MUX5_SPI0_MOSI            ((PIN_LP_GPIO_3_MUX5_SPI0_MOSI << 16) | MUX_LP_GPIO_3_MUX5_SPI0_MOSI)

#define PIN_LP_GPIO_7_MUX5_SPI0_MOSI               7L           /**< \brief SPI0 signal: MOSI on LP_GPIO_7 mux MUX5*/
#define MUX_LP_GPIO_7_MUX5_SPI0_MOSI               5           
#define PINMUX_LP_GPIO_7_MUX5_SPI0_MOSI            ((PIN_LP_GPIO_7_MUX5_SPI0_MOSI << 16) | MUX_LP_GPIO_7_MUX5_SPI0_MOSI)

#define PIN_LP_GPIO_17_MUX5_SPI0_MOSI              17L           /**< \brief SPI0 signal: MOSI on LP_GPIO_17 mux MUX5*/
#define MUX_LP_GPIO_17_MUX5_SPI0_MOSI              5           
#define PINMUX_LP_GPIO_17_MUX5_SPI0_MOSI           ((PIN_LP_GPIO_17_MUX5_SPI0_MOSI << 16) | MUX_LP_GPIO_17_MUX5_SPI0_MOSI)

#define PIN_LP_GPIO_12_MUX2_SPI0_SSN               12L          /**< \brief SPI0 signal: SSN on LP_GPIO_12 mux MUX2*/
#define MUX_LP_GPIO_12_MUX2_SPI0_SSN               2           
#define PINMUX_LP_GPIO_12_MUX2_SPI0_SSN            ((PIN_LP_GPIO_12_MUX2_SPI0_SSN << 16) | MUX_LP_GPIO_12_MUX2_SPI0_SSN)

#define PIN_LP_GPIO_4_MUX5_SPI0_SSN                4L           /**< \brief SPI0 signal: SSN on LP_GPIO_4 mux MUX5*/
#define MUX_LP_GPIO_4_MUX5_SPI0_SSN                5           
#define PINMUX_LP_GPIO_4_MUX5_SPI0_SSN             ((PIN_LP_GPIO_4_MUX5_SPI0_SSN << 16) | MUX_LP_GPIO_4_MUX5_SPI0_SSN)

#define PIN_LP_GPIO_8_MUX5_SPI0_SSN                8L           /**< \brief SPI0 signal: SSN on LP_GPIO_8 mux MUX5*/
#define MUX_LP_GPIO_8_MUX5_SPI0_SSN                5           
#define PINMUX_LP_GPIO_8_MUX5_SPI0_SSN             ((PIN_LP_GPIO_8_MUX5_SPI0_SSN << 16) | MUX_LP_GPIO_8_MUX5_SPI0_SSN)

#define PIN_LP_GPIO_18_MUX5_SPI0_SSN               18L           /**< \brief SPI0 signal: SSN on LP_GPIO_18 mux MUX5*/
#define MUX_LP_GPIO_18_MUX5_SPI0_SSN               5           
#define PINMUX_LP_GPIO_18_MUX5_SPI0_SSN            ((PIN_LP_GPIO_18_MUX5_SPI0_SSN << 16) | MUX_LP_GPIO_18_MUX5_SPI0_SSN)

#define PIN_LP_GPIO_13_MUX2_SPI0_MISO              13L          /**< \brief SPI0 signal: MISO on LP_GPIO_13 mux MUX2*/
#define MUX_LP_GPIO_13_MUX2_SPI0_MISO              2           
#define PINMUX_LP_GPIO_13_MUX2_SPI0_MISO           ((PIN_LP_GPIO_13_MUX2_SPI0_MISO << 16) | MUX_LP_GPIO_13_MUX2_SPI0_MISO)

#define PIN_LP_GPIO_5_MUX5_SPI0_MISO               5L           /**< \brief SPI0 signal: MISO on LP_GPIO_5 mux MUX5*/
#define MUX_LP_GPIO_5_MUX5_SPI0_MISO               5           
#define PINMUX_LP_GPIO_5_MUX5_SPI0_MISO            ((PIN_LP_GPIO_5_MUX5_SPI0_MISO << 16) | MUX_LP_GPIO_5_MUX5_SPI0_MISO)

#define PIN_LP_GPIO_9_MUX5_SPI0_MISO               9L           /**< \brief SPI0 signal: MISO on LP_GPIO_9 mux MUX5*/
#define MUX_LP_GPIO_9_MUX5_SPI0_MISO               5           
#define PINMUX_LP_GPIO_9_MUX5_SPI0_MISO            ((PIN_LP_GPIO_9_MUX5_SPI0_MISO << 16) | MUX_LP_GPIO_9_MUX5_SPI0_MISO)

#define PIN_LP_GPIO_19_MUX5_SPI0_MISO              19L           /**< \brief SPI0 signal: MISO on LP_GPIO_19 mux MUX5*/
#define MUX_LP_GPIO_19_MUX5_SPI0_MISO              5           
#define PINMUX_LP_GPIO_19_MUX5_SPI0_MISO           ((PIN_LP_GPIO_19_MUX5_SPI0_MISO << 16) | MUX_LP_GPIO_19_MUX5_SPI0_MISO)

/* ========== PIO definition for SPI1 peripheral ========== */
#define PIN_LP_GPIO_2_MUX4_SPI1_SCK                2L           /**< \brief SPI1 signal: SCK on LP_GPIO_2 mux MUX4*/
#define MUX_LP_GPIO_2_MUX4_SPI1_SCK                4           
#define PINMUX_LP_GPIO_2_MUX4_SPI1_SCK             ((PIN_LP_GPIO_2_MUX4_SPI1_SCK << 16) | MUX_LP_GPIO_2_MUX4_SPI1_SCK)

#define PIN_LP_GPIO_17_MUX4_SPI1_SCK               17L           /**< \brief SPI1 signal: SCK on LP_GPIO_17 mux MUX4*/
#define MUX_LP_GPIO_17_MUX4_SPI1_SCK               4           
#define PINMUX_LP_GPIO_17_MUX4_SPI1_SCK            ((PIN_LP_GPIO_17_MUX4_SPI1_SCK << 16) | MUX_LP_GPIO_17_MUX4_SPI1_SCK)

#define PIN_LP_GPIO_3_MUX4_SPI1_MOSI               3L           /**< \brief SPI1 signal: MOSI on LP_GPIO_3 mux MUX4*/
#define MUX_LP_GPIO_3_MUX4_SPI1_MOSI               4           
#define PINMUX_LP_GPIO_3_MUX4_SPI1_MOSI            ((PIN_LP_GPIO_3_MUX4_SPI1_MOSI << 16) | MUX_LP_GPIO_3_MUX4_SPI1_MOSI)

#define PIN_LP_GPIO_19_MUX4_SPI1_MOSI              19L           /**< \brief SPI1 signal: MOSI on LP_GPIO_19 mux MUX4*/
#define MUX_LP_GPIO_19_MUX4_SPI1_MOSI              4           
#define PINMUX_LP_GPIO_19_MUX4_SPI1_MOSI           ((PIN_LP_GPIO_19_MUX4_SPI1_MOSI << 16) | MUX_LP_GPIO_19_MUX4_SPI1_MOSI)

#define PIN_LP_GPIO_4_MUX4_SPI1_SSN                4L           /**< \brief SPI1 signal: SSN on LP_GPIO_4 mux MUX4*/
#define MUX_LP_GPIO_4_MUX4_SPI1_SSN                4           
#define PINMUX_LP_GPIO_4_MUX4_SPI1_SSN             ((PIN_LP_GPIO_4_MUX4_SPI1_SSN << 16) | MUX_LP_GPIO_4_MUX4_SPI1_SSN)

#define PIN_LP_GPIO_16_MUX4_SPI1_SSN               16L           /**< \brief SPI1 signal: SSN on LP_GPIO_16 mux MUX4*/
#define MUX_LP_GPIO_16_MUX4_SPI1_SSN               4           
#define PINMUX_LP_GPIO_16_MUX4_SPI1_SSN            ((PIN_LP_GPIO_16_MUX4_SPI1_SSN << 16) | MUX_LP_GPIO_16_MUX4_SPI1_SSN)

#define PIN_LP_GPIO_5_MUX4_SPI1_MISO               5L           /**< \brief SPI1 signal: MISO on LP_GPIO_5 mux MUX4*/
#define MUX_LP_GPIO_5_MUX4_SPI1_MISO               4           
#define PINMUX_LP_GPIO_5_MUX4_SPI1_MISO            ((PIN_LP_GPIO_5_MUX4_SPI1_MISO << 16) | MUX_LP_GPIO_5_MUX4_SPI1_MISO)

#define PIN_LP_GPIO_18_MUX4_SPI1_MISO              18L           /**< \brief SPI1 signal: MISO on LP_GPIO_18 mux MUX4*/
#define MUX_LP_GPIO_18_MUX4_SPI1_MISO              4           
#define PINMUX_LP_GPIO_18_MUX4_SPI1_MISO           ((PIN_LP_GPIO_18_MUX4_SPI1_MISO << 16) | MUX_LP_GPIO_18_MUX4_SPI1_MISO)

/* ========== PIO definition for SPI_FLASH0 peripheral ========== */
#define PIN_LP_GPIO_2_MUX6_SPI_FLASH0_SCK          2L           /**< \brief SPI_FLASH0 signal: SCK on LP_GPIO_2 mux MUX6*/
#define MUX_LP_GPIO_2_MUX6_SPI_FLASH0_SCK          6           
#define PINMUX_LP_GPIO_2_MUX6_SPI_FLASH0_SCK       ((PIN_LP_GPIO_2_MUX6_SPI_FLASH0_SCK << 16) | MUX_LP_GPIO_2_MUX6_SPI_FLASH0_SCK)

#define PIN_LP_GPIO_6_MUX6_SPI_FLASH0_SCK          6L           /**< \brief SPI_FLASH0 signal: SCK on LP_GPIO_6 mux MUX6*/
#define MUX_LP_GPIO_6_MUX6_SPI_FLASH0_SCK          6           
#define PINMUX_LP_GPIO_6_MUX6_SPI_FLASH0_SCK       ((PIN_LP_GPIO_6_MUX6_SPI_FLASH0_SCK << 16) | MUX_LP_GPIO_6_MUX6_SPI_FLASH0_SCK)

#define PIN_LP_GPIO_10_MUX6_SPI_FLASH0_SCK         10L          /**< \brief SPI_FLASH0 signal: SCK on LP_GPIO_10 mux MUX6*/
#define MUX_LP_GPIO_10_MUX6_SPI_FLASH0_SCK         6           
#define PINMUX_LP_GPIO_10_MUX6_SPI_FLASH0_SCK      ((PIN_LP_GPIO_10_MUX6_SPI_FLASH0_SCK << 16) | MUX_LP_GPIO_10_MUX6_SPI_FLASH0_SCK)

#define PIN_LP_GPIO_16_MUX2_SPI_FLASH0_SCK         16L           /**< \brief SPI_FLASH0 signal: SCK on LP_GPIO_16 mux MUX2*/
#define MUX_LP_GPIO_16_MUX2_SPI_FLASH0_SCK         2           
#define PINMUX_LP_GPIO_16_MUX2_SPI_FLASH0_SCK      ((PIN_LP_GPIO_16_MUX2_SPI_FLASH0_SCK << 16) | MUX_LP_GPIO_16_MUX2_SPI_FLASH0_SCK)

#define PIN_LP_GPIO_18_MUX2_SPI_FLASH0_SSN         18L           /**< \brief SPI_FLASH0 signal: SSN on LP_GPIO_18 mux MUX2*/
#define MUX_LP_GPIO_18_MUX2_SPI_FLASH0_SSN         2           
#define PINMUX_LP_GPIO_18_MUX2_SPI_FLASH0_SSN      ((PIN_LP_GPIO_18_MUX2_SPI_FLASH0_SSN << 16) | MUX_LP_GPIO_18_MUX2_SPI_FLASH0_SSN)

#define PIN_LP_GPIO_4_MUX6_SPI_FLASH0_SSN          4L           /**< \brief SPI_FLASH0 signal: SSN on LP_GPIO_4 mux MUX6*/
#define MUX_LP_GPIO_4_MUX6_SPI_FLASH0_SSN          6           
#define PINMUX_LP_GPIO_4_MUX6_SPI_FLASH0_SSN       ((PIN_LP_GPIO_4_MUX6_SPI_FLASH0_SSN << 16) | MUX_LP_GPIO_4_MUX6_SPI_FLASH0_SSN)

#define PIN_LP_GPIO_8_MUX6_SPI_FLASH0_SSN          8L           /**< \brief SPI_FLASH0 signal: SSN on LP_GPIO_8 mux MUX6*/
#define MUX_LP_GPIO_8_MUX6_SPI_FLASH0_SSN          6           
#define PINMUX_LP_GPIO_8_MUX6_SPI_FLASH0_SSN       ((PIN_LP_GPIO_8_MUX6_SPI_FLASH0_SSN << 16) | MUX_LP_GPIO_8_MUX6_SPI_FLASH0_SSN)

#define PIN_LP_GPIO_12_MUX6_SPI_FLASH0_SSN         12L          /**< \brief SPI_FLASH0 signal: SSN on LP_GPIO_12 mux MUX6*/
#define MUX_LP_GPIO_12_MUX6_SPI_FLASH0_SSN         6           
#define PINMUX_LP_GPIO_12_MUX6_SPI_FLASH0_SSN      ((PIN_LP_GPIO_12_MUX6_SPI_FLASH0_SSN << 16) | MUX_LP_GPIO_12_MUX6_SPI_FLASH0_SSN)

#define PIN_LP_GPIO_16_MUX6_SPI_FLASH0_SSN         16L           /**< \brief SPI_FLASH0 signal: SSN on LP_GPIO_16 mux MUX6*/
#define MUX_LP_GPIO_16_MUX6_SPI_FLASH0_SSN         6           
#define PINMUX_LP_GPIO_16_MUX6_SPI_FLASH0_SSN      ((PIN_LP_GPIO_16_MUX6_SPI_FLASH0_SSN << 16) | MUX_LP_GPIO_16_MUX6_SPI_FLASH0_SSN)

#define PIN_LP_GPIO_3_MUX6_SPI_FLASH0_TXD          3L           /**< \brief SPI_FLASH0 signal: TXD on LP_GPIO_3 mux MUX6*/
#define MUX_LP_GPIO_3_MUX6_SPI_FLASH0_TXD          6           
#define PINMUX_LP_GPIO_3_MUX6_SPI_FLASH0_TXD       ((PIN_LP_GPIO_3_MUX6_SPI_FLASH0_TXD << 16) | MUX_LP_GPIO_3_MUX6_SPI_FLASH0_TXD)

#define PIN_LP_GPIO_7_MUX6_SPI_FLASH0_TXD          7L           /**< \brief SPI_FLASH0 signal: TXD on LP_GPIO_7 mux MUX6*/
#define MUX_LP_GPIO_7_MUX6_SPI_FLASH0_TXD          6           
#define PINMUX_LP_GPIO_7_MUX6_SPI_FLASH0_TXD       ((PIN_LP_GPIO_7_MUX6_SPI_FLASH0_TXD << 16) | MUX_LP_GPIO_7_MUX6_SPI_FLASH0_TXD)

#define PIN_LP_GPIO_11_MUX6_SPI_FLASH0_TXD         11L          /**< \brief SPI_FLASH0 signal: TXD on LP_GPIO_11 mux MUX6*/
#define MUX_LP_GPIO_11_MUX6_SPI_FLASH0_TXD         6           
#define PINMUX_LP_GPIO_11_MUX6_SPI_FLASH0_TXD      ((PIN_LP_GPIO_11_MUX6_SPI_FLASH0_TXD << 16) | MUX_LP_GPIO_11_MUX6_SPI_FLASH0_TXD)

#define PIN_LP_GPIO_17_MUX2_SPI_FLASH0_TXD         17L           /**< \brief SPI_FLASH0 signal: TXD on LP_GPIO_17 mux MUX2*/
#define MUX_LP_GPIO_17_MUX2_SPI_FLASH0_TXD         2           
#define PINMUX_LP_GPIO_17_MUX2_SPI_FLASH0_TXD      ((PIN_LP_GPIO_17_MUX2_SPI_FLASH0_TXD << 16) | MUX_LP_GPIO_17_MUX2_SPI_FLASH0_TXD)

#define PIN_LP_GPIO_5_MUX6_SPI_FLASH0_RXD          5L           /**< \brief SPI_FLASH0 signal: RXD on LP_GPIO_5 mux MUX6*/
#define MUX_LP_GPIO_5_MUX6_SPI_FLASH0_RXD          6           
#define PINMUX_LP_GPIO_5_MUX6_SPI_FLASH0_RXD       ((PIN_LP_GPIO_5_MUX6_SPI_FLASH0_RXD << 16) | MUX_LP_GPIO_5_MUX6_SPI_FLASH0_RXD)

#define PIN_LP_GPIO_9_MUX6_SPI_FLASH0_RXD          9L           /**< \brief SPI_FLASH0 signal: RXD on LP_GPIO_9 mux MUX6*/
#define MUX_LP_GPIO_9_MUX6_SPI_FLASH0_RXD          6           
#define PINMUX_LP_GPIO_9_MUX6_SPI_FLASH0_RXD       ((PIN_LP_GPIO_9_MUX6_SPI_FLASH0_RXD << 16) | MUX_LP_GPIO_9_MUX6_SPI_FLASH0_RXD)

#define PIN_LP_GPIO_13_MUX6_SPI_FLASH0_RXD         13L          /**< \brief SPI_FLASH0 signal: RXD on LP_GPIO_13 mux MUX6*/
#define MUX_LP_GPIO_13_MUX6_SPI_FLASH0_RXD         6           
#define PINMUX_LP_GPIO_13_MUX6_SPI_FLASH0_RXD      ((PIN_LP_GPIO_13_MUX6_SPI_FLASH0_RXD << 16) | MUX_LP_GPIO_13_MUX6_SPI_FLASH0_RXD)

#define PIN_LP_GPIO_18_MUX6_SPI_FLASH0_RXD         18L           /**< \brief SPI_FLASH0 signal: RXD on LP_GPIO_18 mux MUX6*/
#define MUX_LP_GPIO_18_MUX6_SPI_FLASH0_RXD         6           
#define PINMUX_LP_GPIO_18_MUX6_SPI_FLASH0_RXD      ((PIN_LP_GPIO_18_MUX6_SPI_FLASH0_RXD << 16) | MUX_LP_GPIO_18_MUX6_SPI_FLASH0_RXD)

#define PIN_LP_GPIO_19_MUX2_SPI_FLASH0_RXD         19L           /**< \brief SPI_FLASH0 signal: RXD on LP_GPIO_19 mux MUX2*/
#define MUX_LP_GPIO_19_MUX2_SPI_FLASH0_RXD         2           
#define PINMUX_LP_GPIO_19_MUX2_SPI_FLASH0_RXD      ((PIN_LP_GPIO_19_MUX2_SPI_FLASH0_RXD << 16) | MUX_LP_GPIO_19_MUX2_SPI_FLASH0_RXD)

#define MEGAMUX_UART0_RXD                          0x0
#define MEGAMUX_UART0_TXD                          0x1
#define MEGAMUX_UART0_CTS                          0x2
#define MEGAMUX_UART0_RTS                          0x3
#define MEGAMUX_UART1_RXD                          0x4
#define MEGAMUX_UART1_TXD                          0x5
#define MEGAMUX_UART1_CTS                          0x6
#define MEGAMUX_UART1_RTS                          0x7
#define MEGAMUX_I2C0_SDA                           0x8
#define MEGAMUX_I2C0_SCL                           0x9
#define MEGAMUX_I2C1_SDA                           0xa
#define MEGAMUX_I2C1_SCL                           0xb
#define MEGAMUX_PWM1_OUT                           0xc
#define MEGAMUX_PWM2_OUT                           0xd
#define MEGAMUX_PWM3_OUT                           0xe
#define MEGAMUX_PWM4_OUT                           0xf
#define MEGAMUX_32KHZ_CLK                          0x10
#define MEGAMUX_COEX_WLAN_TX                       0x11
#define MEGAMUX_COEX_WLAN_RX                       0x12
#define MEGAMUX_COEX_BLE_TX                        0x13
#define MEGAMUX_COEX_BLE_RX                        0x14
#define MEGAMUX_COEX_BLE_IN_PROCESS                0x15
#define MEGAMUX_COEX_BLE_MBSY                      0x16
#define MEGAMUX_COEX_BLE_SYNC                      0x17
#define MEGAMUX_COEX_BLE_RXNTX                     0x18
#define MEGAMUX_COEX_BLE_PTI_0                     0x19
#define MEGAMUX_COEX_BLE_PTI_1                     0x1a
#define MEGAMUX_COEX_BLE_PTI_2                     0x1b
#define MEGAMUX_COEX_BLE_PTI_3                     0x1c
#define MEGAMUX_QUAD_DEC0_A                        0x1d
#define MEGAMUX_QUAD_DEC0_B                        0x1e
#define MEGAMUX_QUAD_DEC1_A                        0x1f
#define MEGAMUX_QUAD_DEC1_B                        0x20
#define MEGAMUX_QUAD_DEC2_A                        0x21
#define MEGAMUX_QUAD_DEC2_B                        0x22

#define PINMUX_MEGAMUX_FUNCTION_SELECT(megamux_function)		((megamux_function << 8) | 1)

#endif /* _SAMB11G18A_PIO_ */