# riscvISACOV: RISC-V SystemVerilog Functional Coverage: RV64ZCD

ISA Extension: RV64ZCD  
Specification: Zcd Code Size Reduction extension for previous double precision FP loads/stores  
Version:       1.0.0
XLEN:          64 

Instructions:  0  
Covergroups:   0  
Coverpoints total:   0  

| Extension | Subset | Instruction| Covergroup | Coverpoint     | Coverpoint Description | Coverpoint Level  |
| ----------| ------ | ---------- | ---------- | -------------- | ---------------------- | ----------------- |


