
*** Running vivado
    with args -log musicTOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source musicTOP.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source musicTOP.tcl -notrace
Command: synth_design -top musicTOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23912
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 999.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'musicTOP' [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Lab 8 Sound Generation.srcs/sources_1/new/musicTOP.v:3]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Lab 8 Sound Generation.srcs/sources_1/new/debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (1#1) [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Lab 8 Sound Generation.srcs/sources_1/new/debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'SongPlayer' [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Lab 8 Sound Generation.srcs/sources_1/new/SongPlayer.v:2]
	Parameter clockFrequency bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MusicSheet' [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Lab 8 Sound Generation.srcs/sources_1/new/MusicSheet.v:2]
	Parameter QUARTER bound to: 5'b00010 
	Parameter HALF bound to: 5'b00100 
	Parameter WHOLE bound to: 5'b01000 
	Parameter EIGHTH bound to: 5'b00010 
	Parameter SIXTEENTH bound to: 5'b00001 
	Parameter ONE bound to: 8 - type: integer 
	Parameter TWO bound to: 16 - type: integer 
	Parameter FOUR bound to: 32 - type: integer 
	Parameter G4 bound to: 127551 - type: integer 
	Parameter E4 bound to: 151685 - type: integer 
	Parameter B4 bound to: 101244 - type: integer 
	Parameter D5 bound to: 85156 - type: integer 
	Parameter G5 bound to: 63776 - type: integer 
	Parameter F5 bound to: 71573 - type: integer 
	Parameter F5s bound to: 67568 - type: integer 
	Parameter E5 bound to: 75837 - type: integer 
	Parameter G4f bound to: 135136 - type: integer 
	Parameter G4s bound to: 120385 - type: integer 
	Parameter C5s bound to: 90226 - type: integer 
	Parameter B4s bound to: 95493 - type: integer 
	Parameter A4 bound to: 113636 - type: integer 
	Parameter F4 bound to: 143170 - type: integer 
	Parameter D4 bound to: 170263 - type: integer 
	Parameter C4 bound to: 191113 - type: integer 
	Parameter C6 bound to: 47764 - type: integer 
	Parameter A5 bound to: 56818 - type: integer 
	Parameter C5 bound to: 95493 - type: integer 
	Parameter SP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MusicSheet' (2#1) [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Lab 8 Sound Generation.srcs/sources_1/new/MusicSheet.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SongPlayer' (3#1) [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Lab 8 Sound Generation.srcs/sources_1/new/SongPlayer.v:2]
INFO: [Synth 8-6155] done synthesizing module 'musicTOP' (4#1) [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Lab 8 Sound Generation.srcs/sources_1/new/musicTOP.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 999.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 999.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 999.461 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 999.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw4'. [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Nexys-A7-100T-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Nexys-A7-100T-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Nexys-A7-100T-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Nexys-A7-100T-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/musicTOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/musicTOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 999.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 999.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 999.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 999.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	  86 Input   18 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	  84 Input   18 Bit        Muxes := 1     
	  90 Input   18 Bit        Muxes := 1     
	  53 Input   18 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	  53 Input    4 Bit        Muxes := 1     
	  84 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  90 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u1/time12, operation Mode is: (A:0xf5e100)*B.
DSP Report: operator u1/time12 is absorbed into DSP u1/time12.
DSP Report: operator u1/time12 is absorbed into DSP u1/time12.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 999.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+--------------------+---------------+----------------+
|Module Name | RTL Object         | Depth x Width | Implemented As | 
+------------+--------------------+---------------+----------------+
|MusicSheet  | duration           | 128x4         | LUT            | 
|musicTOP    | u1/mysong/duration | 128x4         | LUT            | 
+------------+--------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|SongPlayer  | (A:0xf5e100)*B | 25     | 5      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1015.438 ; gain = 15.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1066.258 ; gain = 66.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1074.121 ; gain = 74.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1078.930 ; gain = 79.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1078.930 ; gain = 79.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1078.930 ; gain = 79.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1078.930 ; gain = 79.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1078.930 ; gain = 79.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1078.930 ; gain = 79.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    22|
|3     |DSP48E1 |     1|
|4     |LUT1    |     2|
|5     |LUT2    |    29|
|6     |LUT3    |    14|
|7     |LUT4    |    57|
|8     |LUT5    |    21|
|9     |LUT6    |   151|
|10    |MUXF7   |     3|
|11    |FDRE    |    75|
|12    |IBUF    |     6|
|13    |OBUF    |     4|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1078.930 ; gain = 79.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1078.930 ; gain = 79.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1078.930 ; gain = 79.469
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1078.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1078.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1078.930 ; gain = 79.469
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/akern/Desktop/Lab 8/Lab 8 Sound Generation/Lab 8 Sound Generation.runs/synth_1/musicTOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file musicTOP_utilization_synth.rpt -pb musicTOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  7 08:07:47 2024...
