<stg><name>matprod_Pipeline_2</name>


<trans_list>

<trans id="29" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="61" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %sext_ln24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln24

]]></Node>
<StgValue><ssdm name="sext_ln24_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:2 %p_cast1_cast_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="p_cast1_cast_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="61" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %sext_ln24_cast = sext i32 %sext_ln24_read

]]></Node>
<StgValue><ssdm name="sext_ln24_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="61">
<![CDATA[
newFuncRoot:4 %p_cast1_cast_cast = sext i61 %p_cast1_cast_read

]]></Node>
<StgValue><ssdm name="p_cast1_cast_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 32, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i61 0, i61 %loop_index3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %loop-memcpy-expansion2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="61" op_0_bw="61" op_1_bw="0">
<![CDATA[
loop-memcpy-expansion2:0 %loop_index3_load = load i61 %loop_index3

]]></Node>
<StgValue><ssdm name="loop_index3_load"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion2:2 %gmem_addr = getelementptr i64 %gmem, i64 %p_cast1_cast_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion2:5 %gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
loop-memcpy-expansion2:9 %empty_24 = add i61 %loop_index3_load, i61 1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="61" op_1_bw="61">
<![CDATA[
loop-memcpy-expansion2:10 %exitcond14 = icmp_eq  i61 %empty_24, i61 %sext_ln24_cast

]]></Node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion2:12 %br_ln0 = br i1 %exitcond14, void %loop-memcpy-expansion2.loop-memcpy-expansion2_crit_edge, void %VITIS_LOOP_26_1.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="61" op_1_bw="61" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion2.loop-memcpy-expansion2_crit_edge:0 %store_ln0 = store i61 %empty_24, i61 %loop_index3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion2.loop-memcpy-expansion2_crit_edge:1 %br_ln0 = br void %loop-memcpy-expansion2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion2:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="61">
<![CDATA[
loop-memcpy-expansion2:3 %loop_index3_cast = zext i61 %loop_index3_load

]]></Node>
<StgValue><ssdm name="loop_index3_cast"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion2:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
loop-memcpy-expansion2:6 %empty = bitcast i64 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion2:7 %m2_buffer_addr = getelementptr i64 %m2_buffer, i64 0, i64 %loop_index3_cast

]]></Node>
<StgValue><ssdm name="m2_buffer_addr"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
loop-memcpy-expansion2:8 %store_ln0 = store i64 %empty, i10 %m2_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion2:11 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 2305843009213693951, i64 0

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
VITIS_LOOP_26_1.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="39" name="p_cast1_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_cast1_cast"/></StgValue>
</port>
<port id="40" name="m2_buffer" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="m2_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="sext_ln24" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln24"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="loop_index3" fromId="42" toId="5">
</dataflow>
<dataflow id="45" from="_ssdm_op_Read.ap_auto.i32" to="sext_ln24_read" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="sext_ln24" to="sext_ln24_read" fromId="41" toId="6">
</dataflow>
<dataflow id="48" from="_ssdm_op_Read.ap_auto.i61" to="p_cast1_cast_read" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="p_cast1_cast" to="p_cast1_cast_read" fromId="39" toId="7">
</dataflow>
<dataflow id="50" from="sext_ln24_read" to="sext_ln24_cast" fromId="6" toId="8">
</dataflow>
<dataflow id="51" from="p_cast1_cast_read" to="p_cast1_cast_cast" fromId="7" toId="9">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="54" from="gmem" to="specinterface_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="56" from="empty" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="66" from="empty_1" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="empty_2" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_80" to="store_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="82" from="loop_index3" to="store_ln0" fromId="5" toId="11">
</dataflow>
<dataflow id="83" from="loop_index3" to="loop_index3_load" fromId="5" toId="13">
</dataflow>
<dataflow id="84" from="gmem" to="gmem_addr" fromId="38" toId="14">
</dataflow>
<dataflow id="85" from="p_cast1_cast_cast" to="gmem_addr" fromId="9" toId="14">
</dataflow>
<dataflow id="87" from="_ssdm_op_Read.m_axi.p1i64" to="gmem_addr_read" fromId="86" toId="15">
</dataflow>
<dataflow id="88" from="gmem_addr" to="gmem_addr_read" fromId="14" toId="15">
</dataflow>
<dataflow id="89" from="loop_index3_load" to="empty_24" fromId="13" toId="16">
</dataflow>
<dataflow id="91" from="StgValue_90" to="empty_24" fromId="90" toId="16">
</dataflow>
<dataflow id="92" from="empty_24" to="exitcond14" fromId="16" toId="17">
</dataflow>
<dataflow id="93" from="sext_ln24_cast" to="exitcond14" fromId="8" toId="17">
</dataflow>
<dataflow id="94" from="exitcond14" to="br_ln0" fromId="17" toId="18">
</dataflow>
<dataflow id="95" from="empty_24" to="store_ln0" fromId="16" toId="19">
</dataflow>
<dataflow id="96" from="loop_index3" to="store_ln0" fromId="5" toId="19">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="21">
</dataflow>
<dataflow id="99" from="gmem" to="specbitsmap_ln0" fromId="38" toId="21">
</dataflow>
<dataflow id="100" from="loop_index3_load" to="loop_index3_cast" fromId="13" toId="22">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="101" toId="23">
</dataflow>
<dataflow id="103" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="23">
</dataflow>
<dataflow id="104" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="23">
</dataflow>
<dataflow id="105" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="23">
</dataflow>
<dataflow id="106" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="23">
</dataflow>
<dataflow id="108" from="p_str" to="specpipeline_ln0" fromId="107" toId="23">
</dataflow>
<dataflow id="109" from="gmem_addr_read" to="empty" fromId="15" toId="24">
</dataflow>
<dataflow id="110" from="m2_buffer" to="m2_buffer_addr" fromId="40" toId="25">
</dataflow>
<dataflow id="112" from="StgValue_111" to="m2_buffer_addr" fromId="111" toId="25">
</dataflow>
<dataflow id="113" from="loop_index3_cast" to="m2_buffer_addr" fromId="22" toId="25">
</dataflow>
<dataflow id="114" from="empty" to="store_ln0" fromId="24" toId="26">
</dataflow>
<dataflow id="115" from="m2_buffer_addr" to="store_ln0" fromId="25" toId="26">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopTripCount" to="empty_25" fromId="116" toId="27">
</dataflow>
<dataflow id="119" from="StgValue_118" to="empty_25" fromId="118" toId="27">
</dataflow>
<dataflow id="121" from="StgValue_120" to="empty_25" fromId="120" toId="27">
</dataflow>
<dataflow id="122" from="StgValue_111" to="empty_25" fromId="111" toId="27">
</dataflow>
<dataflow id="123" from="exitcond14" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="124" from="exitcond14" to="StgValue_3" fromId="17" toId="3">
</dataflow>
</dataflows>


</stg>
