# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../assignment_1.srcs/sources_1/new/mask-axi-lite-slave.v" \
"../../../../assignment_1.srcs/sim_1/imports/new/axi_lite_slave_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
