{"top":"global.PE",
"namespaces":{
  "global":{
    "modules":{
      "BIT_ALU":{
        "type":["Record",[
          ["alu",["Array",2,"BitIn"]],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4","Bit"],
          ["O5","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "Mux2xOutBit_inst0":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst1":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutUInt16_inst0":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt16_inst1":{
            "modref":"global.Mux2xOutUInt16"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "const_1_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h1"]}
          },
          "magma_Bits_16_and_inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_or_inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_xor_inst0":{
            "genref":"coreir.xor",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["bit_const_0_None.out","Mux2xOutBit_inst0.I0"],
          ["bit_const_0_None.out","Mux2xOutBit_inst0.I1"],
          ["Mux2xOutBit_inst1.I0","Mux2xOutBit_inst0.O"],
          ["magma_Bits_2_eq_inst1.out","Mux2xOutBit_inst0.S"],
          ["bit_const_0_None.out","Mux2xOutBit_inst1.I1"],
          ["self.O1","Mux2xOutBit_inst1.O"],
          ["magma_Bits_2_eq_inst3.out","Mux2xOutBit_inst1.S"],
          ["magma_Bits_16_xor_inst0.out","Mux2xOutUInt16_inst0.I0"],
          ["magma_Bits_16_or_inst0.out","Mux2xOutUInt16_inst0.I1"],
          ["Mux2xOutUInt16_inst1.I0","Mux2xOutUInt16_inst0.O"],
          ["magma_Bits_2_eq_inst0.out","Mux2xOutUInt16_inst0.S"],
          ["magma_Bits_16_and_inst0.out","Mux2xOutUInt16_inst1.I1"],
          ["magma_Bits_16_eq_inst0.in0","Mux2xOutUInt16_inst1.O"],
          ["self.O0","Mux2xOutUInt16_inst1.O"],
          ["self.O3","Mux2xOutUInt16_inst1.O.15"],
          ["magma_Bits_2_eq_inst2.out","Mux2xOutUInt16_inst1.S"],
          ["self.O4","bit_const_0_None.out"],
          ["self.O5","bit_const_0_None.out"],
          ["magma_Bits_16_eq_inst0.in1","const_0_16.out"],
          ["magma_Bits_2_eq_inst0.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst1.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst2.in1","const_1_2.out"],
          ["magma_Bits_2_eq_inst3.in1","const_1_2.out"],
          ["self.a","magma_Bits_16_and_inst0.in0"],
          ["self.b","magma_Bits_16_and_inst0.in1"],
          ["self.O2","magma_Bits_16_eq_inst0.out"],
          ["self.a","magma_Bits_16_or_inst0.in0"],
          ["self.b","magma_Bits_16_or_inst0.in1"],
          ["self.a","magma_Bits_16_xor_inst0.in0"],
          ["self.b","magma_Bits_16_xor_inst0.in1"],
          ["self.alu","magma_Bits_2_eq_inst0.in0"],
          ["self.alu","magma_Bits_2_eq_inst1.in0"],
          ["self.alu","magma_Bits_2_eq_inst2.in0"],
          ["self.alu","magma_Bits_2_eq_inst3.in0"]
        ]
      },
      "Mux2xOutBit":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_commonlib_mux2x1_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",1]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x1_inst0.in.data.0.0"],
          ["self.I1","coreir_commonlib_mux2x1_inst0.in.data.1.0"],
          ["self.S","coreir_commonlib_mux2x1_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x1_inst0.out.0"]
        ]
      },
      "Mux2xOutUInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "PE":{
        "type":["Record",[
          ["inst",["Array",2,"BitIn"]],
          ["inputs",["Array",32,"BitIn"]],
          ["clk_en","BitIn"],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "BIT_ALU_inst0":{
            "modref":"global.BIT_ALU"
          }
        },
        "connections":[
          ["self.CLK","BIT_ALU_inst0.CLK"],
          ["self.O","BIT_ALU_inst0.O0"],
          ["self.inputs.0:16","BIT_ALU_inst0.a.0:16"],
          ["self.inst","BIT_ALU_inst0.alu"],
          ["self.inputs.16:32","BIT_ALU_inst0.b.0:16"]
        ]
      }
    }
  }
}
}
