OpenROAD 0b8b7ae255f8fbbbefa57d443949b84e73eed757 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.18.23/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.18.23/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.18.23/tmp/routing/16-global.def
[INFO ODB-0128] Design: manual_macro_placement_test
[INFO ODB-0130]     Created 74 pins.
[INFO ODB-0131]     Created 5112 components and 19232 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 19018 connections.
[INFO ODB-0133]     Created 143 nets and 214 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.18.23/tmp/routing/16-global.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   manual_macro_placement_test
Die area:                 ( 0 0 ) ( 312060 322780 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     5112
Number of terminals:      74
Number of snets:          2
Number of nets:           143

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 38.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 27696.
[INFO DRT-0033] mcon shape region query size = 77532.
[INFO DRT-0033] met1 shape region query size = 10966.
[INFO DRT-0033] via shape region query size = 3165.
[INFO DRT-0033] met2 shape region query size = 2027.
[INFO DRT-0033] via2 shape region query size = 2532.
[INFO DRT-0033] met3 shape region query size = 2019.
[INFO DRT-0033] via3 shape region query size = 2532.
[INFO DRT-0033] met4 shape region query size = 767.
[INFO DRT-0033] via4 shape region query size = 48.
[INFO DRT-0033] met5 shape region query size = 60.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 108 pins.
[INFO DRT-0081]   Complete 28 unique inst patterns.
[INFO DRT-0084]   Complete 64 groups.
#scanned instances     = 5112
#unique  instances     = 38
#stdCellGenAp          = 318
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 216
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 142
#instTermValidViaApCnt = 0
#macroGenAp            = 383
#macroValidPlanarAp    = 383
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 113.83 (MB), peak = 115.34 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     736

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 45 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 46 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 142.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 164.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 179.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 105.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 32.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 3.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 353 vertical wires in 1 frboxes and 272 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 32 vertical wires in 1 frboxes and 31 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 116.72 (MB), peak = 127.95 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 116.72 (MB), peak = 127.95 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 206.87 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 260.75 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 287.98 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 241.55 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 247.82 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:00, memory = 235.18 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:01, memory = 276.89 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:01, memory = 308.60 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:01, memory = 241.89 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:01, memory = 268.14 (MB).
[INFO DRT-0199]   Number of violations = 119.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 521.46 (MB), peak = 533.25 (MB)
Total wire length = 20221 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5912 um.
Total wire length on LAYER met2 = 6673 um.
Total wire length on LAYER met3 = 3494 um.
Total wire length on LAYER met4 = 4098 um.
Total wire length on LAYER met5 = 42 um.
Total number of vias = 488.
Up-via summary (total 488):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    200
           met2     90
           met3     52
           met4      4
----------------------
                   488


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 119 violations.
    elapsed time = 00:00:00, memory = 506.55 (MB).
    Completing 20% with 119 violations.
    elapsed time = 00:00:00, memory = 527.45 (MB).
    Completing 30% with 119 violations.
    elapsed time = 00:00:00, memory = 544.46 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:00, memory = 473.96 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:00, memory = 500.86 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 493.30 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:01, memory = 532.23 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 546.93 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 498.30 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:01, memory = 467.69 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 467.80 (MB), peak = 546.94 (MB)
Total wire length = 20019 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5853 um.
Total wire length on LAYER met2 = 6624 um.
Total wire length on LAYER met3 = 3484 um.
Total wire length on LAYER met4 = 4022 um.
Total wire length on LAYER met5 = 34 um.
Total number of vias = 484.
Up-via summary (total 484):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    194
           met2     94
           met3     52
           met4      2
----------------------
                   484


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 468.83 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 468.86 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 468.86 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 468.86 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 468.86 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 468.86 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 468.86 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 468.86 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 468.86 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:00, memory = 468.86 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.86 (MB), peak = 546.94 (MB)
Total wire length = 20019 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5851 um.
Total wire length on LAYER met2 = 6617 um.
Total wire length on LAYER met3 = 3487 um.
Total wire length on LAYER met4 = 4032 um.
Total wire length on LAYER met5 = 30 um.
Total number of vias = 484.
Up-via summary (total 484):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    194
           met2     94
           met3     52
           met4      2
----------------------
                   484


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 468.86 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 479.17 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 479.17 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 479.17 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 479.26 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 479.26 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 479.26 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 479.26 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 479.26 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 479.26 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 479.26 (MB), peak = 546.94 (MB)
Total wire length = 20036 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5859 um.
Total wire length on LAYER met2 = 6703 um.
Total wire length on LAYER met3 = 3497 um.
Total wire length on LAYER met4 = 3946 um.
Total wire length on LAYER met5 = 30 um.
Total number of vias = 494.
Up-via summary (total 494):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    196
           met2     98
           met3     56
           met4      2
----------------------
                   494


[INFO DRT-0198] Complete detail routing.
Total wire length = 20036 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5859 um.
Total wire length on LAYER met2 = 6703 um.
Total wire length on LAYER met3 = 3497 um.
Total wire length on LAYER met4 = 3946 um.
Total wire length on LAYER met5 = 30 um.
Total number of vias = 494.
Up-via summary (total 494):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    196
           met2     98
           met3     56
           met4      2
----------------------
                   494


[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 479.26 (MB), peak = 546.94 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.18.23/results/routing/manual_macro_placement_test.def
