vhdl xil_defaultlib  \
"../../../../pipeline_atraso.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \

nosort
