-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_top_fftStageKernelLastStageS2S is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fftOutData_local2_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    fftOutData_local2_empty_n : IN STD_LOGIC;
    fftOutData_local2_read : OUT STD_LOGIC;
    fftOutData_local2_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local2_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    fftOutData_local_full_n : IN STD_LOGIC;
    fftOutData_local_write : OUT STD_LOGIC;
    fftOutData_local_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of fft_top_fftStageKernelLastStageS2S is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv23_1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal icmp_ln215_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_76_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op23_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln215_reg_430 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_434 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op66_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal fftOutData_local2_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal fftOutData_local_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal iter_reg_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal real1_reg_438 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_reg_444 : STD_LOGIC_VECTOR (15 downto 0);
    signal real1_67_reg_450 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_67_reg_455 : STD_LOGIC_VECTOR (15 downto 0);
    signal real1_68_reg_460 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_68_reg_465 : STD_LOGIC_VECTOR (15 downto 0);
    signal iter_3_fu_337_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal iter_3_reg_470 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_phi_mux_iter_phi_fu_116_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_iter_1_phi_fu_129_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal iter_2_fu_152_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_iter_1_reg_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal tmp_81_fu_136_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_complexOp1_M_real_fu_159_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl6_fu_197_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln35_fu_193_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln35_fu_205_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_complexOp1_M_imag_fu_163_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl5_fu_225_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln40_fu_221_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_fu_233_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_complexOp1_M_real_6_fu_173_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl4_fu_253_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln35_21_fu_249_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln35_28_fu_261_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_complexOp1_M_imag_6_fu_183_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl3_fu_281_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln40_6_fu_277_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_28_fu_289_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln35_29_fu_305_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_29_fu_321_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_r_M_real_28_fu_345_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_353_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_r_M_imag_28_fu_349_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln95_s_fu_367_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_r_M_real_30_fu_381_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln95_4_fu_389_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_r_M_imag_30_fu_385_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln95_5_fu_403_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln95_2_fu_399_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln95_1_fu_377_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln95_fu_363_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_413_p5 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_155 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                        ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln215_reg_430 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= real_start;
                elsif (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    iter_reg_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln215_reg_430 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                iter_reg_112 <= iter_3_reg_470;
            elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln215_reg_430 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                iter_reg_112 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln215_reg_430 <= icmp_ln215_fu_146_p2;
                imag2_67_reg_455 <= sub_ln40_28_fu_289_p2(30 downto 15);
                imag2_68_reg_465 <= sub_ln40_29_fu_321_p2(30 downto 15);
                imag2_reg_444 <= sub_ln40_fu_233_p2(30 downto 15);
                real1_67_reg_450 <= sub_ln35_28_fu_261_p2(30 downto 15);
                real1_68_reg_460 <= sub_ln35_29_fu_305_p2(30 downto 15);
                real1_reg_438 <= sub_ln35_fu_205_p2(30 downto 15);
                tmp_reg_434 <= tmp_nbreadreq_fu_76_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                iter_3_reg_470 <= iter_3_fu_337_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_block_state1, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_done_reg, ap_block_state3_pp0_stage0_iter1_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(real_start, ap_done_reg, ap_block_state2_pp0_stage0_iter0, ap_block_state3_pp0_stage0_iter1_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1)) or ((real_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_done_reg, ap_block_state3_pp0_stage0_iter1_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(real_start, ap_done_reg, ap_block_state2_pp0_stage0_iter0, ap_block_state3_pp0_stage0_iter1_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1)) or ((real_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(ap_done_reg, ap_block_state3_pp0_stage0_iter1_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(fftOutData_local2_empty_n, ap_predicate_op23_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter0 <= ((ap_predicate_op23_read_state2 = ap_const_boolean_1) and (fftOutData_local2_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter1_grp1_assign_proc : process(fftOutData_local_full_n, ap_predicate_op66_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter1_grp1 <= ((ap_predicate_op66_write_state3 = ap_const_boolean_1) and (fftOutData_local_full_n = ap_const_logic_0));
    end process;


    ap_condition_155_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_155 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, icmp_ln215_reg_430, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln215_reg_430 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= real_start;

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_iter_1_phi_fu_129_p4_assign_proc : process(icmp_ln215_fu_146_p2, tmp_nbreadreq_fu_76_p3, ap_phi_mux_iter_phi_fu_116_p6, iter_2_fu_152_p2, ap_phi_reg_pp0_iter0_iter_1_reg_126)
    begin
        if ((icmp_ln215_fu_146_p2 = ap_const_lv1_1)) then
            if ((tmp_nbreadreq_fu_76_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_iter_1_phi_fu_129_p4 <= ap_phi_mux_iter_phi_fu_116_p6;
            elsif ((tmp_nbreadreq_fu_76_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_iter_1_phi_fu_129_p4 <= iter_2_fu_152_p2;
            else 
                ap_phi_mux_iter_1_phi_fu_129_p4 <= ap_phi_reg_pp0_iter0_iter_1_reg_126;
            end if;
        else 
            ap_phi_mux_iter_1_phi_fu_129_p4 <= ap_phi_reg_pp0_iter0_iter_1_reg_126;
        end if; 
    end process;


    ap_phi_mux_iter_phi_fu_116_p6_assign_proc : process(icmp_ln215_reg_430, iter_reg_112, iter_3_reg_470, ap_condition_155)
    begin
        if ((ap_const_boolean_1 = ap_condition_155)) then
            if ((icmp_ln215_reg_430 = ap_const_lv1_0)) then 
                ap_phi_mux_iter_phi_fu_116_p6 <= ap_const_lv32_0;
            elsif ((icmp_ln215_reg_430 = ap_const_lv1_1)) then 
                ap_phi_mux_iter_phi_fu_116_p6 <= iter_3_reg_470;
            else 
                ap_phi_mux_iter_phi_fu_116_p6 <= iter_reg_112;
            end if;
        else 
            ap_phi_mux_iter_phi_fu_116_p6 <= iter_reg_112;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_iter_1_reg_126 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op23_read_state2_assign_proc : process(icmp_ln215_fu_146_p2, tmp_nbreadreq_fu_76_p3)
    begin
                ap_predicate_op23_read_state2 <= ((tmp_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (icmp_ln215_fu_146_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op66_write_state3_assign_proc : process(icmp_ln215_reg_430, tmp_reg_434)
    begin
                ap_predicate_op66_write_state3 <= ((tmp_reg_434 = ap_const_lv1_1) and (icmp_ln215_reg_430 = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_reset_idle_pp0_assign_proc : process(real_start, ap_idle_pp0_0to0)
    begin
        if (((real_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    fftOutData_local2_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, fftOutData_local2_empty_n, ap_predicate_op23_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op23_read_state2 = ap_const_boolean_1) and (real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fftOutData_local2_blk_n <= fftOutData_local2_empty_n;
        else 
            fftOutData_local2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fftOutData_local2_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, ap_predicate_op23_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op23_read_state2 = ap_const_boolean_1) and (real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fftOutData_local2_read <= ap_const_logic_1;
        else 
            fftOutData_local2_read <= ap_const_logic_0;
        end if; 
    end process;


    fftOutData_local_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, fftOutData_local_full_n, ap_predicate_op66_write_state3, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op66_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fftOutData_local_blk_n <= fftOutData_local_full_n;
        else 
            fftOutData_local_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        fftOutData_local_din <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_8_fu_413_p5),64));


    fftOutData_local_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op66_write_state3, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op66_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fftOutData_local_write <= ap_const_logic_1;
        else 
            fftOutData_local_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln215_fu_146_p2 <= "1" when (signed(tmp_81_fu_136_p4) < signed(ap_const_lv23_1)) else "0";

    internal_ap_ready_assign_proc : process(real_start, icmp_ln215_fu_146_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (real_start = ap_const_logic_1) and (icmp_ln215_fu_146_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    iter_2_fu_152_p2 <= std_logic_vector(unsigned(ap_phi_mux_iter_phi_fu_116_p6) + unsigned(ap_const_lv32_FFFFFFFF));
    iter_3_fu_337_p2 <= std_logic_vector(unsigned(ap_phi_mux_iter_1_phi_fu_129_p4) + unsigned(ap_const_lv32_1));
    p_complexOp1_M_imag_6_fu_183_p4 <= fftOutData_local2_dout(63 downto 48);
    p_complexOp1_M_imag_fu_163_p4 <= fftOutData_local2_dout(31 downto 16);
    p_complexOp1_M_real_6_fu_173_p4 <= fftOutData_local2_dout(47 downto 32);
    p_complexOp1_M_real_fu_159_p1 <= fftOutData_local2_dout(16 - 1 downto 0);
    p_r_M_imag_28_fu_349_p2 <= std_logic_vector(unsigned(imag2_67_reg_455) + unsigned(imag2_reg_444));
    p_r_M_imag_30_fu_385_p2 <= std_logic_vector(unsigned(imag2_68_reg_465) + unsigned(imag2_reg_444));
    p_r_M_real_28_fu_345_p2 <= std_logic_vector(unsigned(real1_67_reg_450) + unsigned(real1_reg_438));
    p_r_M_real_30_fu_381_p2 <= std_logic_vector(unsigned(real1_68_reg_460) + unsigned(real1_reg_438));
    p_shl3_fu_281_p3 <= (p_complexOp1_M_imag_6_fu_183_p4 & ap_const_lv15_0);
    p_shl4_fu_253_p3 <= (p_complexOp1_M_real_6_fu_173_p4 & ap_const_lv15_0);
    p_shl5_fu_225_p3 <= (p_complexOp1_M_imag_fu_163_p4 & ap_const_lv15_0);
    p_shl6_fu_197_p3 <= (p_complexOp1_M_real_fu_159_p1 & ap_const_lv15_0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

        sext_ln35_21_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_real_6_fu_173_p4),31));

        sext_ln35_fu_193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_real_fu_159_p1),31));

        sext_ln40_6_fu_277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_imag_6_fu_183_p4),31));

        sext_ln40_fu_221_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_imag_fu_163_p4),31));

        sext_ln95_1_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln95_s_fu_367_p4),16));

        sext_ln95_2_fu_399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln95_4_fu_389_p4),16));

        sext_ln95_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_353_p4),16));

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln35_28_fu_261_p2 <= std_logic_vector(unsigned(p_shl4_fu_253_p3) - unsigned(sext_ln35_21_fu_249_p1));
    sub_ln35_29_fu_305_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(p_shl4_fu_253_p3));
    sub_ln35_fu_205_p2 <= std_logic_vector(unsigned(p_shl6_fu_197_p3) - unsigned(sext_ln35_fu_193_p1));
    sub_ln40_28_fu_289_p2 <= std_logic_vector(unsigned(p_shl3_fu_281_p3) - unsigned(sext_ln40_6_fu_277_p1));
    sub_ln40_29_fu_321_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(p_shl3_fu_281_p3));
    sub_ln40_fu_233_p2 <= std_logic_vector(unsigned(p_shl5_fu_225_p3) - unsigned(sext_ln40_fu_221_p1));
    tmp_81_fu_136_p4 <= ap_phi_mux_iter_phi_fu_116_p6(31 downto 9);
    tmp_8_fu_413_p5 <= (((trunc_ln95_5_fu_403_p4 & sext_ln95_2_fu_399_p1) & sext_ln95_1_fu_377_p1) & sext_ln95_fu_363_p1);
    tmp_nbreadreq_fu_76_p3 <= (0=>(fftOutData_local2_empty_n), others=>'-');
    trunc_ln95_4_fu_389_p4 <= p_r_M_real_30_fu_381_p2(15 downto 1);
    trunc_ln95_5_fu_403_p4 <= p_r_M_imag_30_fu_385_p2(15 downto 1);
    trunc_ln95_s_fu_367_p4 <= p_r_M_imag_28_fu_349_p2(15 downto 1);
    trunc_ln_fu_353_p4 <= p_r_M_real_28_fu_345_p2(15 downto 1);
end behav;
