
*** Running vivado
    with args -log design_1_lmb_bram_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lmb_bram_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_lmb_bram_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:01:26 . Memory (MB): peak = 341.934 ; gain = 132.020
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_1' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_1' (11#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:29 ; elapsed = 00:02:53 . Memory (MB): peak = 540.238 ; gain = 330.324
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:29 ; elapsed = 00:02:53 . Memory (MB): peak = 540.238 ; gain = 330.324
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 795.605 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:03 ; elapsed = 00:03:44 . Memory (MB): peak = 795.605 ; gain = 585.691
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:03 ; elapsed = 00:03:44 . Memory (MB): peak = 795.605 ; gain = 585.691
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:03:44 . Memory (MB): peak = 795.605 ; gain = 585.691
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:03:44 . Memory (MB): peak = 795.605 ; gain = 585.691
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:03:45 . Memory (MB): peak = 795.605 ; gain = 585.691
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:04:07 . Memory (MB): peak = 795.605 ; gain = 585.691
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:04:07 . Memory (MB): peak = 795.605 ; gain = 585.691
Finished Technology Mapping : Time (s): cpu = 00:02:21 ; elapsed = 00:04:08 . Memory (MB): peak = 795.605 ; gain = 585.691
Finished IO Insertion : Time (s): cpu = 00:02:22 ; elapsed = 00:04:09 . Memory (MB): peak = 795.605 ; gain = 585.691
Finished Renaming Generated Instances : Time (s): cpu = 00:02:22 ; elapsed = 00:04:09 . Memory (MB): peak = 795.605 ; gain = 585.691
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:04:09 . Memory (MB): peak = 795.605 ; gain = 585.691
Finished Renaming Generated Ports : Time (s): cpu = 00:02:22 ; elapsed = 00:04:09 . Memory (MB): peak = 795.605 ; gain = 585.691
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:04:09 . Memory (MB): peak = 795.605 ; gain = 585.691
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:04:09 . Memory (MB): peak = 795.605 ; gain = 585.691

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     8|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:04:09 . Memory (MB): peak = 795.605 ; gain = 585.691
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:03:56 . Memory (MB): peak = 821.691 ; gain = 559.141
