# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project.srcs/sources_1/ip/pll" \
"../../../../../src/arp_send_rgmii_crc/crc32_d8.v" \
"../../../../../src/arp_send_rgmii_crc/eth_send.v" \
"../../../../../src/arp_send_rgmii_crc/eth_send_test.v" \
"../../../../../src/arp_send_rgmii_crc/eth_send_test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
