# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../cpu/cpu.srcs/sources_1/new/alu.vhd" \
"../../../../../cpu/cpu.srcs/sources_1/new/cpu.vhd" \
"../../../../../cpu/cpu.srcs/sources_1/new/microram_sim.vhd" \
"../../../../../cpu/cpu.srcs/sim_1/new/cputb1.vhd" \

# Do not sort compile order
nosort
