// Seed: 1526862361
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    output wor   id_2,
    input  tri0  id_3
);
  wire id_5;
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1
);
  initial begin : LABEL_0
    $clog2(23);
    ;
  end
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd63,
    parameter id_2 = 32'd8,
    parameter id_5 = 32'd62
) (
    output supply0 _id_0,
    input supply0 id_1,
    input supply1 _id_2,
    output tri1 id_3,
    output supply0 id_4,
    input wand _id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
  logic [id_2 : {  1  ==  id_0  ,  id_5  ,  1  ,  -1  <  1  ,  -1  }] id_8;
  ;
endmodule
