Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Aug  6 13:25:17 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (148)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (770)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (148)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/core_1/core_pipeline/de_ex_register_reg[alu_op_sel][0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/core_1/core_pipeline/de_ex_register_reg[alu_op_sel][1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/core_1/core_pipeline/de_ex_register_reg[alu_op_sel][2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/core_1/core_pipeline/de_ex_register_reg[alu_op_sel][3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37)
-------------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (770)
--------------------------------
 There are 770 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     42.729        0.000                      0                 1454        0.027        0.000                      0                 1454        3.000        0.000                       0                   776  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0     {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0_1   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0          42.729        0.000                      0                 1454        0.176        0.000                      0                 1454       49.500        0.000                       0                   772  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0_1        42.739        0.000                      0                 1454        0.176        0.000                      0                 1454       49.500        0.000                       0                   772  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_clk_wiz_0_1  clk_cpu_clk_wiz_0         42.729        0.000                      0                 1454        0.027        0.000                      0                 1454  
clk_cpu_clk_wiz_0    clk_cpu_clk_wiz_0_1       42.729        0.000                      0                 1454        0.027        0.000                      0                 1454  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.729ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.168ns  (logic 1.313ns (18.317%)  route 5.855ns (81.683%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.040    54.652    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I2_O)        0.124    54.776 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6/O
                         net (fo=1, routed)           0.000    54.776    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6_n_1
    SLICE_X37Y87         MUXF7 (Prop_muxf7_I1_O)      0.245    55.021 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3/O
                         net (fo=1, routed)           0.000    55.021    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3_n_1
    SLICE_X37Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    55.125 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           0.815    55.939    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.316    56.255 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    56.255    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.514    98.494    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.559    99.053    
                         clock uncertainty           -0.149    98.904    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.081    98.985    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         98.985    
                         arrival time                         -56.255    
  -------------------------------------------------------------------
                         slack                                 42.729    

Slack (MET) :             42.797ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.054ns  (logic 1.270ns (18.004%)  route 5.784ns (81.996%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.052    54.664    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124    54.788 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7/O
                         net (fo=1, routed)           0.000    54.788    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7_n_1
    SLICE_X33Y90         MUXF7 (Prop_muxf7_I0_O)      0.212    55.000 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4/O
                         net (fo=1, routed)           0.000    55.000    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4_n_1
    SLICE_X33Y90         MUXF8 (Prop_muxf8_I1_O)      0.094    55.094 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_2/O
                         net (fo=1, routed)           0.732    55.825    cpu/core_1/rom/de_ex_register_reg[reg_1_data][7]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.316    56.141 r  cpu/core_1/rom/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    56.141    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[7]
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.517    98.497    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.559    99.056    
                         clock uncertainty           -0.149    98.907    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.031    98.938    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -56.141    
  -------------------------------------------------------------------
                         slack                                 42.797    

Slack (MET) :             42.859ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.035ns  (logic 1.341ns (19.061%)  route 5.694ns (80.939%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.882    54.494    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    54.618 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_6/O
                         net (fo=1, routed)           0.000    54.618    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_6_n_1
    SLICE_X37Y88         MUXF7 (Prop_muxf7_I1_O)      0.245    54.863 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_3/O
                         net (fo=1, routed)           0.000    54.863    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_3_n_1
    SLICE_X37Y88         MUXF8 (Prop_muxf8_I0_O)      0.104    54.967 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_2/O
                         net (fo=1, routed)           0.812    55.778    cpu/core_1/rom/de_ex_register_reg[reg_1_data][8]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.344    56.122 r  cpu/core_1/rom/de_ex_register[reg_1_data][8]_i_1/O
                         net (fo=1, routed)           0.000    56.122    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[8]
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.517    98.497    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/C
                         clock pessimism              0.559    99.056    
                         clock uncertainty           -0.149    98.907    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.075    98.982    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]
  -------------------------------------------------------------------
                         required time                         98.982    
                         arrival time                         -56.122    
  -------------------------------------------------------------------
                         slack                                 42.859    

Slack (MET) :             43.011ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.923ns  (logic 1.297ns (18.733%)  route 5.626ns (81.267%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.662    54.273    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X30Y87         LUT6 (Prop_lut6_I2_O)        0.124    54.397 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][6]_i_8/O
                         net (fo=1, routed)           0.000    54.397    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][6]_i_8_n_1
    SLICE_X30Y87         MUXF7 (Prop_muxf7_I1_O)      0.214    54.611 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_4/O
                         net (fo=1, routed)           0.000    54.611    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_4_n_1
    SLICE_X30Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    54.699 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_2/O
                         net (fo=1, routed)           0.965    55.664    cpu/core_1/rom/de_ex_register_reg[reg_1_data][6]
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.347    56.011 r  cpu/core_1/rom/de_ex_register[reg_1_data][6]_i_1/O
                         net (fo=1, routed)           0.000    56.011    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[6]
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.514    98.494    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/C
                         clock pessimism              0.559    99.053    
                         clock uncertainty           -0.149    98.904    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.118    99.022    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]
  -------------------------------------------------------------------
                         required time                         99.022    
                         arrival time                         -56.011    
  -------------------------------------------------------------------
                         slack                                 43.011    

Slack (MET) :             43.035ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.860ns  (logic 1.238ns (18.048%)  route 5.622ns (81.952%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 49.089 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.629    49.089    cpu/core_1/rom/clk_cpu
    SLICE_X49Y86         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.459    49.548 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         4.810    54.358    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.124    54.482 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=1, routed)           0.000    54.482    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_8_n_1
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    54.699 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_4/O
                         net (fo=1, routed)           0.000    54.699    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_4_n_1
    SLICE_X37Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    54.793 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_2/O
                         net (fo=1, routed)           0.812    55.605    cpu/core_1/rom/de_ex_register_reg[reg_1_data][31]
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.344    55.949 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_1/O
                         net (fo=1, routed)           0.000    55.949    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[31]
    SLICE_X36Y93         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.519    98.499    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y93         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/C
                         clock pessimism              0.559    99.058    
                         clock uncertainty           -0.149    98.909    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.075    98.984    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]
  -------------------------------------------------------------------
                         required time                         98.984    
                         arrival time                         -55.949    
  -------------------------------------------------------------------
                         slack                                 43.035    

Slack (MET) :             43.228ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 0.746ns (12.157%)  route 5.390ns (87.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.630    -0.910    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X43Y85         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=15, routed)          1.032     0.542    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X39Y86         LUT5 (Prop_lut5_I3_O)        0.327     0.869 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.358     5.227    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_22
    SLICE_X56Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.504    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X56Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.971    
                         clock uncertainty           -0.149    48.822    
    SLICE_X56Y92         FDRE (Setup_fdre_C_CE)      -0.367    48.455    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]
  -------------------------------------------------------------------
                         required time                         48.455    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                 43.228    

Slack (MET) :             43.261ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.636ns  (logic 1.306ns (19.680%)  route 5.330ns (80.320%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.757    54.368    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X31Y86         LUT5 (Prop_lut5_I2_O)        0.124    54.492 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_5/O
                         net (fo=1, routed)           0.000    54.492    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_5_n_1
    SLICE_X31Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    54.730 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3/O
                         net (fo=1, routed)           0.000    54.730    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3_n_1
    SLICE_X31Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    54.834 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_2/O
                         net (fo=1, routed)           0.573    55.408    cpu/core_1/rom/de_ex_register_reg[reg_1_data][1]
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.316    55.724 r  cpu/core_1/rom/de_ex_register[reg_1_data][1]_i_1/O
                         net (fo=1, routed)           0.000    55.724    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[1]
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.516    98.496    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
                         clock pessimism              0.559    99.055    
                         clock uncertainty           -0.149    98.906    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.079    98.985    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]
  -------------------------------------------------------------------
                         required time                         98.985    
                         arrival time                         -55.724    
  -------------------------------------------------------------------
                         slack                                 43.261    

Slack (MET) :             43.323ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 0.745ns (12.418%)  route 5.254ns (87.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.630    -0.910    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X43Y85         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.491 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=15, routed)          1.226     0.735    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326     1.061 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8][31]_i_1/O
                         net (fo=32, routed)          4.028     5.089    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_21
    SLICE_X57Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.504    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X57Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.971    
                         clock uncertainty           -0.149    48.822    
    SLICE_X57Y92         FDRE (Setup_fdre_C_CE)      -0.409    48.413    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]
  -------------------------------------------------------------------
                         required time                         48.413    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                 43.323    

Slack (MET) :             43.333ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.602ns  (logic 1.239ns (18.767%)  route 5.363ns (81.233%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 49.089 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.629    49.089    cpu/core_1/rom/clk_cpu
    SLICE_X49Y86         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.459    49.548 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         4.761    54.309    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X32Y88         LUT6 (Prop_lut6_I4_O)        0.124    54.433 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_8/O
                         net (fo=1, routed)           0.000    54.433    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_8_n_1
    SLICE_X32Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    54.650 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4/O
                         net (fo=1, routed)           0.000    54.650    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4_n_1
    SLICE_X32Y88         MUXF8 (Prop_muxf8_I1_O)      0.094    54.744 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_2/O
                         net (fo=1, routed)           0.602    55.346    cpu/core_1/rom/de_ex_register_reg[reg_1_data][2]
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.345    55.691 r  cpu/core_1/rom/de_ex_register[reg_1_data][2]_i_1/O
                         net (fo=1, routed)           0.000    55.691    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[2]
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.516    98.496    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
                         clock pessimism              0.559    99.055    
                         clock uncertainty           -0.149    98.906    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.118    99.024    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]
  -------------------------------------------------------------------
                         required time                         99.024    
                         arrival time                         -55.691    
  -------------------------------------------------------------------
                         slack                                 43.333    

Slack (MET) :             43.347ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.500ns  (logic 1.241ns (19.093%)  route 5.259ns (80.907%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 49.089 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.629    49.089    cpu/core_1/rom/clk_cpu
    SLICE_X49Y86         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.459    49.548 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         4.560    54.108    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X31Y89         LUT5 (Prop_lut5_I4_O)        0.124    54.232 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_5/O
                         net (fo=1, routed)           0.000    54.232    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_5_n_1
    SLICE_X31Y89         MUXF7 (Prop_muxf7_I0_O)      0.238    54.470 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3/O
                         net (fo=1, routed)           0.000    54.470    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3_n_1
    SLICE_X31Y89         MUXF8 (Prop_muxf8_I0_O)      0.104    54.574 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.699    55.273    cpu/core_1/rom/de_ex_register_reg[reg_1_data][3]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.316    55.589 r  cpu/core_1/rom/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    55.589    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[3]
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.517    98.497    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.559    99.056    
                         clock uncertainty           -0.149    98.907    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.029    98.936    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.936    
                         arrival time                         -55.589    
  -------------------------------------------------------------------
                         slack                                 43.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.439%)  route 0.134ns (41.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.568    -0.596    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X41Y93         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/Q
                         net (fo=1, routed)           0.134    -0.321    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[16]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.048    -0.273 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][16]
    SLICE_X38Y94         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.840    -0.833    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X38Y94         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.131    -0.449    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.570    -0.594    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X30Y91         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[14]/Q
                         net (fo=1, routed)           0.122    -0.308    cpu/axi_interconnect/axi_slave_1/D[14]
    SLICE_X28Y91         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.841    -0.832    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X28Y91         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.070    -0.487    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.619%)  route 0.131ns (44.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.566    -0.598    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.303    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.837    -0.836    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.070    -0.491    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.317%)  route 0.127ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.566    -0.598    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.307    cpu/axi_interconnect/axi_slave_1/D[11]
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.837    -0.836    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.066    -0.495    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.564    -0.600    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X42Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]/Q
                         net (fo=1, routed)           0.113    -0.323    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]
    SLICE_X43Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.833    -0.840    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X43Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.075    -0.512    cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.566    -0.598    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X35Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][0]/Q
                         net (fo=2, routed)           0.123    -0.334    cpu/axi_interconnect/axi_master_1/Q[0]
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.836    -0.837    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.059    -0.526    cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.562    -0.602    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X46Y86         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.116    -0.322    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X47Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.832    -0.841    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X47Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.070    -0.519    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.959%)  route 0.166ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.569    -0.595    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X37Y90         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[12]/Q
                         net (fo=1, routed)           0.166    -0.288    cpu/axi_interconnect/axi_slave_1/D[12]
    SLICE_X32Y89         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.840    -0.833    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y89         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.070    -0.488    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.262%)  route 0.164ns (53.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.567    -0.597    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y84         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.292    cpu/led_device/data_write[1]
    SLICE_X29Y85         FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.837    -0.836    cpu/led_device/clk_cpu
    SLICE_X29Y85         FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.066    -0.495    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.795%)  route 0.148ns (51.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.567    -0.597    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y84         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.148    -0.308    cpu/led_device/data_write[2]
    SLICE_X33Y84         FDRE                                         r  cpu/led_device/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.836    -0.837    cpu/led_device/clk_cpu
    SLICE_X33Y84         FDRE                                         r  cpu/led_device/data_reg_reg[2]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.070    -0.514    cpu/led_device/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X29Y93     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y93     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y85     cpu/core_1/core_pipeline/de_ex_register_reg[immediate_used]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y93     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y90     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y90     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y91     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y91     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y93     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y96     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y93     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y94     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y93     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y94     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.739ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.168ns  (logic 1.313ns (18.317%)  route 5.855ns (81.683%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.040    54.652    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I2_O)        0.124    54.776 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6/O
                         net (fo=1, routed)           0.000    54.776    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6_n_1
    SLICE_X37Y87         MUXF7 (Prop_muxf7_I1_O)      0.245    55.021 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3/O
                         net (fo=1, routed)           0.000    55.021    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3_n_1
    SLICE_X37Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    55.125 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           0.815    55.939    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.316    56.255 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    56.255    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.514    98.494    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.559    99.053    
                         clock uncertainty           -0.140    98.914    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.081    98.995    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         98.995    
                         arrival time                         -56.255    
  -------------------------------------------------------------------
                         slack                                 42.739    

Slack (MET) :             42.806ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.054ns  (logic 1.270ns (18.004%)  route 5.784ns (81.996%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.052    54.664    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124    54.788 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7/O
                         net (fo=1, routed)           0.000    54.788    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7_n_1
    SLICE_X33Y90         MUXF7 (Prop_muxf7_I0_O)      0.212    55.000 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4/O
                         net (fo=1, routed)           0.000    55.000    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4_n_1
    SLICE_X33Y90         MUXF8 (Prop_muxf8_I1_O)      0.094    55.094 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_2/O
                         net (fo=1, routed)           0.732    55.825    cpu/core_1/rom/de_ex_register_reg[reg_1_data][7]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.316    56.141 r  cpu/core_1/rom/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    56.141    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[7]
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.517    98.497    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.559    99.056    
                         clock uncertainty           -0.140    98.917    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.031    98.948    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         98.948    
                         arrival time                         -56.141    
  -------------------------------------------------------------------
                         slack                                 42.806    

Slack (MET) :             42.869ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.035ns  (logic 1.341ns (19.061%)  route 5.694ns (80.939%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.882    54.494    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    54.618 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_6/O
                         net (fo=1, routed)           0.000    54.618    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_6_n_1
    SLICE_X37Y88         MUXF7 (Prop_muxf7_I1_O)      0.245    54.863 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_3/O
                         net (fo=1, routed)           0.000    54.863    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_3_n_1
    SLICE_X37Y88         MUXF8 (Prop_muxf8_I0_O)      0.104    54.967 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_2/O
                         net (fo=1, routed)           0.812    55.778    cpu/core_1/rom/de_ex_register_reg[reg_1_data][8]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.344    56.122 r  cpu/core_1/rom/de_ex_register[reg_1_data][8]_i_1/O
                         net (fo=1, routed)           0.000    56.122    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[8]
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.517    98.497    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/C
                         clock pessimism              0.559    99.056    
                         clock uncertainty           -0.140    98.917    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.075    98.992    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]
  -------------------------------------------------------------------
                         required time                         98.992    
                         arrival time                         -56.122    
  -------------------------------------------------------------------
                         slack                                 42.869    

Slack (MET) :             43.021ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.923ns  (logic 1.297ns (18.733%)  route 5.626ns (81.267%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.662    54.273    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X30Y87         LUT6 (Prop_lut6_I2_O)        0.124    54.397 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][6]_i_8/O
                         net (fo=1, routed)           0.000    54.397    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][6]_i_8_n_1
    SLICE_X30Y87         MUXF7 (Prop_muxf7_I1_O)      0.214    54.611 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_4/O
                         net (fo=1, routed)           0.000    54.611    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_4_n_1
    SLICE_X30Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    54.699 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_2/O
                         net (fo=1, routed)           0.965    55.664    cpu/core_1/rom/de_ex_register_reg[reg_1_data][6]
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.347    56.011 r  cpu/core_1/rom/de_ex_register[reg_1_data][6]_i_1/O
                         net (fo=1, routed)           0.000    56.011    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[6]
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.514    98.494    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/C
                         clock pessimism              0.559    99.053    
                         clock uncertainty           -0.140    98.914    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.118    99.032    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]
  -------------------------------------------------------------------
                         required time                         99.032    
                         arrival time                         -56.011    
  -------------------------------------------------------------------
                         slack                                 43.021    

Slack (MET) :             43.045ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.860ns  (logic 1.238ns (18.048%)  route 5.622ns (81.952%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 49.089 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.629    49.089    cpu/core_1/rom/clk_cpu
    SLICE_X49Y86         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.459    49.548 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         4.810    54.358    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.124    54.482 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=1, routed)           0.000    54.482    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_8_n_1
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    54.699 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_4/O
                         net (fo=1, routed)           0.000    54.699    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_4_n_1
    SLICE_X37Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    54.793 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_2/O
                         net (fo=1, routed)           0.812    55.605    cpu/core_1/rom/de_ex_register_reg[reg_1_data][31]
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.344    55.949 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_1/O
                         net (fo=1, routed)           0.000    55.949    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[31]
    SLICE_X36Y93         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.519    98.499    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y93         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/C
                         clock pessimism              0.559    99.058    
                         clock uncertainty           -0.140    98.919    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.075    98.994    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]
  -------------------------------------------------------------------
                         required time                         98.994    
                         arrival time                         -55.949    
  -------------------------------------------------------------------
                         slack                                 43.045    

Slack (MET) :             43.238ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 0.746ns (12.157%)  route 5.390ns (87.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.630    -0.910    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X43Y85         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=15, routed)          1.032     0.542    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X39Y86         LUT5 (Prop_lut5_I3_O)        0.327     0.869 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.358     5.227    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_22
    SLICE_X56Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.504    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X56Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.971    
                         clock uncertainty           -0.140    48.832    
    SLICE_X56Y92         FDRE (Setup_fdre_C_CE)      -0.367    48.465    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]
  -------------------------------------------------------------------
                         required time                         48.465    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                 43.238    

Slack (MET) :             43.271ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.636ns  (logic 1.306ns (19.680%)  route 5.330ns (80.320%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.757    54.368    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X31Y86         LUT5 (Prop_lut5_I2_O)        0.124    54.492 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_5/O
                         net (fo=1, routed)           0.000    54.492    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_5_n_1
    SLICE_X31Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    54.730 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3/O
                         net (fo=1, routed)           0.000    54.730    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3_n_1
    SLICE_X31Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    54.834 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_2/O
                         net (fo=1, routed)           0.573    55.408    cpu/core_1/rom/de_ex_register_reg[reg_1_data][1]
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.316    55.724 r  cpu/core_1/rom/de_ex_register[reg_1_data][1]_i_1/O
                         net (fo=1, routed)           0.000    55.724    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[1]
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.516    98.496    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
                         clock pessimism              0.559    99.055    
                         clock uncertainty           -0.140    98.916    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.079    98.995    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]
  -------------------------------------------------------------------
                         required time                         98.995    
                         arrival time                         -55.724    
  -------------------------------------------------------------------
                         slack                                 43.271    

Slack (MET) :             43.333ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 0.745ns (12.418%)  route 5.254ns (87.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.630    -0.910    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X43Y85         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.491 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=15, routed)          1.226     0.735    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326     1.061 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8][31]_i_1/O
                         net (fo=32, routed)          4.028     5.089    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_21
    SLICE_X57Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.504    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X57Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.971    
                         clock uncertainty           -0.140    48.832    
    SLICE_X57Y92         FDRE (Setup_fdre_C_CE)      -0.409    48.423    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]
  -------------------------------------------------------------------
                         required time                         48.423    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                 43.333    

Slack (MET) :             43.342ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.602ns  (logic 1.239ns (18.767%)  route 5.363ns (81.233%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 49.089 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.629    49.089    cpu/core_1/rom/clk_cpu
    SLICE_X49Y86         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.459    49.548 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         4.761    54.309    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X32Y88         LUT6 (Prop_lut6_I4_O)        0.124    54.433 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_8/O
                         net (fo=1, routed)           0.000    54.433    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_8_n_1
    SLICE_X32Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    54.650 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4/O
                         net (fo=1, routed)           0.000    54.650    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4_n_1
    SLICE_X32Y88         MUXF8 (Prop_muxf8_I1_O)      0.094    54.744 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_2/O
                         net (fo=1, routed)           0.602    55.346    cpu/core_1/rom/de_ex_register_reg[reg_1_data][2]
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.345    55.691 r  cpu/core_1/rom/de_ex_register[reg_1_data][2]_i_1/O
                         net (fo=1, routed)           0.000    55.691    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[2]
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.516    98.496    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
                         clock pessimism              0.559    99.055    
                         clock uncertainty           -0.140    98.916    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.118    99.034    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]
  -------------------------------------------------------------------
                         required time                         99.034    
                         arrival time                         -55.691    
  -------------------------------------------------------------------
                         slack                                 43.342    

Slack (MET) :             43.357ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.500ns  (logic 1.241ns (19.093%)  route 5.259ns (80.907%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 49.089 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.629    49.089    cpu/core_1/rom/clk_cpu
    SLICE_X49Y86         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.459    49.548 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         4.560    54.108    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X31Y89         LUT5 (Prop_lut5_I4_O)        0.124    54.232 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_5/O
                         net (fo=1, routed)           0.000    54.232    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_5_n_1
    SLICE_X31Y89         MUXF7 (Prop_muxf7_I0_O)      0.238    54.470 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3/O
                         net (fo=1, routed)           0.000    54.470    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3_n_1
    SLICE_X31Y89         MUXF8 (Prop_muxf8_I0_O)      0.104    54.574 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.699    55.273    cpu/core_1/rom/de_ex_register_reg[reg_1_data][3]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.316    55.589 r  cpu/core_1/rom/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    55.589    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[3]
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.517    98.497    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.559    99.056    
                         clock uncertainty           -0.140    98.917    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.029    98.946    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.946    
                         arrival time                         -55.589    
  -------------------------------------------------------------------
                         slack                                 43.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.439%)  route 0.134ns (41.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.568    -0.596    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X41Y93         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/Q
                         net (fo=1, routed)           0.134    -0.321    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[16]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.048    -0.273 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][16]
    SLICE_X38Y94         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.840    -0.833    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X38Y94         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.131    -0.449    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.570    -0.594    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X30Y91         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[14]/Q
                         net (fo=1, routed)           0.122    -0.308    cpu/axi_interconnect/axi_slave_1/D[14]
    SLICE_X28Y91         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.841    -0.832    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X28Y91         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.070    -0.487    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.619%)  route 0.131ns (44.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.566    -0.598    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.303    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.837    -0.836    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.070    -0.491    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.317%)  route 0.127ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.566    -0.598    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.307    cpu/axi_interconnect/axi_slave_1/D[11]
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.837    -0.836    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.066    -0.495    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.564    -0.600    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X42Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]/Q
                         net (fo=1, routed)           0.113    -0.323    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]
    SLICE_X43Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.833    -0.840    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X43Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.075    -0.512    cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.566    -0.598    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X35Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][0]/Q
                         net (fo=2, routed)           0.123    -0.334    cpu/axi_interconnect/axi_master_1/Q[0]
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.836    -0.837    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.059    -0.526    cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.562    -0.602    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X46Y86         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.116    -0.322    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X47Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.832    -0.841    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X47Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.070    -0.519    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.959%)  route 0.166ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.569    -0.595    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X37Y90         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[12]/Q
                         net (fo=1, routed)           0.166    -0.288    cpu/axi_interconnect/axi_slave_1/D[12]
    SLICE_X32Y89         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.840    -0.833    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y89         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.070    -0.488    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.262%)  route 0.164ns (53.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.567    -0.597    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y84         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.292    cpu/led_device/data_write[1]
    SLICE_X29Y85         FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.837    -0.836    cpu/led_device/clk_cpu
    SLICE_X29Y85         FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.066    -0.495    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.795%)  route 0.148ns (51.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.567    -0.597    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y84         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.148    -0.308    cpu/led_device/data_write[2]
    SLICE_X33Y84         FDRE                                         r  cpu/led_device/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.836    -0.837    cpu/led_device/clk_cpu
    SLICE_X33Y84         FDRE                                         r  cpu/led_device/data_reg_reg[2]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.070    -0.514    cpu/led_device/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X29Y93     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y93     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y85     cpu/core_1/core_pipeline/de_ex_register_reg[immediate_used]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y96     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y93     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y90     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y90     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y91     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y91     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y93     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y96     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y93     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y94     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y93     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y94     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.729ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.168ns  (logic 1.313ns (18.317%)  route 5.855ns (81.683%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.040    54.652    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I2_O)        0.124    54.776 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6/O
                         net (fo=1, routed)           0.000    54.776    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6_n_1
    SLICE_X37Y87         MUXF7 (Prop_muxf7_I1_O)      0.245    55.021 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3/O
                         net (fo=1, routed)           0.000    55.021    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3_n_1
    SLICE_X37Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    55.125 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           0.815    55.939    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.316    56.255 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    56.255    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.514    98.494    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.559    99.053    
                         clock uncertainty           -0.149    98.904    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.081    98.985    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         98.985    
                         arrival time                         -56.255    
  -------------------------------------------------------------------
                         slack                                 42.729    

Slack (MET) :             42.797ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.054ns  (logic 1.270ns (18.004%)  route 5.784ns (81.996%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.052    54.664    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124    54.788 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7/O
                         net (fo=1, routed)           0.000    54.788    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7_n_1
    SLICE_X33Y90         MUXF7 (Prop_muxf7_I0_O)      0.212    55.000 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4/O
                         net (fo=1, routed)           0.000    55.000    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4_n_1
    SLICE_X33Y90         MUXF8 (Prop_muxf8_I1_O)      0.094    55.094 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_2/O
                         net (fo=1, routed)           0.732    55.825    cpu/core_1/rom/de_ex_register_reg[reg_1_data][7]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.316    56.141 r  cpu/core_1/rom/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    56.141    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[7]
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.517    98.497    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.559    99.056    
                         clock uncertainty           -0.149    98.907    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.031    98.938    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -56.141    
  -------------------------------------------------------------------
                         slack                                 42.797    

Slack (MET) :             42.859ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.035ns  (logic 1.341ns (19.061%)  route 5.694ns (80.939%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.882    54.494    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    54.618 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_6/O
                         net (fo=1, routed)           0.000    54.618    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_6_n_1
    SLICE_X37Y88         MUXF7 (Prop_muxf7_I1_O)      0.245    54.863 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_3/O
                         net (fo=1, routed)           0.000    54.863    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_3_n_1
    SLICE_X37Y88         MUXF8 (Prop_muxf8_I0_O)      0.104    54.967 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_2/O
                         net (fo=1, routed)           0.812    55.778    cpu/core_1/rom/de_ex_register_reg[reg_1_data][8]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.344    56.122 r  cpu/core_1/rom/de_ex_register[reg_1_data][8]_i_1/O
                         net (fo=1, routed)           0.000    56.122    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[8]
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.517    98.497    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/C
                         clock pessimism              0.559    99.056    
                         clock uncertainty           -0.149    98.907    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.075    98.982    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]
  -------------------------------------------------------------------
                         required time                         98.982    
                         arrival time                         -56.122    
  -------------------------------------------------------------------
                         slack                                 42.859    

Slack (MET) :             43.011ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.923ns  (logic 1.297ns (18.733%)  route 5.626ns (81.267%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.662    54.273    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X30Y87         LUT6 (Prop_lut6_I2_O)        0.124    54.397 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][6]_i_8/O
                         net (fo=1, routed)           0.000    54.397    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][6]_i_8_n_1
    SLICE_X30Y87         MUXF7 (Prop_muxf7_I1_O)      0.214    54.611 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_4/O
                         net (fo=1, routed)           0.000    54.611    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_4_n_1
    SLICE_X30Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    54.699 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_2/O
                         net (fo=1, routed)           0.965    55.664    cpu/core_1/rom/de_ex_register_reg[reg_1_data][6]
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.347    56.011 r  cpu/core_1/rom/de_ex_register[reg_1_data][6]_i_1/O
                         net (fo=1, routed)           0.000    56.011    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[6]
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.514    98.494    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/C
                         clock pessimism              0.559    99.053    
                         clock uncertainty           -0.149    98.904    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.118    99.022    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]
  -------------------------------------------------------------------
                         required time                         99.022    
                         arrival time                         -56.011    
  -------------------------------------------------------------------
                         slack                                 43.011    

Slack (MET) :             43.035ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.860ns  (logic 1.238ns (18.048%)  route 5.622ns (81.952%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 49.089 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.629    49.089    cpu/core_1/rom/clk_cpu
    SLICE_X49Y86         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.459    49.548 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         4.810    54.358    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.124    54.482 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=1, routed)           0.000    54.482    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_8_n_1
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    54.699 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_4/O
                         net (fo=1, routed)           0.000    54.699    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_4_n_1
    SLICE_X37Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    54.793 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_2/O
                         net (fo=1, routed)           0.812    55.605    cpu/core_1/rom/de_ex_register_reg[reg_1_data][31]
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.344    55.949 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_1/O
                         net (fo=1, routed)           0.000    55.949    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[31]
    SLICE_X36Y93         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.519    98.499    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y93         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/C
                         clock pessimism              0.559    99.058    
                         clock uncertainty           -0.149    98.909    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.075    98.984    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]
  -------------------------------------------------------------------
                         required time                         98.984    
                         arrival time                         -55.949    
  -------------------------------------------------------------------
                         slack                                 43.035    

Slack (MET) :             43.228ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 0.746ns (12.157%)  route 5.390ns (87.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.630    -0.910    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X43Y85         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=15, routed)          1.032     0.542    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X39Y86         LUT5 (Prop_lut5_I3_O)        0.327     0.869 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.358     5.227    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_22
    SLICE_X56Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.504    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X56Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.971    
                         clock uncertainty           -0.149    48.822    
    SLICE_X56Y92         FDRE (Setup_fdre_C_CE)      -0.367    48.455    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]
  -------------------------------------------------------------------
                         required time                         48.455    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                 43.228    

Slack (MET) :             43.261ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.636ns  (logic 1.306ns (19.680%)  route 5.330ns (80.320%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.757    54.368    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X31Y86         LUT5 (Prop_lut5_I2_O)        0.124    54.492 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_5/O
                         net (fo=1, routed)           0.000    54.492    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_5_n_1
    SLICE_X31Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    54.730 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3/O
                         net (fo=1, routed)           0.000    54.730    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3_n_1
    SLICE_X31Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    54.834 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_2/O
                         net (fo=1, routed)           0.573    55.408    cpu/core_1/rom/de_ex_register_reg[reg_1_data][1]
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.316    55.724 r  cpu/core_1/rom/de_ex_register[reg_1_data][1]_i_1/O
                         net (fo=1, routed)           0.000    55.724    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[1]
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.516    98.496    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
                         clock pessimism              0.559    99.055    
                         clock uncertainty           -0.149    98.906    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.079    98.985    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]
  -------------------------------------------------------------------
                         required time                         98.985    
                         arrival time                         -55.724    
  -------------------------------------------------------------------
                         slack                                 43.261    

Slack (MET) :             43.323ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 0.745ns (12.418%)  route 5.254ns (87.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.630    -0.910    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X43Y85         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.491 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=15, routed)          1.226     0.735    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326     1.061 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8][31]_i_1/O
                         net (fo=32, routed)          4.028     5.089    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_21
    SLICE_X57Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.504    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X57Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.971    
                         clock uncertainty           -0.149    48.822    
    SLICE_X57Y92         FDRE (Setup_fdre_C_CE)      -0.409    48.413    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]
  -------------------------------------------------------------------
                         required time                         48.413    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                 43.323    

Slack (MET) :             43.333ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.602ns  (logic 1.239ns (18.767%)  route 5.363ns (81.233%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 49.089 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.629    49.089    cpu/core_1/rom/clk_cpu
    SLICE_X49Y86         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.459    49.548 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         4.761    54.309    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X32Y88         LUT6 (Prop_lut6_I4_O)        0.124    54.433 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_8/O
                         net (fo=1, routed)           0.000    54.433    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_8_n_1
    SLICE_X32Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    54.650 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4/O
                         net (fo=1, routed)           0.000    54.650    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4_n_1
    SLICE_X32Y88         MUXF8 (Prop_muxf8_I1_O)      0.094    54.744 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_2/O
                         net (fo=1, routed)           0.602    55.346    cpu/core_1/rom/de_ex_register_reg[reg_1_data][2]
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.345    55.691 r  cpu/core_1/rom/de_ex_register[reg_1_data][2]_i_1/O
                         net (fo=1, routed)           0.000    55.691    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[2]
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.516    98.496    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
                         clock pessimism              0.559    99.055    
                         clock uncertainty           -0.149    98.906    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.118    99.024    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]
  -------------------------------------------------------------------
                         required time                         99.024    
                         arrival time                         -55.691    
  -------------------------------------------------------------------
                         slack                                 43.333    

Slack (MET) :             43.347ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.500ns  (logic 1.241ns (19.093%)  route 5.259ns (80.907%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 49.089 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.629    49.089    cpu/core_1/rom/clk_cpu
    SLICE_X49Y86         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.459    49.548 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         4.560    54.108    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X31Y89         LUT5 (Prop_lut5_I4_O)        0.124    54.232 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_5/O
                         net (fo=1, routed)           0.000    54.232    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_5_n_1
    SLICE_X31Y89         MUXF7 (Prop_muxf7_I0_O)      0.238    54.470 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3/O
                         net (fo=1, routed)           0.000    54.470    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3_n_1
    SLICE_X31Y89         MUXF8 (Prop_muxf8_I0_O)      0.104    54.574 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.699    55.273    cpu/core_1/rom/de_ex_register_reg[reg_1_data][3]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.316    55.589 r  cpu/core_1/rom/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    55.589    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[3]
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.517    98.497    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.559    99.056    
                         clock uncertainty           -0.149    98.907    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.029    98.936    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.936    
                         arrival time                         -55.589    
  -------------------------------------------------------------------
                         slack                                 43.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.439%)  route 0.134ns (41.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.568    -0.596    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X41Y93         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/Q
                         net (fo=1, routed)           0.134    -0.321    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[16]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.048    -0.273 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][16]
    SLICE_X38Y94         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.840    -0.833    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X38Y94         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.131    -0.300    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.570    -0.594    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X30Y91         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[14]/Q
                         net (fo=1, routed)           0.122    -0.308    cpu/axi_interconnect/axi_slave_1/D[14]
    SLICE_X28Y91         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.841    -0.832    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X28Y91         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.149    -0.408    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.070    -0.338    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.619%)  route 0.131ns (44.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.566    -0.598    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.303    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.837    -0.836    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.149    -0.412    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.070    -0.342    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.317%)  route 0.127ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.566    -0.598    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.307    cpu/axi_interconnect/axi_slave_1/D[11]
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.837    -0.836    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.149    -0.412    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.066    -0.346    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.564    -0.600    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X42Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]/Q
                         net (fo=1, routed)           0.113    -0.323    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]
    SLICE_X43Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.833    -0.840    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X43Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.149    -0.438    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.075    -0.363    cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.566    -0.598    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X35Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][0]/Q
                         net (fo=2, routed)           0.123    -0.334    cpu/axi_interconnect/axi_master_1/Q[0]
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.836    -0.837    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.149    -0.436    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.059    -0.377    cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.562    -0.602    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X46Y86         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.116    -0.322    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X47Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.832    -0.841    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X47Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.149    -0.440    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.070    -0.370    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.959%)  route 0.166ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.569    -0.595    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X37Y90         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[12]/Q
                         net (fo=1, routed)           0.166    -0.288    cpu/axi_interconnect/axi_slave_1/D[12]
    SLICE_X32Y89         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.840    -0.833    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y89         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.149    -0.409    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.070    -0.339    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.262%)  route 0.164ns (53.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.567    -0.597    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y84         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.292    cpu/led_device/data_write[1]
    SLICE_X29Y85         FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.837    -0.836    cpu/led_device/clk_cpu
    SLICE_X29Y85         FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.149    -0.412    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.066    -0.346    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.795%)  route 0.148ns (51.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.567    -0.597    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y84         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.148    -0.308    cpu/led_device/data_write[2]
    SLICE_X33Y84         FDRE                                         r  cpu/led_device/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.836    -0.837    cpu/led_device/clk_cpu
    SLICE_X33Y84         FDRE                                         r  cpu/led_device/data_reg_reg[2]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.149    -0.435    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.070    -0.365    cpu/led_device/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.729ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.168ns  (logic 1.313ns (18.317%)  route 5.855ns (81.683%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.040    54.652    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I2_O)        0.124    54.776 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6/O
                         net (fo=1, routed)           0.000    54.776    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6_n_1
    SLICE_X37Y87         MUXF7 (Prop_muxf7_I1_O)      0.245    55.021 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3/O
                         net (fo=1, routed)           0.000    55.021    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3_n_1
    SLICE_X37Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    55.125 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           0.815    55.939    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.316    56.255 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    56.255    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.514    98.494    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.559    99.053    
                         clock uncertainty           -0.149    98.904    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.081    98.985    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         98.985    
                         arrival time                         -56.255    
  -------------------------------------------------------------------
                         slack                                 42.729    

Slack (MET) :             42.797ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.054ns  (logic 1.270ns (18.004%)  route 5.784ns (81.996%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.052    54.664    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.124    54.788 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7/O
                         net (fo=1, routed)           0.000    54.788    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7_n_1
    SLICE_X33Y90         MUXF7 (Prop_muxf7_I0_O)      0.212    55.000 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4/O
                         net (fo=1, routed)           0.000    55.000    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4_n_1
    SLICE_X33Y90         MUXF8 (Prop_muxf8_I1_O)      0.094    55.094 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_2/O
                         net (fo=1, routed)           0.732    55.825    cpu/core_1/rom/de_ex_register_reg[reg_1_data][7]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.316    56.141 r  cpu/core_1/rom/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    56.141    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[7]
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.517    98.497    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.559    99.056    
                         clock uncertainty           -0.149    98.907    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.031    98.938    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -56.141    
  -------------------------------------------------------------------
                         slack                                 42.797    

Slack (MET) :             42.859ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.035ns  (logic 1.341ns (19.061%)  route 5.694ns (80.939%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.882    54.494    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    54.618 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_6/O
                         net (fo=1, routed)           0.000    54.618    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_6_n_1
    SLICE_X37Y88         MUXF7 (Prop_muxf7_I1_O)      0.245    54.863 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_3/O
                         net (fo=1, routed)           0.000    54.863    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_3_n_1
    SLICE_X37Y88         MUXF8 (Prop_muxf8_I0_O)      0.104    54.967 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_2/O
                         net (fo=1, routed)           0.812    55.778    cpu/core_1/rom/de_ex_register_reg[reg_1_data][8]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.344    56.122 r  cpu/core_1/rom/de_ex_register[reg_1_data][8]_i_1/O
                         net (fo=1, routed)           0.000    56.122    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[8]
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.517    98.497    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/C
                         clock pessimism              0.559    99.056    
                         clock uncertainty           -0.149    98.907    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.075    98.982    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]
  -------------------------------------------------------------------
                         required time                         98.982    
                         arrival time                         -56.122    
  -------------------------------------------------------------------
                         slack                                 42.859    

Slack (MET) :             43.011ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.923ns  (logic 1.297ns (18.733%)  route 5.626ns (81.267%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.662    54.273    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X30Y87         LUT6 (Prop_lut6_I2_O)        0.124    54.397 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][6]_i_8/O
                         net (fo=1, routed)           0.000    54.397    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][6]_i_8_n_1
    SLICE_X30Y87         MUXF7 (Prop_muxf7_I1_O)      0.214    54.611 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_4/O
                         net (fo=1, routed)           0.000    54.611    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_4_n_1
    SLICE_X30Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    54.699 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_2/O
                         net (fo=1, routed)           0.965    55.664    cpu/core_1/rom/de_ex_register_reg[reg_1_data][6]
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.347    56.011 r  cpu/core_1/rom/de_ex_register[reg_1_data][6]_i_1/O
                         net (fo=1, routed)           0.000    56.011    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[6]
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.514    98.494    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X38Y87         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/C
                         clock pessimism              0.559    99.053    
                         clock uncertainty           -0.149    98.904    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.118    99.022    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]
  -------------------------------------------------------------------
                         required time                         99.022    
                         arrival time                         -56.011    
  -------------------------------------------------------------------
                         slack                                 43.011    

Slack (MET) :             43.035ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.860ns  (logic 1.238ns (18.048%)  route 5.622ns (81.952%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 49.089 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.629    49.089    cpu/core_1/rom/clk_cpu
    SLICE_X49Y86         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.459    49.548 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         4.810    54.358    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.124    54.482 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=1, routed)           0.000    54.482    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_8_n_1
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    54.699 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_4/O
                         net (fo=1, routed)           0.000    54.699    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_4_n_1
    SLICE_X37Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    54.793 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_2/O
                         net (fo=1, routed)           0.812    55.605    cpu/core_1/rom/de_ex_register_reg[reg_1_data][31]
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.344    55.949 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_1/O
                         net (fo=1, routed)           0.000    55.949    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[31]
    SLICE_X36Y93         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.519    98.499    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y93         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/C
                         clock pessimism              0.559    99.058    
                         clock uncertainty           -0.149    98.909    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.075    98.984    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]
  -------------------------------------------------------------------
                         required time                         98.984    
                         arrival time                         -55.949    
  -------------------------------------------------------------------
                         slack                                 43.035    

Slack (MET) :             43.228ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 0.746ns (12.157%)  route 5.390ns (87.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.630    -0.910    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X43Y85         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=15, routed)          1.032     0.542    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X39Y86         LUT5 (Prop_lut5_I3_O)        0.327     0.869 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.358     5.227    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_22
    SLICE_X56Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.504    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X56Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.971    
                         clock uncertainty           -0.149    48.822    
    SLICE_X56Y92         FDRE (Setup_fdre_C_CE)      -0.367    48.455    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]
  -------------------------------------------------------------------
                         required time                         48.455    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                 43.228    

Slack (MET) :             43.261ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.636ns  (logic 1.306ns (19.680%)  route 5.330ns (80.320%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 49.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.627    49.087    cpu/core_1/rom/clk_cpu
    SLICE_X50Y85         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.524    49.611 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.757    54.368    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X31Y86         LUT5 (Prop_lut5_I2_O)        0.124    54.492 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_5/O
                         net (fo=1, routed)           0.000    54.492    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_5_n_1
    SLICE_X31Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    54.730 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3/O
                         net (fo=1, routed)           0.000    54.730    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3_n_1
    SLICE_X31Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    54.834 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_2/O
                         net (fo=1, routed)           0.573    55.408    cpu/core_1/rom/de_ex_register_reg[reg_1_data][1]
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.316    55.724 r  cpu/core_1/rom/de_ex_register[reg_1_data][1]_i_1/O
                         net (fo=1, routed)           0.000    55.724    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[1]
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.516    98.496    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
                         clock pessimism              0.559    99.055    
                         clock uncertainty           -0.149    98.906    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.079    98.985    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]
  -------------------------------------------------------------------
                         required time                         98.985    
                         arrival time                         -55.724    
  -------------------------------------------------------------------
                         slack                                 43.261    

Slack (MET) :             43.323ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 0.745ns (12.418%)  route 5.254ns (87.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.630    -0.910    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X43Y85         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.491 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=15, routed)          1.226     0.735    cpu/core_1/core_pipeline/stage_decode/register_file/Q[2]
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326     1.061 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8][31]_i_1/O
                         net (fo=32, routed)          4.028     5.089    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_21
    SLICE_X57Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.504    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X57Y92         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]/C  (IS_INVERTED)
                         clock pessimism              0.487    48.971    
                         clock uncertainty           -0.149    48.822    
    SLICE_X57Y92         FDRE (Setup_fdre_C_CE)      -0.409    48.413    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[8][19]
  -------------------------------------------------------------------
                         required time                         48.413    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                 43.323    

Slack (MET) :             43.333ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.602ns  (logic 1.239ns (18.767%)  route 5.363ns (81.233%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 49.089 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.629    49.089    cpu/core_1/rom/clk_cpu
    SLICE_X49Y86         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.459    49.548 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         4.761    54.309    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X32Y88         LUT6 (Prop_lut6_I4_O)        0.124    54.433 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_8/O
                         net (fo=1, routed)           0.000    54.433    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_8_n_1
    SLICE_X32Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    54.650 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4/O
                         net (fo=1, routed)           0.000    54.650    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4_n_1
    SLICE_X32Y88         MUXF8 (Prop_muxf8_I1_O)      0.094    54.744 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_2/O
                         net (fo=1, routed)           0.602    55.346    cpu/core_1/rom/de_ex_register_reg[reg_1_data][2]
    SLICE_X34Y88         LUT2 (Prop_lut2_I1_O)        0.345    55.691 r  cpu/core_1/rom/de_ex_register[reg_1_data][2]_i_1/O
                         net (fo=1, routed)           0.000    55.691    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[2]
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.516    98.496    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X34Y88         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
                         clock pessimism              0.559    99.055    
                         clock uncertainty           -0.149    98.906    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.118    99.024    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]
  -------------------------------------------------------------------
                         required time                         99.024    
                         arrival time                         -55.691    
  -------------------------------------------------------------------
                         slack                                 43.333    

Slack (MET) :             43.347ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.500ns  (logic 1.241ns (19.093%)  route 5.259ns (80.907%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 98.497 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 49.089 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.629    49.089    cpu/core_1/rom/clk_cpu
    SLICE_X49Y86         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.459    49.548 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         4.560    54.108    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X31Y89         LUT5 (Prop_lut5_I4_O)        0.124    54.232 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_5/O
                         net (fo=1, routed)           0.000    54.232    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_5_n_1
    SLICE_X31Y89         MUXF7 (Prop_muxf7_I0_O)      0.238    54.470 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3/O
                         net (fo=1, routed)           0.000    54.470    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3_n_1
    SLICE_X31Y89         MUXF8 (Prop_muxf8_I0_O)      0.104    54.574 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.699    55.273    cpu/core_1/rom/de_ex_register_reg[reg_1_data][3]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.316    55.589 r  cpu/core_1/rom/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    55.589    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[3]
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         1.517    98.497    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X36Y89         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.559    99.056    
                         clock uncertainty           -0.149    98.907    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.029    98.936    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.936    
                         arrival time                         -55.589    
  -------------------------------------------------------------------
                         slack                                 43.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.439%)  route 0.134ns (41.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.568    -0.596    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X41Y93         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/Q
                         net (fo=1, routed)           0.134    -0.321    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[16]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.048    -0.273 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][16]
    SLICE_X38Y94         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.840    -0.833    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X38Y94         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.131    -0.300    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.570    -0.594    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X30Y91         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[14]/Q
                         net (fo=1, routed)           0.122    -0.308    cpu/axi_interconnect/axi_slave_1/D[14]
    SLICE_X28Y91         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.841    -0.832    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X28Y91         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.149    -0.408    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.070    -0.338    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.619%)  route 0.131ns (44.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.566    -0.598    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.303    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.837    -0.836    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.149    -0.412    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.070    -0.342    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.317%)  route 0.127ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.566    -0.598    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.127    -0.307    cpu/axi_interconnect/axi_slave_1/D[11]
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.837    -0.836    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y85         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.149    -0.412    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.066    -0.346    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.564    -0.600    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X42Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]/Q
                         net (fo=1, routed)           0.113    -0.323    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][0]
    SLICE_X43Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.833    -0.840    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X43Y86         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.149    -0.438    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.075    -0.363    cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.566    -0.598    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X35Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][0]/Q
                         net (fo=2, routed)           0.123    -0.334    cpu/axi_interconnect/axi_master_1/Q[0]
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.836    -0.837    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X34Y86         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.149    -0.436    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.059    -0.377    cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.562    -0.602    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X46Y86         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.116    -0.322    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X47Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.832    -0.841    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X47Y86         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.149    -0.440    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.070    -0.370    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.959%)  route 0.166ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.569    -0.595    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X37Y90         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  cpu/axi_interconnect/axi_master_1/write_data_reg_reg[12]/Q
                         net (fo=1, routed)           0.166    -0.288    cpu/axi_interconnect/axi_slave_1/D[12]
    SLICE_X32Y89         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.840    -0.833    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y89         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.149    -0.409    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.070    -0.339    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.262%)  route 0.164ns (53.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.567    -0.597    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y84         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.292    cpu/led_device/data_write[1]
    SLICE_X29Y85         FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.837    -0.836    cpu/led_device/clk_cpu
    SLICE_X29Y85         FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.149    -0.412    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.066    -0.346    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.795%)  route 0.148ns (51.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.567    -0.597    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X32Y84         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.148    -0.308    cpu/led_device/data_write[2]
    SLICE_X33Y84         FDRE                                         r  cpu/led_device/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=761, routed)         0.836    -0.837    cpu/led_device/clk_cpu
    SLICE_X33Y84         FDRE                                         r  cpu/led_device/data_reg_reg[2]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.149    -0.435    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.070    -0.365    cpu/led_device/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.056    





