# Auto generated by Project Navigator for Modelsim
vlib work

vlog  ../typically_verilog-HDL/bit4_processor.v
vlog  ../typically_verilog-HDL/bit4_processor_tb.v
vlog  "C:/Xilinx/verilog/src/glbl.v"
## You need to generate your own stimuli
vsim -t 1ps +maxdelays -L xilinxcorelib_ver -L unisims_ver  bit4_processor_tb glbl

view wave
add wave *
view structure
view signals
