Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 16:17:09 2024
| Host         : LAPTOP-HQ21H1CR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_7seg_control_sets_placed.rpt
| Design       : test_7seg
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |   143 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              88 |           32 |
| No           | Yes                   | No                     |               6 |            6 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |              19 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------+--------------------------------+------------------+----------------+
|           Clock Signal          |    Enable Signal   |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------+--------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                  |                    |                                |                1 |              1 |
|  clk_IBUF_BUFG                  |                    | mode_reg[0]_LDC_i_2_n_0        |                1 |              1 |
|  clk_IBUF_BUFG                  |                    | mode_reg[1]_LDC_i_2_n_0        |                1 |              1 |
|  clk_IBUF_BUFG                  |                    | mode_reg[1]_LDC_i_1_n_0        |                1 |              1 |
|  clk_IBUF_BUFG                  |                    | mode_reg[2]_LDC_i_2_n_0        |                1 |              1 |
|  clk_IBUF_BUFG                  |                    | mode_reg[0]_LDC_i_1_n_0        |                1 |              1 |
|  clk_IBUF_BUFG                  |                    | mode_reg[2]_LDC_i_1_n_0        |                1 |              1 |
|  clk_IBUF_BUFG                  |                    | U3/counter3_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  |                    | U3/counter3_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  |                    | U3/counter3_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  |                    | U3/counter3_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  |                    | U3/counter3_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  |                    | U3/counter3_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  mode_reg[1]_LDC_i_1_n_0        |                    | mode_reg[1]_LDC_i_2_n_0        |                1 |              1 |
|  mode_reg[0]_LDC_i_1_n_0        |                    | mode_reg[0]_LDC_i_2_n_0        |                1 |              1 |
|  mode_reg[2]_LDC_i_1_n_0        |                    | mode_reg[2]_LDC_i_2_n_0        |                1 |              1 |
|  U3/counter3_reg[2]_LDC_i_1_n_0 |                    | U3/counter3_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  U3/counter3_reg[0]_LDC_i_1_n_0 |                    | U3/counter3_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  U3/counter3_reg[1]_LDC_i_1_n_0 |                    | U3/counter3_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  U1/seconds_reg[6]              | hours[4]_i_1_n_0   | U3/rNumber_reg[3]_0            |                3 |              5 |
|  clk_IBUF_BUFG                  | rstn_IBUF          |                                |                3 |              7 |
|  U1/seconds_reg[6]              | minutes[6]_i_1_n_0 | U3/rNumber_reg[3]_0            |                3 |              7 |
|  U1/seconds_reg[6]              | seconds[6]_i_1_n_0 | U3/rNumber_reg[3]_0            |                4 |              7 |
|  clk_IBUF_BUFG                  |                    | U3/rNumber_reg[3]_0            |               20 |             76 |
+---------------------------------+--------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    19 |
| 5      |                     1 |
| 7      |                     3 |
| 16+    |                     1 |
+--------+-----------------------+


