
#ifndef _WHALE_REG_DEF_H_
#define _WHALE_REG_DEF_H_

#ifndef BIT
#define BIT(x) (1<<(x))
#endif

#include <config.h>
#include "hardware.h"
#include "sprd_module_config.h"
#include <power/sprd_pmic/pmic_glb_reg.h>
#include "./chip_sharkl5/anlg_phy_g0.h"
#include "./chip_sharkl5/anlg_phy_g1.h"
#include "./chip_sharkl5/anlg_phy_g2.h"
#include "./chip_sharkl5/anlg_phy_g3.h"
#include "./chip_sharkl5/anlg_phy_g4.h"
#include "./chip_sharkl5/anlg_phy_g10.h"
#include "./chip_sharkl5/anlg_phy_gc.h"
#include "./chip_sharkl5/aon_apb.h"
#include "./chip_sharkl5/aon_clk_core.h"
#include "./chip_sharkl5/aon_dbg_apb.h"
#include "./chip_sharkl5/aon_sec_apb.h"
#include "./chip_sharkl5/ap_ahb.h"
#include "./chip_sharkl5/ap_apb.h"
#include "./chip_sharkl5/ap_clk_core.h"
#include "./chip_sharkl5/gpu_apb.h"
#include "./chip_sharkl5/gpu_dvfs_apb.h"
#include "./chip_sharkl5/mm_ahb.h"
#include "./chip_sharkl5/mm_clk_core.h"
#include "./chip_sharkl5/pmu_apb.h"
#include "./chip_sharkl5/pre_div_clk_gen.h"
#include "./chip_sharkl5/pub_ahb.h"
#include "./chip_sharkl5/pub_apb.h"
#include "./chip_sharkl5/pub_qosc_ahb.h"
#include "./chip_sharkl5/reg_fw0_aon.h"
#include "./chip_sharkl5/reg_fw1_aon.h"
#include "./chip_sharkl5/scc_apb.h"
#include "./chip_sharkl5/apcpu_dvfs_apb.h"
#include "./chip_sharkl5/ap_dvfs_apb.h"
#include "./chip_sharkl5/top_dvfs_apb.h"
#include "./chip_sharkl5/redefine.h"

#endif

