{
    "DESIGN_NAME": "watchdog",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "PL_TARGET_DENSITY": "0.3",
    "FP_CORE_UTIL": "30",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 200 200",
    "PL_RESIZER_HOLD_SLACK_MARGIN":0.8,
    "GLB_RESIZER_HOLD_SLACK_MARGIN":0.8
}
