<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/impl/gwsynthesis/Prozessor.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/src/Prozessor.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/src/Prozessor.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jan  2 17:37:33 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1327</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1376</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>160.000</td>
<td>6.250
<td>0.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>6.250(MHz)</td>
<td>86.316(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>148.415</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.058</td>
<td>11.464</td>
</tr>
<tr>
<td>2</td>
<td>148.431</td>
<td>machine/rs1_0_s3/Q</td>
<td>machine/tmp_rd_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.014</td>
<td>11.491</td>
</tr>
<tr>
<td>3</td>
<td>148.453</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.046</td>
<td>11.438</td>
</tr>
<tr>
<td>4</td>
<td>148.457</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.052</td>
<td>11.428</td>
</tr>
<tr>
<td>5</td>
<td>148.712</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.049</td>
<td>11.175</td>
</tr>
<tr>
<td>6</td>
<td>148.846</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.052</td>
<td>11.039</td>
</tr>
<tr>
<td>7</td>
<td>148.851</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.046</td>
<td>11.040</td>
</tr>
<tr>
<td>8</td>
<td>148.852</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.044</td>
<td>11.040</td>
</tr>
<tr>
<td>9</td>
<td>148.860</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.036</td>
<td>11.040</td>
</tr>
<tr>
<td>10</td>
<td>148.862</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.034</td>
<td>11.040</td>
</tr>
<tr>
<td>11</td>
<td>148.872</td>
<td>machine/rs1_0_s3/Q</td>
<td>machine/tmp_rd_29_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.029</td>
<td>11.035</td>
</tr>
<tr>
<td>12</td>
<td>148.874</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.025</td>
<td>11.038</td>
</tr>
<tr>
<td>13</td>
<td>148.975</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.048</td>
<td>10.914</td>
</tr>
<tr>
<td>14</td>
<td>149.046</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.049</td>
<td>10.841</td>
</tr>
<tr>
<td>15</td>
<td>149.052</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.036</td>
<td>10.848</td>
</tr>
<tr>
<td>16</td>
<td>149.054</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.034</td>
<td>10.848</td>
</tr>
<tr>
<td>17</td>
<td>149.055</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.040</td>
<td>10.841</td>
</tr>
<tr>
<td>18</td>
<td>149.087</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.061</td>
<td>10.788</td>
</tr>
<tr>
<td>19</td>
<td>149.087</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.061</td>
<td>10.788</td>
</tr>
<tr>
<td>20</td>
<td>149.099</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.052</td>
<td>10.785</td>
</tr>
<tr>
<td>21</td>
<td>149.108</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.046</td>
<td>10.783</td>
</tr>
<tr>
<td>22</td>
<td>149.177</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.040</td>
<td>10.719</td>
</tr>
<tr>
<td>23</td>
<td>149.207</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.058</td>
<td>10.671</td>
</tr>
<tr>
<td>24</td>
<td>149.215</td>
<td>machine/rs1_0_s3/Q</td>
<td>machine/tmp_rd_31_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.038</td>
<td>10.683</td>
</tr>
<tr>
<td>25</td>
<td>149.228</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.048</td>
<td>10.660</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.255</td>
<td>machine/dmem_addr_9_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.285</td>
</tr>
<tr>
<td>2</td>
<td>0.256</td>
<td>machine/dmem_addr_10_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[10]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.286</td>
</tr>
<tr>
<td>3</td>
<td>0.257</td>
<td>machine/tmp_rd_9_s1/Q</td>
<td>machine/rs1_rs1_0_0_s/DI[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.293</td>
</tr>
<tr>
<td>4</td>
<td>0.263</td>
<td>machine/dmem_addr_11_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[11]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.299</td>
</tr>
<tr>
<td>5</td>
<td>0.268</td>
<td>machine/dmem_addr_7_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.290</td>
</tr>
<tr>
<td>6</td>
<td>0.270</td>
<td>machine/tmp_rd_20_s1/Q</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/DI[4]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.317</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>clk_trace_s2/Q</td>
<td>clk_trace_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.287</td>
<td>machine/state_0_s4/Q</td>
<td>machine/state_0_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>9</td>
<td>0.292</td>
<td>machine/tmp_rd_8_s1/Q</td>
<td>machine/rs1_rs1_0_0_s/DI[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.339</td>
</tr>
<tr>
<td>10</td>
<td>0.293</td>
<td>machine/state_2_s3/Q</td>
<td>machine/state_2_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>11</td>
<td>0.299</td>
<td>machine/dmem_addr_6_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.326</td>
</tr>
<tr>
<td>12</td>
<td>0.302</td>
<td>machine/dmem_wdata_17_s0/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.333</td>
</tr>
<tr>
<td>13</td>
<td>0.305</td>
<td>machine/dmem_addr_6_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.326</td>
</tr>
<tr>
<td>14</td>
<td>0.308</td>
<td>machine/dmem_wdata_16_s0/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.339</td>
</tr>
<tr>
<td>15</td>
<td>0.310</td>
<td>machine/dmem_addr_10_s1/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/ADA[10]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.342</td>
</tr>
<tr>
<td>16</td>
<td>0.312</td>
<td>machine/rd_0_s0/Q</td>
<td>machine/rs1_rs1_0_0_s/ADA[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.333</td>
</tr>
<tr>
<td>17</td>
<td>0.313</td>
<td>machine/dmem_addr_8_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.343</td>
</tr>
<tr>
<td>18</td>
<td>0.313</td>
<td>machine/dmem_addr_8_s1/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/ADB[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.339</td>
</tr>
<tr>
<td>19</td>
<td>0.313</td>
<td>machine/dmem_wdata_22_s0/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.335</td>
</tr>
<tr>
<td>20</td>
<td>0.314</td>
<td>machine/dmem_addr_9_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.350</td>
</tr>
<tr>
<td>21</td>
<td>0.315</td>
<td>machine/dmem_addr_13_s1/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/ADB[13]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.341</td>
</tr>
<tr>
<td>22</td>
<td>0.315</td>
<td>machine/dmem_addr_2_s1/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/ADA[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.338</td>
</tr>
<tr>
<td>23</td>
<td>0.316</td>
<td>machine/dmem_addr_3_s1/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/ADA[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.339</td>
</tr>
<tr>
<td>24</td>
<td>0.320</td>
<td>machine/dmem_addr_10_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[10]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.356</td>
</tr>
<tr>
<td>25</td>
<td>0.321</td>
<td>machine/tmp_rd_2_s1/Q</td>
<td>machine/rs1_rs1_0_0_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.338</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>77.765</td>
<td>78.765</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>77.765</td>
<td>78.765</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>77.765</td>
<td>78.765</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>77.765</td>
<td>78.765</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>77.765</td>
<td>78.765</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>77.765</td>
<td>78.765</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>77.766</td>
<td>78.766</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>77.766</td>
<td>78.766</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>77.766</td>
<td>78.766</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>77.766</td>
<td>78.766</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>148.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.929</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>machine/n8461_s7/I3</td>
</tr>
<tr>
<td>13.427</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">machine/n8461_s7/F</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td style=" font-weight:bold;">machine/pc_next_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.905</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>machine/pc_next_5_s0/CLK</td>
</tr>
<tr>
<td>161.842</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>machine/pc_next_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.676, 40.792%; route: 6.405, 55.872%; tC2Q: 0.382, 3.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>148.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td>machine/rs1_0_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R20C41[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_0_s3/Q</td>
</tr>
<tr>
<td>3.074</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>machine/regfile[0]_ER_CL_s269/I2</td>
</tr>
<tr>
<td>3.600</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s269/F</td>
</tr>
<tr>
<td>3.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>machine/regfile[0]_ER_CL_s256/I0</td>
</tr>
<tr>
<td>3.736</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s256/O</td>
</tr>
<tr>
<td>3.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>machine/regfile[0]_ER_CL_s249/I1</td>
</tr>
<tr>
<td>3.822</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s249/O</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>machine/regfile[0]_ER_CL_s246/I0</td>
</tr>
<tr>
<td>3.909</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s246/O</td>
</tr>
<tr>
<td>3.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>machine/regfile[0]_ER_CL_s204/I1</td>
</tr>
<tr>
<td>3.995</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s204/O</td>
</tr>
<tr>
<td>4.556</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I0</td>
</tr>
<tr>
<td>4.846</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R20C46[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.448</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>machine/tmp_rd_7_s6/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_7_s6/F</td>
</tr>
<tr>
<td>6.977</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[3][B]</td>
<td>machine/n2692_s100/I1</td>
</tr>
<tr>
<td>7.267</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n2692_s100/F</td>
</tr>
<tr>
<td>7.273</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C49[1][A]</td>
<td>machine/n2692_s96/I0</td>
</tr>
<tr>
<td>7.799</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n2692_s96/F</td>
</tr>
<tr>
<td>7.959</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[1][B]</td>
<td>machine/n2692_s97/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n2692_s97/F</td>
</tr>
<tr>
<td>8.903</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[2][B]</td>
<td>machine/n2692_s86/S0</td>
</tr>
<tr>
<td>9.155</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n2692_s86/O</td>
</tr>
<tr>
<td>9.312</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[1][B]</td>
<td>machine/n2692_s110/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n2692_s110/F</td>
</tr>
<tr>
<td>9.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[1][A]</td>
<td>machine/n2692_s93/I1</td>
</tr>
<tr>
<td>9.965</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n2692_s93/O</td>
</tr>
<tr>
<td>10.122</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>machine/n8364_s40/I2</td>
</tr>
<tr>
<td>10.639</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n8364_s40/F</td>
</tr>
<tr>
<td>10.796</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td>machine/n8364_s29/I0</td>
</tr>
<tr>
<td>11.059</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">machine/n8364_s29/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/n8364_s22/I0</td>
</tr>
<tr>
<td>11.722</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/n8364_s22/F</td>
</tr>
<tr>
<td>11.725</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/n8364_s15/I2</td>
</tr>
<tr>
<td>12.186</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8364_s15/F</td>
</tr>
<tr>
<td>12.324</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[3][A]</td>
<td>machine/n8364_s11/I2</td>
</tr>
<tr>
<td>12.845</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[3][A]</td>
<td style=" background: #97FFFF;">machine/n8364_s11/F</td>
</tr>
<tr>
<td>13.002</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][B]</td>
<td>machine/n8364_s10/I0</td>
</tr>
<tr>
<td>13.464</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n8364_s10/F</td>
</tr>
<tr>
<td>13.464</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.958</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][B]</td>
<td>machine/tmp_rd_0_s1/CLK</td>
</tr>
<tr>
<td>161.894</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C48[2][B]</td>
<td>machine/tmp_rd_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.405, 55.738%; route: 4.704, 40.933%; tC2Q: 0.382, 3.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>148.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.874</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>machine/n8439_s7/I3</td>
</tr>
<tr>
<td>13.401</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">machine/n8439_s7/F</td>
</tr>
<tr>
<td>13.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td style=" font-weight:bold;">machine/pc_next_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.917</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>machine/pc_next_27_s0/CLK</td>
</tr>
<tr>
<td>161.853</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>machine/pc_next_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.705, 41.137%; route: 6.350, 55.519%; tC2Q: 0.382, 3.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>148.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.929</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>machine/n8441_s7/I3</td>
</tr>
<tr>
<td>13.391</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">machine/n8441_s7/F</td>
</tr>
<tr>
<td>13.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">machine/pc_next_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>machine/pc_next_25_s0/CLK</td>
</tr>
<tr>
<td>161.848</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>machine/pc_next_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 40.604%; route: 6.405, 56.049%; tC2Q: 0.382, 3.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>148.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.677</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>machine/n8458_s7/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td style=" background: #97FFFF;">machine/n8458_s7/F</td>
</tr>
<tr>
<td>13.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">machine/pc_next_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.914</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>machine/pc_next_8_s0/CLK</td>
</tr>
<tr>
<td>161.850</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>machine/pc_next_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 41.521%; route: 6.152, 55.056%; tC2Q: 0.382, 3.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>148.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.739</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>machine/n8440_s7/I3</td>
</tr>
<tr>
<td>13.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">machine/n8440_s7/F</td>
</tr>
<tr>
<td>13.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" font-weight:bold;">machine/pc_next_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>machine/pc_next_26_s0/CLK</td>
</tr>
<tr>
<td>161.848</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>machine/pc_next_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.441, 40.233%; route: 6.215, 56.302%; tC2Q: 0.382, 3.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>148.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.542</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>machine/n8447_s7/I3</td>
</tr>
<tr>
<td>13.003</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" background: #97FFFF;">machine/n8447_s7/F</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.917</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>machine/pc_next_19_s0/CLK</td>
</tr>
<tr>
<td>161.854</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>machine/pc_next_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 42.029%; route: 6.017, 54.506%; tC2Q: 0.382, 3.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>148.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.542</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>machine/n8450_s7/I3</td>
</tr>
<tr>
<td>13.003</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">machine/n8450_s7/F</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.919</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>machine/pc_next_16_s0/CLK</td>
</tr>
<tr>
<td>161.856</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>machine/pc_next_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 42.029%; route: 6.017, 54.506%; tC2Q: 0.382, 3.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>148.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.542</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[0][A]</td>
<td>machine/n8446_s7/I3</td>
</tr>
<tr>
<td>13.003</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C42[0][A]</td>
<td style=" background: #97FFFF;">machine/n8446_s7/F</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.927</td>
<td>1.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[0][A]</td>
<td>machine/pc_next_20_s0/CLK</td>
</tr>
<tr>
<td>161.863</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C42[0][A]</td>
<td>machine/pc_next_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 42.029%; route: 6.017, 54.506%; tC2Q: 0.382, 3.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>148.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.542</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>machine/n8449_s7/I3</td>
</tr>
<tr>
<td>13.003</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" background: #97FFFF;">machine/n8449_s7/F</td>
</tr>
<tr>
<td>13.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>machine/pc_next_17_s0/CLK</td>
</tr>
<tr>
<td>161.865</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>machine/pc_next_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 42.029%; route: 6.017, 54.506%; tC2Q: 0.382, 3.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>148.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td>machine/rs1_0_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R20C41[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_0_s3/Q</td>
</tr>
<tr>
<td>3.074</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>machine/regfile[0]_ER_CL_s269/I2</td>
</tr>
<tr>
<td>3.600</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s269/F</td>
</tr>
<tr>
<td>3.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>machine/regfile[0]_ER_CL_s256/I0</td>
</tr>
<tr>
<td>3.736</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s256/O</td>
</tr>
<tr>
<td>3.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>machine/regfile[0]_ER_CL_s249/I1</td>
</tr>
<tr>
<td>3.822</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s249/O</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>machine/regfile[0]_ER_CL_s246/I0</td>
</tr>
<tr>
<td>3.909</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s246/O</td>
</tr>
<tr>
<td>3.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>machine/regfile[0]_ER_CL_s204/I1</td>
</tr>
<tr>
<td>3.995</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s204/O</td>
</tr>
<tr>
<td>4.556</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I0</td>
</tr>
<tr>
<td>4.846</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R20C46[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.448</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>machine/tmp_rd_7_s6/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_7_s6/F</td>
</tr>
<tr>
<td>7.864</td>
<td>2.154</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C46[0][B]</td>
<td>machine/n2197_s/I0</td>
</tr>
<tr>
<td>8.426</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C46[0][B]</td>
<td style=" background: #97FFFF;">machine/n2197_s/COUT</td>
</tr>
<tr>
<td>8.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C46[1][A]</td>
<td>machine/n2196_s/CIN</td>
</tr>
<tr>
<td>8.476</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td style=" background: #97FFFF;">machine/n2196_s/COUT</td>
</tr>
<tr>
<td>8.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C46[1][B]</td>
<td>machine/n2195_s/CIN</td>
</tr>
<tr>
<td>8.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td style=" background: #97FFFF;">machine/n2195_s/COUT</td>
</tr>
<tr>
<td>8.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C46[2][A]</td>
<td>machine/n2194_s/CIN</td>
</tr>
<tr>
<td>8.576</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C46[2][A]</td>
<td style=" background: #97FFFF;">machine/n2194_s/COUT</td>
</tr>
<tr>
<td>8.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C46[2][B]</td>
<td>machine/n2193_s/CIN</td>
</tr>
<tr>
<td>8.626</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">machine/n2193_s/COUT</td>
</tr>
<tr>
<td>8.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[0][A]</td>
<td>machine/n2192_s/CIN</td>
</tr>
<tr>
<td>8.676</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">machine/n2192_s/COUT</td>
</tr>
<tr>
<td>8.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[0][B]</td>
<td>machine/n2191_s/CIN</td>
</tr>
<tr>
<td>8.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td style=" background: #97FFFF;">machine/n2191_s/COUT</td>
</tr>
<tr>
<td>8.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[1][A]</td>
<td>machine/n2190_s/CIN</td>
</tr>
<tr>
<td>8.776</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">machine/n2190_s/COUT</td>
</tr>
<tr>
<td>8.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[1][B]</td>
<td>machine/n2189_s/CIN</td>
</tr>
<tr>
<td>8.826</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][B]</td>
<td style=" background: #97FFFF;">machine/n2189_s/COUT</td>
</tr>
<tr>
<td>8.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[2][A]</td>
<td>machine/n2188_s/CIN</td>
</tr>
<tr>
<td>8.876</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][A]</td>
<td style=" background: #97FFFF;">machine/n2188_s/COUT</td>
</tr>
<tr>
<td>8.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[2][B]</td>
<td>machine/n2187_s/CIN</td>
</tr>
<tr>
<td>8.926</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n2187_s/COUT</td>
</tr>
<tr>
<td>8.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[0][A]</td>
<td>machine/n2186_s/CIN</td>
</tr>
<tr>
<td>8.976</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n2186_s/COUT</td>
</tr>
<tr>
<td>8.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[0][B]</td>
<td>machine/n2185_s/CIN</td>
</tr>
<tr>
<td>9.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n2185_s/COUT</td>
</tr>
<tr>
<td>9.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[1][A]</td>
<td>machine/n2184_s/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n2184_s/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[1][B]</td>
<td>machine/n2183_s/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n2183_s/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[2][A]</td>
<td>machine/n2182_s/CIN</td>
</tr>
<tr>
<td>9.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n2182_s/COUT</td>
</tr>
<tr>
<td>9.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[2][B]</td>
<td>machine/n2181_s/CIN</td>
</tr>
<tr>
<td>9.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n2181_s/COUT</td>
</tr>
<tr>
<td>9.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C49[0][A]</td>
<td>machine/n2180_s/CIN</td>
</tr>
<tr>
<td>9.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n2180_s/COUT</td>
</tr>
<tr>
<td>9.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C49[0][B]</td>
<td>machine/n2179_s/CIN</td>
</tr>
<tr>
<td>9.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n2179_s/COUT</td>
</tr>
<tr>
<td>9.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C49[1][A]</td>
<td>machine/n2178_s/CIN</td>
</tr>
<tr>
<td>9.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n2178_s/COUT</td>
</tr>
<tr>
<td>9.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C49[1][B]</td>
<td>machine/n2177_s/CIN</td>
</tr>
<tr>
<td>9.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n2177_s/COUT</td>
</tr>
<tr>
<td>9.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C49[2][A]</td>
<td>machine/n2176_s/CIN</td>
</tr>
<tr>
<td>9.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n2176_s/COUT</td>
</tr>
<tr>
<td>9.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C49[2][B]</td>
<td>machine/n2175_s/CIN</td>
</tr>
<tr>
<td>9.773</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n2175_s/SUM</td>
</tr>
<tr>
<td>10.434</td>
<td>0.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[3][B]</td>
<td>machine/n8335_s15/I1</td>
</tr>
<tr>
<td>10.931</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C44[3][B]</td>
<td style=" background: #97FFFF;">machine/n8335_s15/F</td>
</tr>
<tr>
<td>11.069</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>machine/n8335_s13/I3</td>
</tr>
<tr>
<td>11.585</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">machine/n8335_s13/F</td>
</tr>
<tr>
<td>11.588</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[3][A]</td>
<td>machine/n8335_s12/I0</td>
</tr>
<tr>
<td>12.109</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C44[3][A]</td>
<td style=" background: #97FFFF;">machine/n8335_s12/F</td>
</tr>
<tr>
<td>12.491</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>machine/n8335_s10/I2</td>
</tr>
<tr>
<td>13.008</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n8335_s10/F</td>
</tr>
<tr>
<td>13.008</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.943</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>machine/tmp_rd_29_s1/CLK</td>
</tr>
<tr>
<td>161.880</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>machine/tmp_rd_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.434, 49.241%; route: 5.219, 47.293%; tC2Q: 0.382, 3.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>148.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.539</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>machine/n8452_s7/I3</td>
</tr>
<tr>
<td>13.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">machine/n8452_s7/F</td>
</tr>
<tr>
<td>13.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>machine/pc_next_14_s0/CLK</td>
</tr>
<tr>
<td>161.874</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>machine/pc_next_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 42.038%; route: 6.015, 54.496%; tC2Q: 0.382, 3.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>148.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.356</td>
<td>0.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[3][A]</td>
<td>machine/n8436_s7/I3</td>
</tr>
<tr>
<td>12.877</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C51[3][A]</td>
<td style=" background: #97FFFF;">machine/n8436_s7/F</td>
</tr>
<tr>
<td>12.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[3][A]</td>
<td style=" font-weight:bold;">machine/pc_next_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.916</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[3][A]</td>
<td>machine/pc_next_30_s0/CLK</td>
</tr>
<tr>
<td>161.852</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C51[3][A]</td>
<td>machine/pc_next_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.700, 43.065%; route: 5.831, 53.430%; tC2Q: 0.382, 3.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.916, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>149.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.542</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>machine/n8456_s7/I3</td>
</tr>
<tr>
<td>12.804</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" background: #97FFFF;">machine/n8456_s7/F</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.914</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>machine/pc_next_10_s0/CLK</td>
</tr>
<tr>
<td>161.850</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>machine/pc_next_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.441, 40.966%; route: 6.017, 55.506%; tC2Q: 0.382, 3.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>149.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.349</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>machine/n8448_s7/I3</td>
</tr>
<tr>
<td>12.811</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" background: #97FFFF;">machine/n8448_s7/F</td>
</tr>
<tr>
<td>12.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.927</td>
<td>1.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>machine/pc_next_18_s0/CLK</td>
</tr>
<tr>
<td>161.863</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>machine/pc_next_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 42.775%; route: 5.825, 53.699%; tC2Q: 0.382, 3.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>149.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.349</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>machine/n8451_s7/I3</td>
</tr>
<tr>
<td>12.811</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">machine/n8451_s7/F</td>
</tr>
<tr>
<td>12.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.929</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>machine/pc_next_15_s0/CLK</td>
</tr>
<tr>
<td>161.865</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>machine/pc_next_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 42.775%; route: 5.825, 53.699%; tC2Q: 0.382, 3.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>149.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.542</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>machine/n8457_s7/I3</td>
</tr>
<tr>
<td>12.804</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td style=" background: #97FFFF;">machine/n8457_s7/F</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td style=" font-weight:bold;">machine/pc_next_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.923</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>machine/pc_next_9_s0/CLK</td>
</tr>
<tr>
<td>161.859</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>machine/pc_next_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.441, 40.966%; route: 6.017, 55.506%; tC2Q: 0.382, 3.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>149.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.838</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.289</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>machine/n8444_s7/I3</td>
</tr>
<tr>
<td>12.751</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">machine/n8444_s7/F</td>
</tr>
<tr>
<td>12.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" font-weight:bold;">machine/pc_next_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.902</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>machine/pc_next_22_s0/CLK</td>
</tr>
<tr>
<td>161.838</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>machine/pc_next_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 43.013%; route: 5.765, 53.441%; tC2Q: 0.382, 3.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>149.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.838</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.289</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>machine/n8442_s7/I3</td>
</tr>
<tr>
<td>12.751</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">machine/n8442_s7/F</td>
</tr>
<tr>
<td>12.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td style=" font-weight:bold;">machine/pc_next_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.902</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>machine/pc_next_24_s0/CLK</td>
</tr>
<tr>
<td>161.838</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>machine/pc_next_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 43.013%; route: 5.765, 53.441%; tC2Q: 0.382, 3.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>149.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.287</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>machine/n8445_s7/I3</td>
</tr>
<tr>
<td>12.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" background: #97FFFF;">machine/n8445_s7/F</td>
</tr>
<tr>
<td>12.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">machine/pc_next_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>machine/pc_next_21_s0/CLK</td>
</tr>
<tr>
<td>161.848</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>machine/pc_next_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 43.023%; route: 5.762, 53.431%; tC2Q: 0.382, 3.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>149.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.284</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>machine/n8438_s7/I3</td>
</tr>
<tr>
<td>12.746</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">machine/n8438_s7/F</td>
</tr>
<tr>
<td>12.746</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td style=" font-weight:bold;">machine/pc_next_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.917</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>machine/pc_next_28_s0/CLK</td>
</tr>
<tr>
<td>161.853</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>machine/pc_next_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 43.033%; route: 5.760, 53.420%; tC2Q: 0.382, 3.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>149.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.166</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td>machine/n8435_s7/I3</td>
</tr>
<tr>
<td>12.682</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s7/F</td>
</tr>
<tr>
<td>12.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.923</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td>machine/pc_next_31_s0/CLK</td>
</tr>
<tr>
<td>161.859</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[0][A]</td>
<td>machine/pc_next_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.695, 43.802%; route: 5.641, 52.630%; tC2Q: 0.382, 3.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>149.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.108</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td>machine/n8464_s8/I0</td>
</tr>
<tr>
<td>12.634</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n8464_s8/F</td>
</tr>
<tr>
<td>12.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td style=" font-weight:bold;">machine/pc_next_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.905</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td>machine/pc_next_2_s0/CLK</td>
</tr>
<tr>
<td>161.842</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[1][B]</td>
<td>machine/pc_next_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.705, 44.090%; route: 5.584, 52.325%; tC2Q: 0.382, 3.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>149.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td>machine/rs1_0_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R20C41[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_0_s3/Q</td>
</tr>
<tr>
<td>3.074</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>machine/regfile[0]_ER_CL_s269/I2</td>
</tr>
<tr>
<td>3.600</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s269/F</td>
</tr>
<tr>
<td>3.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>machine/regfile[0]_ER_CL_s256/I0</td>
</tr>
<tr>
<td>3.736</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s256/O</td>
</tr>
<tr>
<td>3.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>machine/regfile[0]_ER_CL_s249/I1</td>
</tr>
<tr>
<td>3.822</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s249/O</td>
</tr>
<tr>
<td>3.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>machine/regfile[0]_ER_CL_s246/I0</td>
</tr>
<tr>
<td>3.909</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s246/O</td>
</tr>
<tr>
<td>3.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>machine/regfile[0]_ER_CL_s204/I1</td>
</tr>
<tr>
<td>3.995</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_CL_s204/O</td>
</tr>
<tr>
<td>4.556</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I0</td>
</tr>
<tr>
<td>4.846</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R20C46[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.448</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>machine/tmp_rd_7_s6/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_7_s6/F</td>
</tr>
<tr>
<td>7.864</td>
<td>2.154</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C46[0][B]</td>
<td>machine/n2197_s/I0</td>
</tr>
<tr>
<td>8.426</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C46[0][B]</td>
<td style=" background: #97FFFF;">machine/n2197_s/COUT</td>
</tr>
<tr>
<td>8.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C46[1][A]</td>
<td>machine/n2196_s/CIN</td>
</tr>
<tr>
<td>8.476</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td style=" background: #97FFFF;">machine/n2196_s/COUT</td>
</tr>
<tr>
<td>8.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C46[1][B]</td>
<td>machine/n2195_s/CIN</td>
</tr>
<tr>
<td>8.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td style=" background: #97FFFF;">machine/n2195_s/COUT</td>
</tr>
<tr>
<td>8.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C46[2][A]</td>
<td>machine/n2194_s/CIN</td>
</tr>
<tr>
<td>8.576</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C46[2][A]</td>
<td style=" background: #97FFFF;">machine/n2194_s/COUT</td>
</tr>
<tr>
<td>8.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C46[2][B]</td>
<td>machine/n2193_s/CIN</td>
</tr>
<tr>
<td>8.626</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" background: #97FFFF;">machine/n2193_s/COUT</td>
</tr>
<tr>
<td>8.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[0][A]</td>
<td>machine/n2192_s/CIN</td>
</tr>
<tr>
<td>8.676</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">machine/n2192_s/COUT</td>
</tr>
<tr>
<td>8.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[0][B]</td>
<td>machine/n2191_s/CIN</td>
</tr>
<tr>
<td>8.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td style=" background: #97FFFF;">machine/n2191_s/COUT</td>
</tr>
<tr>
<td>8.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[1][A]</td>
<td>machine/n2190_s/CIN</td>
</tr>
<tr>
<td>8.776</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">machine/n2190_s/COUT</td>
</tr>
<tr>
<td>8.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[1][B]</td>
<td>machine/n2189_s/CIN</td>
</tr>
<tr>
<td>8.826</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][B]</td>
<td style=" background: #97FFFF;">machine/n2189_s/COUT</td>
</tr>
<tr>
<td>8.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[2][A]</td>
<td>machine/n2188_s/CIN</td>
</tr>
<tr>
<td>8.876</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][A]</td>
<td style=" background: #97FFFF;">machine/n2188_s/COUT</td>
</tr>
<tr>
<td>8.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C47[2][B]</td>
<td>machine/n2187_s/CIN</td>
</tr>
<tr>
<td>8.926</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n2187_s/COUT</td>
</tr>
<tr>
<td>8.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[0][A]</td>
<td>machine/n2186_s/CIN</td>
</tr>
<tr>
<td>8.976</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n2186_s/COUT</td>
</tr>
<tr>
<td>8.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[0][B]</td>
<td>machine/n2185_s/CIN</td>
</tr>
<tr>
<td>9.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n2185_s/COUT</td>
</tr>
<tr>
<td>9.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[1][A]</td>
<td>machine/n2184_s/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n2184_s/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[1][B]</td>
<td>machine/n2183_s/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n2183_s/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[2][A]</td>
<td>machine/n2182_s/CIN</td>
</tr>
<tr>
<td>9.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n2182_s/COUT</td>
</tr>
<tr>
<td>9.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C48[2][B]</td>
<td>machine/n2181_s/CIN</td>
</tr>
<tr>
<td>9.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n2181_s/COUT</td>
</tr>
<tr>
<td>9.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C49[0][A]</td>
<td>machine/n2180_s/CIN</td>
</tr>
<tr>
<td>9.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n2180_s/COUT</td>
</tr>
<tr>
<td>9.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C49[0][B]</td>
<td>machine/n2179_s/CIN</td>
</tr>
<tr>
<td>9.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n2179_s/COUT</td>
</tr>
<tr>
<td>9.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C49[1][A]</td>
<td>machine/n2178_s/CIN</td>
</tr>
<tr>
<td>9.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n2178_s/COUT</td>
</tr>
<tr>
<td>9.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C49[1][B]</td>
<td>machine/n2177_s/CIN</td>
</tr>
<tr>
<td>9.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n2177_s/COUT</td>
</tr>
<tr>
<td>9.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C49[2][A]</td>
<td>machine/n2176_s/CIN</td>
</tr>
<tr>
<td>9.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n2176_s/COUT</td>
</tr>
<tr>
<td>9.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C49[2][B]</td>
<td>machine/n2175_s/CIN</td>
</tr>
<tr>
<td>9.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n2175_s/COUT</td>
</tr>
<tr>
<td>9.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C50[0][A]</td>
<td>machine/n2174_s/CIN</td>
</tr>
<tr>
<td>9.576</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n2174_s/COUT</td>
</tr>
<tr>
<td>9.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C50[0][B]</td>
<td>machine/n2173_s/CIN</td>
</tr>
<tr>
<td>9.873</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n2173_s/SUM</td>
</tr>
<tr>
<td>10.356</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>machine/n8333_s19/I1</td>
</tr>
<tr>
<td>10.619</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">machine/n8333_s19/F</td>
</tr>
<tr>
<td>10.621</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>machine/n8333_s17/I3</td>
</tr>
<tr>
<td>11.138</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" background: #97FFFF;">machine/n8333_s17/F</td>
</tr>
<tr>
<td>11.675</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>machine/n8333_s13/I0</td>
</tr>
<tr>
<td>12.136</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td style=" background: #97FFFF;">machine/n8333_s13/F</td>
</tr>
<tr>
<td>12.139</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>machine/n8333_s11/I2</td>
</tr>
<tr>
<td>12.655</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td style=" background: #97FFFF;">machine/n8333_s11/F</td>
</tr>
<tr>
<td>12.655</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.934</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>machine/tmp_rd_31_s1/CLK</td>
</tr>
<tr>
<td>161.870</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>machine/tmp_rd_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.239, 49.040%; route: 5.061, 47.379%; tC2Q: 0.382, 3.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>149.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.327</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>machine/tmp_rd_0_s73/I0</td>
</tr>
<tr>
<td>3.742</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>machine/tmp_rd_0_s71/I2</td>
</tr>
<tr>
<td>4.159</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s71/F</td>
</tr>
<tr>
<td>5.352</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>machine/tmp_rd_0_s70/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.144</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>7.751</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>7.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>7.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C48[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C50[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>8.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>8.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>8.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>8.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>8.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>8.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C51[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>8.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C53[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][B]</td>
<td>machine/n8435_s13/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s13/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>machine/n8435_s11/I1</td>
</tr>
<tr>
<td>11.423</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s11/F</td>
</tr>
<tr>
<td>12.361</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[1][B]</td>
<td>machine/n8463_s7/I3</td>
</tr>
<tr>
<td>12.623</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n8463_s7/F</td>
</tr>
<tr>
<td>12.623</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[1][B]</td>
<td style=" font-weight:bold;">machine/pc_next_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.915</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[1][B]</td>
<td>machine/pc_next_3_s0/CLK</td>
</tr>
<tr>
<td>161.851</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C49[1][B]</td>
<td>machine/pc_next_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.441, 41.663%; route: 5.836, 54.749%; tC2Q: 0.382, 3.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.915, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>machine/dmem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">machine/dmem_addr_9_s1/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 49.474%; tC2Q: 0.144, 50.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td>machine/dmem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R27C40[2][A]</td>
<td style=" font-weight:bold;">machine/dmem_addr_10_s1/Q</td>
</tr>
<tr>
<td>0.987</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 49.650%; tC2Q: 0.144, 50.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/tmp_rd_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>machine/tmp_rd_9_s1/CLK</td>
</tr>
<tr>
<td>0.841</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_9_s1/Q</td>
</tr>
<tr>
<td>0.990</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">machine/rs1_rs1_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>machine/rs1_rs1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.149, 50.853%; tC2Q: 0.144, 49.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>machine/dmem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R27C40[3][A]</td>
<td style=" font-weight:bold;">machine/dmem_addr_11_s1/Q</td>
</tr>
<tr>
<td>1.000</td>
<td>0.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.155, 51.839%; tC2Q: 0.144, 48.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.715</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td>machine/dmem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R25C41[1][B]</td>
<td style=" font-weight:bold;">machine/dmem_addr_7_s1/Q</td>
</tr>
<tr>
<td>1.005</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 50.345%; tC2Q: 0.144, 49.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/tmp_rd_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>machine/tmp_rd_20_s1/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_20_s1/Q</td>
</tr>
<tr>
<td>1.007</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">machine/gowin_add_SDPB_rs1_rs1_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.176, 55.521%; tC2Q: 0.141, 44.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_trace_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_trace_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C54[0][A]</td>
<td>clk_trace_s2/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C54[0][A]</td>
<td style=" font-weight:bold;">clk_trace_s2/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C54[0][A]</td>
<td>n204_s2/I0</td>
</tr>
<tr>
<td>1.001</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C54[0][A]</td>
<td style=" background: #97FFFF;">n204_s2/F</td>
</tr>
<tr>
<td>1.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C54[0][A]</td>
<td style=" font-weight:bold;">clk_trace_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C54[0][A]</td>
<td>clk_trace_s2/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C54[0][A]</td>
<td>clk_trace_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.745</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/state_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>machine/state_0_s4/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R20C42[0][A]</td>
<td style=" font-weight:bold;">machine/state_0_s4/Q</td>
</tr>
<tr>
<td>0.879</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>machine/n7209_s17/I3</td>
</tr>
<tr>
<td>1.032</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td style=" background: #97FFFF;">machine/n7209_s17/F</td>
</tr>
<tr>
<td>1.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td style=" font-weight:bold;">machine/state_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>machine/state_0_s4/CLK</td>
</tr>
<tr>
<td>0.745</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>machine/state_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/tmp_rd_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td>machine/tmp_rd_8_s1/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C48[0][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_8_s1/Q</td>
</tr>
<tr>
<td>1.025</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">machine/rs1_rs1_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>machine/rs1_rs1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 58.407%; tC2Q: 0.141, 41.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/state_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>machine/state_2_s3/CLK</td>
</tr>
<tr>
<td>0.861</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">machine/state_2_s3/Q</td>
</tr>
<tr>
<td>0.882</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>machine/n8330_s12/I0</td>
</tr>
<tr>
<td>1.035</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" background: #97FFFF;">machine/n8330_s12/F</td>
</tr>
<tr>
<td>1.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">machine/state_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>machine/state_2_s3/CLK</td>
</tr>
<tr>
<td>0.742</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>machine/state_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.113%; route: 0.021, 6.604%; tC2Q: 0.144, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>machine/dmem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R26C41[0][A]</td>
<td style=" font-weight:bold;">machine/dmem_addr_6_s1/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.182, 55.828%; tC2Q: 0.144, 44.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_wdata_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.706</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>machine/dmem_wdata_17_s0/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td style=" font-weight:bold;">machine/dmem_wdata_17_s0/Q</td>
</tr>
<tr>
<td>1.039</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>machine/dmem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R26C41[0][A]</td>
<td style=" font-weight:bold;">machine/dmem_addr_6_s1/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.182, 55.828%; tC2Q: 0.144, 44.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_wdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.706</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td>machine/dmem_wdata_16_s0/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td style=" font-weight:bold;">machine/dmem_wdata_16_s0/Q</td>
</tr>
<tr>
<td>1.045</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 57.522%; tC2Q: 0.144, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td>machine/dmem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R27C40[2][A]</td>
<td style=" font-weight:bold;">machine/dmem_addr_10_s1/Q</td>
</tr>
<tr>
<td>1.043</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[2][A]</td>
<td>machine/rd_0_s0/CLK</td>
</tr>
<tr>
<td>0.856</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R22C43[2][A]</td>
<td style=" font-weight:bold;">machine/rd_0_s0/Q</td>
</tr>
<tr>
<td>1.045</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">machine/rs1_rs1_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>machine/rs1_rs1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>machine/dmem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R27C40[1][A]</td>
<td style=" font-weight:bold;">machine/dmem_addr_8_s1/Q</td>
</tr>
<tr>
<td>1.044</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 58.017%; tC2Q: 0.144, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>machine/dmem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R27C40[1][A]</td>
<td style=" font-weight:bold;">machine/dmem_addr_8_s1/Q</td>
</tr>
<tr>
<td>1.040</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.727</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 57.522%; tC2Q: 0.144, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_wdata_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>machine/dmem_wdata_22_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" font-weight:bold;">machine/dmem_wdata_22_s0/Q</td>
</tr>
<tr>
<td>1.046</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>machine/dmem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">machine/dmem_addr_9_s1/Q</td>
</tr>
<tr>
<td>1.051</td>
<td>0.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.209, 59.714%; tC2Q: 0.141, 40.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td>machine/dmem_addr_13_s1/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R27C40[2][B]</td>
<td style=" font-weight:bold;">machine/dmem_addr_13_s1/Q</td>
</tr>
<tr>
<td>1.042</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_0_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.727</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.197, 57.771%; tC2Q: 0.144, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td>machine/dmem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R26C41[0][B]</td>
<td style=" font-weight:bold;">machine/dmem_addr_2_s1/Q</td>
</tr>
<tr>
<td>1.048</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_0_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.194, 57.396%; tC2Q: 0.144, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>machine/dmem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R26C41[1][A]</td>
<td style=" font-weight:bold;">machine/dmem_addr_3_s1/Q</td>
</tr>
<tr>
<td>1.049</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 57.522%; tC2Q: 0.144, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td>machine/dmem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R27C40[2][A]</td>
<td style=" font-weight:bold;">machine/dmem_addr_10_s1/Q</td>
</tr>
<tr>
<td>1.057</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.215, 60.393%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/tmp_rd_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>machine/tmp_rd_2_s1/CLK</td>
</tr>
<tr>
<td>0.857</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_2_s1/Q</td>
</tr>
<tr>
<td>1.054</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">machine/rs1_rs1_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>BOTTOMSIDE[0]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>machine/rs1_rs1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.197, 58.284%; tC2Q: 0.141, 41.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.765</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.765</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>81.935</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>160.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.765</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.765</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>81.935</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>160.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.765</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.765</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>81.935</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>160.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.765</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.765</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>81.935</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>160.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.765</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.765</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>81.935</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>machine/rs1_rs1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>160.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>machine/rs1_rs1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.765</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.765</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>81.935</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>160.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.766</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.766</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>80.705</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.766</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.766</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>80.705</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.766</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.766</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>machine/rs1_rs1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>80.705</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>machine/rs1_rs1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.766</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.766</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>80.705</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>342</td>
<td>clk</td>
<td>148.415</td>
<td>1.982</td>
</tr>
<tr>
<td>134</td>
<td>machine/funct3[2]</td>
<td>154.536</td>
<td>2.154</td>
</tr>
<tr>
<td>133</td>
<td>machine/opcode[3]</td>
<td>149.618</td>
<td>2.934</td>
</tr>
<tr>
<td>109</td>
<td>machine/state[2]</td>
<td>154.162</td>
<td>1.804</td>
</tr>
<tr>
<td>98</td>
<td>machine/pc_next_0_9</td>
<td>153.311</td>
<td>1.244</td>
</tr>
<tr>
<td>79</td>
<td>machine/funct3[1]</td>
<td>154.831</td>
<td>1.846</td>
</tr>
<tr>
<td>78</td>
<td>machine/state[1]</td>
<td>154.620</td>
<td>2.245</td>
</tr>
<tr>
<td>76</td>
<td>machine/imm[30]</td>
<td>152.416</td>
<td>1.593</td>
</tr>
<tr>
<td>38</td>
<td>machine/rd[3]</td>
<td>155.180</td>
<td>1.753</td>
</tr>
<tr>
<td>37</td>
<td>machine/dmem_ce_8</td>
<td>152.645</td>
<td>1.484</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C59</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C70</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C55</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C10</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 160 -waveform {0 80} [get_nets {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
