==== Zcee

[NOTE]

  `c.sext.w` will be a pseudo-instruction for `c.addiw rd, 0` (RV64/RV128)

[%header,cols="^1,^1,^1,4,8"]
|===
|RV32
|RV64
|RV128
|Mnemonic
|Instruction

|&#10003;
|&#10003;
|&#10003;
|c.sext.b _rsd'_
|<<#insns-c_sext_b>> / https://github.com/riscv/riscv-code-size-reduction/blob/master/Zce-release-candidate/c_sext_b.adoc[hyperlink]

|&#10003;
|&#10003;
|&#10003;
|c.sext.h _rsd'_
|<<#insns-c_sext_h>> / https://github.com/riscv/riscv-code-size-reduction/blob/master/Zce-release-candidate/c_sext_h.adoc[hyperlink]

|&#10003;
|&#10003;
|&#10003;
|c.zext.b _rsd'_
|<<#insns-c_zext_b>> / https://github.com/riscv/riscv-code-size-reduction/blob/master/Zce-release-candidate/c_zext_b.adoc[hyperlink]

|&#10003;
|&#10003;
|&#10003;
|c.zext.h _rsd'_
|<<#insns-c_zext_h>> / https://github.com/riscv/riscv-code-size-reduction/blob/master/Zce-release-candidate/c_zext_h.adoc[hyperlink]

|
|&#10003;
|&#10003;
|c.zext.w _rsd'_
|<<#insns-c_zext_w>> / https://github.com/riscv/riscv-code-size-reduction/blob/master/Zce-release-candidate/c_zext_w.adoc[hyperlink]

|&#10003;
|&#10003;
|&#10003;
|c.mul _rsd'_, _rs2_
|<<#insns-c_mul>> / https://github.com/riscv/riscv-code-size-reduction/blob/master/Zce-release-candidate/c_mul.adoc[hyperlink]

|===
