$date
	Fri Dec 15 12:53:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_demux1_to_4 $end
$var wire 4 ! z [3:0] $end
$var reg 1 " din $end
$var reg 2 # sel [1:0] $end
$scope module DUT $end
$var wire 1 " din $end
$var wire 2 $ sel [1:0] $end
$var reg 4 % z [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#5
b1 !
b1 %
1"
#10
b0 !
b0 %
0"
b1 #
b1 $
#15
b10 !
b10 %
1"
#20
b0 !
b0 %
0"
b10 #
b10 $
#25
b100 !
b100 %
1"
#30
b0 !
b0 %
0"
b11 #
b11 $
#35
b1000 !
b1000 %
1"
#40
b0 !
b0 %
0"
b0 #
b0 $
