

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config5_s'
================================================================
* Date:           Sun May  4 16:56:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  13.909 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |      901|      901|  27.030 us|  27.030 us|  900|  900|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      899|      899|         1|          1|          1|   900|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    256|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     54|    -|
|Register         |        -|   -|     13|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     13|    310|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln52_1_fu_377_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_fu_199_p2                |         +|   0|  0|  14|           6|           6|
    |i_fu_484_p2                       |         +|   0|  0|  17|          10|           1|
    |and_ln52_2_fu_367_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_189_p2                |       and|   0|  0|   2|           1|           1|
    |empty_57_fu_419_p2                |       and|   0|  0|   2|           1|           1|
    |empty_fu_241_p2                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_490_p2               |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln51_1_fu_297_p2             |      icmp|   0|  0|  27|          20|           1|
    |icmp_ln51_fu_125_p2               |      icmp|   0|  0|  27|          20|           1|
    |icmp_ln52_1_fu_215_p2             |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_2_fu_339_p2             |      icmp|   0|  0|  13|           4|           1|
    |icmp_ln52_3_fu_393_p2             |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_fu_161_p2               |      icmp|   0|  0|  13|           4|           1|
    |and_ln52_1_fu_235_p2              |        or|   0|  0|   2|           1|           1|
    |and_ln52_3_fu_413_p2              |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln52_1_fu_247_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_2_fu_259_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_3_fu_361_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_4_fu_425_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_5_fu_437_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_fu_183_p2                 |        or|   0|  0|   2|           1|           1|
    |out_data_1_fu_467_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_fu_289_p3                |    select|   0|  0|   6|           1|           6|
    |select_ln52_1_fu_273_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_2_fu_281_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_3_fu_443_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln52_4_fu_451_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_5_fu_459_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_fu_265_p3             |    select|   0|  0|   6|           1|           1|
    |not_tmp_10_fu_407_p2              |       xor|   0|  0|   2|           1|           2|
    |not_tmp_4_fu_229_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_1_fu_431_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_fu_253_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 256|         123|          86|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load  |   9|          2|   10|         20|
    |i1_fu_86                  |   9|          2|   10|         20|
    |layer3_out_blk_n          |   9|          2|    1|          2|
    |layer5_out_blk_n          |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  54|         12|   24|         48|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |i1_fu_86        |  10|   0|   10|          0|
    |start_once_reg  |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  13|   0|   13|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|layer3_out_dout            |   in|   40|     ap_fifo|                                                            layer3_out|       pointer|
|layer3_out_empty_n         |   in|    1|     ap_fifo|                                                            layer3_out|       pointer|
|layer3_out_read            |  out|    1|     ap_fifo|                                                            layer3_out|       pointer|
|layer3_out_num_data_valid  |   in|   11|     ap_fifo|                                                            layer3_out|       pointer|
|layer3_out_fifo_cap        |   in|   11|     ap_fifo|                                                            layer3_out|       pointer|
|layer5_out_din             |  out|   12|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|   11|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|   11|     ap_fifo|                                                            layer5_out|       pointer|
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.9>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 4 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer5_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %layer3_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %i1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln41 = br void %ReLUPackLoop.split_ifconv" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 8 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1_load = load i10 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 10 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] ( I:3.62ns O:3.62ns )   --->   "%layer3_out_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %layer3_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 13 'read' 'layer3_out_read' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 900> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i40 %layer3_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 14 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = partselect i20 @_ssdm_op_PartSelect.i20.i40.i32.i32, i40 %layer3_out_read, i32 20, i32 39" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 15 'partselect' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.28ns)   --->   "%icmp_ln51 = icmp_sgt  i20 %trunc_ln44, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 16 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 19" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%trunc_ln4 = partselect i6 @_ssdm_op_PartSelect.i6.i40.i32.i32, i40 %layer3_out_read, i32 5, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 18 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 19 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i40 %layer3_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 20 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.77ns)   --->   "%icmp_ln52 = icmp_ne  i4 %trunc_ln52, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 21 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 22 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%or_ln52 = or i1 %tmp_91, i1 %icmp_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 24 'or' 'or_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%and_ln52 = and i1 %or_ln52, i1 %tmp_89" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 25 'and' 'and_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%zext_ln52 = zext i1 %and_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52 = add i6 %trunc_ln4, i6 %zext_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'add' 'add_ln52' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i9 @_ssdm_op_PartSelect.i9.i40.i32.i32, i40 %layer3_out_read, i32 11, i32 19" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.11ns)   --->   "%icmp_ln52_1 = icmp_eq  i9 %tmp_6, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 29 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 30 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_4 = xor i1 %tmp_90, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 31 'xor' 'not_tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln52_1 = or i1 %tmp_92, i1 %not_tmp_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 32 'or' 'and_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln52_1, i1 %and_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'and' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%or_ln52_1 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 34 'or' 'or_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%xor_ln52 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 35 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%or_ln52_2 = or i1 %tmp, i1 %xor_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 36 'or' 'or_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%select_ln52 = select i1 %tmp, i6 0, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 37 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_1 = select i1 %or_ln52_1, i6 %select_ln52, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'select' 'select_ln52_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%select_ln52_2 = select i1 %or_ln52_2, i6 %select_ln52_1, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 39 'select' 'select_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data = select i1 %icmp_ln51, i6 %select_ln52_2, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 40 'select' 'out_data' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.28ns)   --->   "%icmp_ln51_1 = icmp_sgt  i20 %trunc_ln44_1, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 41 'icmp' 'icmp_ln51_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 39" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 42 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%trunc_ln52_1 = partselect i6 @_ssdm_op_PartSelect.i6.i40.i32.i32, i40 %layer3_out_read, i32 25, i32 30" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 43 'partselect' 'trunc_ln52_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 24" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 44 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i40.i32.i32, i40 %layer3_out_read, i32 20, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 45 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.77ns)   --->   "%icmp_ln52_2 = icmp_ne  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 46 'icmp' 'icmp_ln52_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 30" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 47 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 25" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 48 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%or_ln52_3 = or i1 %tmp_96, i1 %icmp_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 49 'or' 'or_ln52_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%and_ln52_2 = and i1 %or_ln52_3, i1 %tmp_94" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 50 'and' 'and_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%zext_ln52_1 = zext i1 %and_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 51 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_1 = add i6 %trunc_ln52_1, i6 %zext_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 52 'add' 'add_ln52_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i9 @_ssdm_op_PartSelect.i9.i40.i32.i32, i40 %layer3_out_read, i32 31, i32 39" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 53 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.11ns)   --->   "%icmp_ln52_3 = icmp_eq  i9 %tmp_12, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 54 'icmp' 'icmp_ln52_3' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_1, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 55 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%not_tmp_10 = xor i1 %tmp_95, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 56 'xor' 'not_tmp_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%and_ln52_3 = or i1 %tmp_97, i1 %not_tmp_10" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 57 'or' 'and_ln52_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_57 = and i1 %icmp_ln52_3, i1 %and_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 58 'and' 'empty_57' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_4)   --->   "%or_ln52_4 = or i1 %empty_57, i1 %tmp_93" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 59 'or' 'or_ln52_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node out_data_1)   --->   "%xor_ln52_1 = xor i1 %empty_57, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 60 'xor' 'xor_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node out_data_1)   --->   "%or_ln52_5 = or i1 %tmp_93, i1 %xor_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 61 'or' 'or_ln52_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_4)   --->   "%select_ln52_3 = select i1 %tmp_93, i6 0, i6 %add_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 62 'select' 'select_ln52_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_4 = select i1 %or_ln52_4, i6 %select_ln52_3, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 63 'select' 'select_ln52_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node out_data_1)   --->   "%select_ln52_5 = select i1 %or_ln52_5, i6 %select_ln52_4, i6 %add_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 64 'select' 'select_ln52_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_1 = select i1 %icmp_ln51_1, i6 %select_ln52_5, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 65 'select' 'out_data_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %out_data_1, i6 %out_data" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 66 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] ( I:3.62ns O:3.62ns )   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %layer5_out, i12 %tmp_14" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 67 'write' 'write_ln57' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 900> <FIFO>
ST_1 : Operation 68 [1/1] (2.12ns)   --->   "%i = add i10 %i1_load, i10 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 68 'add' 'i' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (2.12ns)   --->   "%icmp_ln41 = icmp_eq  i10 %i1_load, i10 899" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 69 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.61ns)   --->   "%store_ln41 = store i10 %i, i10 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 70 'store' 'store_ln41' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split_ifconv, void %for.end15" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 71 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.61ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 72 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 1.61>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer3_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                     (alloca           ) [ 01]
specinterface_ln0      (specinterface    ) [ 00]
specinterface_ln0      (specinterface    ) [ 00]
store_ln0              (store            ) [ 00]
br_ln41                (br               ) [ 00]
i1_load                (load             ) [ 00]
specpipeline_ln42      (specpipeline     ) [ 00]
speclooptripcount_ln41 (speclooptripcount) [ 00]
specloopname_ln41      (specloopname     ) [ 00]
layer3_out_read        (read             ) [ 00]
trunc_ln44             (trunc            ) [ 00]
trunc_ln44_1           (partselect       ) [ 00]
icmp_ln51              (icmp             ) [ 00]
tmp                    (bitselect        ) [ 00]
trunc_ln4              (partselect       ) [ 00]
tmp_89                 (bitselect        ) [ 00]
trunc_ln52             (trunc            ) [ 00]
icmp_ln52              (icmp             ) [ 00]
tmp_90                 (bitselect        ) [ 00]
tmp_91                 (bitselect        ) [ 00]
or_ln52                (or               ) [ 00]
and_ln52               (and              ) [ 00]
zext_ln52              (zext             ) [ 00]
add_ln52               (add              ) [ 00]
tmp_6                  (partselect       ) [ 00]
icmp_ln52_1            (icmp             ) [ 00]
tmp_92                 (bitselect        ) [ 00]
not_tmp_4              (xor              ) [ 00]
and_ln52_1             (or               ) [ 00]
empty                  (and              ) [ 00]
or_ln52_1              (or               ) [ 00]
xor_ln52               (xor              ) [ 00]
or_ln52_2              (or               ) [ 00]
select_ln52            (select           ) [ 00]
select_ln52_1          (select           ) [ 00]
select_ln52_2          (select           ) [ 00]
out_data               (select           ) [ 00]
icmp_ln51_1            (icmp             ) [ 00]
tmp_93                 (bitselect        ) [ 00]
trunc_ln52_1           (partselect       ) [ 00]
tmp_94                 (bitselect        ) [ 00]
tmp_s                  (partselect       ) [ 00]
icmp_ln52_2            (icmp             ) [ 00]
tmp_95                 (bitselect        ) [ 00]
tmp_96                 (bitselect        ) [ 00]
or_ln52_3              (or               ) [ 00]
and_ln52_2             (and              ) [ 00]
zext_ln52_1            (zext             ) [ 00]
add_ln52_1             (add              ) [ 00]
tmp_12                 (partselect       ) [ 00]
icmp_ln52_3            (icmp             ) [ 00]
tmp_97                 (bitselect        ) [ 00]
not_tmp_10             (xor              ) [ 00]
and_ln52_3             (or               ) [ 00]
empty_57               (and              ) [ 00]
or_ln52_4              (or               ) [ 00]
xor_ln52_1             (xor              ) [ 00]
or_ln52_5              (or               ) [ 00]
select_ln52_3          (select           ) [ 00]
select_ln52_4          (select           ) [ 00]
select_ln52_5          (select           ) [ 00]
out_data_1             (select           ) [ 00]
tmp_14                 (bitconcatenate   ) [ 00]
write_ln57             (write            ) [ 00]
i                      (add              ) [ 00]
icmp_ln41              (icmp             ) [ 01]
store_ln41             (store            ) [ 00]
br_ln41                (br               ) [ 00]
ret_ln59               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer3_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer5_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="layer3_out_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="40" slack="0"/>
<pin id="92" dir="0" index="1" bw="40" slack="0"/>
<pin id="93" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer3_out_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln57_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="12" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="10" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i1_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="trunc_ln44_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="40" slack="0"/>
<pin id="113" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln44_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="20" slack="0"/>
<pin id="117" dir="0" index="1" bw="40" slack="0"/>
<pin id="118" dir="0" index="2" bw="6" slack="0"/>
<pin id="119" dir="0" index="3" bw="7" slack="0"/>
<pin id="120" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln51_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="20" slack="0"/>
<pin id="127" dir="0" index="1" bw="20" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="40" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln4_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="0" index="1" bw="40" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="5" slack="0"/>
<pin id="144" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_89_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="40" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln52_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="40" slack="0"/>
<pin id="159" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln52_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_90_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="40" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_90/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_91_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="40" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_91/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="or_ln52_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="and_ln52_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln52_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln52_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_6_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="0"/>
<pin id="207" dir="0" index="1" bw="40" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="0" index="3" bw="6" slack="0"/>
<pin id="210" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln52_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="9" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_92_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_92/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="not_tmp_4_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_4/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="and_ln52_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="empty_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="or_ln52_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="xor_ln52_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="or_ln52_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_2/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln52_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="6" slack="0"/>
<pin id="268" dir="0" index="2" bw="6" slack="0"/>
<pin id="269" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln52_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="6" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln52_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="0" index="2" bw="6" slack="0"/>
<pin id="285" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_2/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="out_data_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln51_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="20" slack="0"/>
<pin id="299" dir="0" index="1" bw="20" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_1/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_93_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="40" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln52_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="40" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="0" index="3" bw="6" slack="0"/>
<pin id="316" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_1/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_94_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="40" slack="0"/>
<pin id="324" dir="0" index="2" bw="6" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_94/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_s_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="40" slack="0"/>
<pin id="332" dir="0" index="2" bw="6" slack="0"/>
<pin id="333" dir="0" index="3" bw="6" slack="0"/>
<pin id="334" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln52_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_2/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_95_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="40" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="0"/>
<pin id="349" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_95/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_96_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="40" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_96/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="or_ln52_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_3/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="and_ln52_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_2/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln52_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln52_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_12_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="40" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="0" index="3" bw="7" slack="0"/>
<pin id="388" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln52_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_3/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_97_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="6" slack="0"/>
<pin id="402" dir="0" index="2" bw="4" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_97/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="not_tmp_10_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_10/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="and_ln52_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_3/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="empty_57_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_57/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="or_ln52_4_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_4/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="xor_ln52_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_1/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln52_5_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_5/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln52_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="0" index="2" bw="6" slack="0"/>
<pin id="447" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_3/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln52_4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="6" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_4/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln52_5_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="6" slack="0"/>
<pin id="462" dir="0" index="2" bw="6" slack="0"/>
<pin id="463" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_5/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="out_data_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="6" slack="0"/>
<pin id="470" dir="0" index="2" bw="6" slack="0"/>
<pin id="471" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_1/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_14_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="0"/>
<pin id="477" dir="0" index="1" bw="6" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="i_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln41_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln41_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="0"/>
<pin id="498" dir="0" index="1" bw="10" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="i1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="80" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="90" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="90" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="129"><net_src comp="111" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="90" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="90" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="90" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="90" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="90" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="90" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="161" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="149" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="139" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="90" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="54" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="219"><net_src comp="205" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="199" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="167" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="221" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="215" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="131" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="241" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="131" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="131" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="199" pin="2"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="247" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="265" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="64" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="286"><net_src comp="259" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="273" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="199" pin="2"/><net_sink comp="281" pin=2"/></net>

<net id="294"><net_src comp="125" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="281" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="62" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="115" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="90" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="90" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="68" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="90" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="70" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="335"><net_src comp="72" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="90" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="32" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="343"><net_src comp="329" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="90" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="38" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="90" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="66" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="339" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="321" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="311" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="52" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="90" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="76" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="34" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="397"><net_src comp="383" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="56" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="58" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="377" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="44" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="345" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="60" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="399" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="393" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="303" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="419" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="303" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="303" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="62" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="377" pin="2"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="425" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="443" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="64" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="464"><net_src comp="437" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="451" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="377" pin="2"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="297" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="459" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="62" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="78" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="467" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="289" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="483"><net_src comp="475" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="488"><net_src comp="108" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="82" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="108" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="84" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="484" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="86" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="507"><net_src comp="501" pin="1"/><net_sink comp="496" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer5_out | {1 }
 - Input state : 
	Port: relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5> : layer3_out | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i1_load : 1
		icmp_ln51 : 1
		icmp_ln52 : 1
		or_ln52 : 2
		and_ln52 : 2
		zext_ln52 : 2
		add_ln52 : 3
		icmp_ln52_1 : 1
		tmp_92 : 4
		not_tmp_4 : 1
		and_ln52_1 : 5
		empty : 5
		or_ln52_1 : 5
		xor_ln52 : 5
		or_ln52_2 : 5
		select_ln52 : 4
		select_ln52_1 : 5
		select_ln52_2 : 5
		out_data : 6
		icmp_ln51_1 : 1
		icmp_ln52_2 : 1
		or_ln52_3 : 2
		and_ln52_2 : 2
		zext_ln52_1 : 2
		add_ln52_1 : 3
		icmp_ln52_3 : 1
		tmp_97 : 4
		not_tmp_10 : 1
		and_ln52_3 : 5
		empty_57 : 5
		or_ln52_4 : 5
		xor_ln52_1 : 5
		or_ln52_5 : 5
		select_ln52_3 : 4
		select_ln52_4 : 5
		select_ln52_5 : 5
		out_data_1 : 6
		tmp_14 : 7
		write_ln57 : 8
		i : 2
		icmp_ln41 : 2
		store_ln41 : 3
		br_ln41 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln51_fu_125      |    0    |    27   |
|          |      icmp_ln52_fu_161      |    0    |    13   |
|          |     icmp_ln52_1_fu_215     |    0    |    16   |
|   icmp   |     icmp_ln51_1_fu_297     |    0    |    27   |
|          |     icmp_ln52_2_fu_339     |    0    |    13   |
|          |     icmp_ln52_3_fu_393     |    0    |    16   |
|          |      icmp_ln41_fu_490      |    0    |    17   |
|----------|----------------------------|---------|---------|
|          |     select_ln52_fu_265     |    0    |    6    |
|          |    select_ln52_1_fu_273    |    0    |    6    |
|          |    select_ln52_2_fu_281    |    0    |    6    |
|  select  |       out_data_fu_289      |    0    |    6    |
|          |    select_ln52_3_fu_443    |    0    |    6    |
|          |    select_ln52_4_fu_451    |    0    |    6    |
|          |    select_ln52_5_fu_459    |    0    |    6    |
|          |      out_data_1_fu_467     |    0    |    6    |
|----------|----------------------------|---------|---------|
|          |       add_ln52_fu_199      |    0    |    14   |
|    add   |      add_ln52_1_fu_377     |    0    |    14   |
|          |          i_fu_484          |    0    |    17   |
|----------|----------------------------|---------|---------|
|          |       or_ln52_fu_183       |    0    |    2    |
|          |      and_ln52_1_fu_235     |    0    |    2    |
|          |      or_ln52_1_fu_247      |    0    |    2    |
|    or    |      or_ln52_2_fu_259      |    0    |    2    |
|          |      or_ln52_3_fu_361      |    0    |    2    |
|          |      and_ln52_3_fu_413     |    0    |    2    |
|          |      or_ln52_4_fu_425      |    0    |    2    |
|          |      or_ln52_5_fu_437      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |       and_ln52_fu_189      |    0    |    2    |
|    and   |        empty_fu_241        |    0    |    2    |
|          |      and_ln52_2_fu_367     |    0    |    2    |
|          |       empty_57_fu_419      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      not_tmp_4_fu_229      |    0    |    2    |
|    xor   |       xor_ln52_fu_253      |    0    |    2    |
|          |      not_tmp_10_fu_407     |    0    |    2    |
|          |      xor_ln52_1_fu_431     |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | layer3_out_read_read_fu_90 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln57_write_fu_96   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln44_fu_111     |    0    |    0    |
|          |      trunc_ln52_fu_157     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln44_1_fu_115    |    0    |    0    |
|          |      trunc_ln4_fu_139      |    0    |    0    |
|partselect|        tmp_6_fu_205        |    0    |    0    |
|          |     trunc_ln52_1_fu_311    |    0    |    0    |
|          |        tmp_s_fu_329        |    0    |    0    |
|          |        tmp_12_fu_383       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_131         |    0    |    0    |
|          |        tmp_89_fu_149       |    0    |    0    |
|          |        tmp_90_fu_167       |    0    |    0    |
|          |        tmp_91_fu_175       |    0    |    0    |
| bitselect|        tmp_92_fu_221       |    0    |    0    |
|          |        tmp_93_fu_303       |    0    |    0    |
|          |        tmp_94_fu_321       |    0    |    0    |
|          |        tmp_95_fu_345       |    0    |    0    |
|          |        tmp_96_fu_353       |    0    |    0    |
|          |        tmp_97_fu_399       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln52_fu_195      |    0    |    0    |
|          |     zext_ln52_1_fu_373     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_14_fu_475       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   254   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i1_reg_501|   10   |
+----------+--------+
|   Total  |   10   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   254  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   10   |    -   |
+-----------+--------+--------+
|   Total   |   10   |   254  |
+-----------+--------+--------+
