// Generated by CIRCT 42e53322a
module full_adder(	// /tmp/tmp.3yvwYgefap/22213_Verilog_codes_full_half_h_full_adder.cleaned.mlir:2:3
  input  a,	// /tmp/tmp.3yvwYgefap/22213_Verilog_codes_full_half_h_full_adder.cleaned.mlir:2:28
         b,	// /tmp/tmp.3yvwYgefap/22213_Verilog_codes_full_half_h_full_adder.cleaned.mlir:2:40
         cin,	// /tmp/tmp.3yvwYgefap/22213_Verilog_codes_full_half_h_full_adder.cleaned.mlir:2:52
  output sum,	// /tmp/tmp.3yvwYgefap/22213_Verilog_codes_full_half_h_full_adder.cleaned.mlir:2:67
         cout	// /tmp/tmp.3yvwYgefap/22213_Verilog_codes_full_half_h_full_adder.cleaned.mlir:2:81
);

  wire _GEN = a ^ b;	// /tmp/tmp.3yvwYgefap/22213_Verilog_codes_full_half_h_full_adder.cleaned.mlir:3:10
  assign sum = _GEN ^ cin;	// /tmp/tmp.3yvwYgefap/22213_Verilog_codes_full_half_h_full_adder.cleaned.mlir:3:10, :5:10, :8:5
  assign cout = a & b | _GEN & cin;	// /tmp/tmp.3yvwYgefap/22213_Verilog_codes_full_half_h_full_adder.cleaned.mlir:3:10, :4:10, :6:10, :7:10, :8:5
endmodule

