// Generated by CIRCT unknown git version
module Arbiter2_L1DataWriteReq(	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7]
  input          io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [7:0]   io_in_0_bits_way_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [11:0]  io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [1:0]   io_in_0_bits_wmask,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [127:0] io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output         io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input          io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [7:0]   io_in_1_bits_way_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [11:0]  io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [127:0] io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output         io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output [7:0]   io_out_bits_way_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output [11:0]  io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output [1:0]   io_out_bits_wmask,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output [127:0] io_out_bits_data	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
);

  assign io_in_1_ready = ~io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:78, :133:7]
  assign io_out_valid = io_in_0_valid | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :154:31]
  assign io_out_bits_way_en = io_in_0_valid ? io_in_0_bits_way_en : io_in_1_bits_way_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_addr = io_in_0_valid ? io_in_0_bits_addr : io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_wmask = io_in_0_valid ? io_in_0_bits_wmask : 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :140:14, :143:15, :145:26, :147:19]
  assign io_out_bits_data = io_in_0_valid ? io_in_0_bits_data : io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
endmodule

