

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Sat Sep  2 22:11:29 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    44881|    44881|  0.449 ms|  0.449 ms|  44881|  44881|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126              |Self_attention_Pipeline_l_mh_separate_i7_l_j7              |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140    |Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145                    |Self_attention_Pipeline_VITIS_LOOP_85_1                    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150  |Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2  |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
        |grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155                     |Self_attention_Pipeline_l_gemm_i2_l_j2                     |      900|      900|  9.000 us|  9.000 us|  900|  900|       no|
        |grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162                     |Self_attention_Pipeline_l_norm_i3_l_j3                     |      152|      152|  1.520 us|  1.520 us|  152|  152|       no|
        |grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167                       |Self_attention_Pipeline_l_exp_sum_i4                       |      206|      206|  2.060 us|  2.060 us|  206|  206|       no|
        |grp_Self_attention_Pipeline_l_update_i5_fu_173                        |Self_attention_Pipeline_l_update_i5                        |       91|       91|  0.910 us|  0.910 us|   91|   91|       no|
        |grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191                     |Self_attention_Pipeline_l_gemm_i6_l_j6                     |      835|      835|  8.350 us|  8.350 us|  835|  835|       no|
        |grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209                 |Self_attention_Pipeline_l_mh_merge_i8_l_j8                 |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h  |    44880|    44880|      3740|          -|          -|    12|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   77|   23239|  21519|    -|
|Memory           |       86|    -|     448|     78|    0|
|Multiplexer      |        -|    -|       -|   2395|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       86|   77|   23720|  24016|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       30|   35|      22|     45|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150  |Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2  |        0|   0|     35|    160|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140    |Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2    |        0|   0|     27|    159|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145                    |Self_attention_Pipeline_VITIS_LOOP_85_1                    |        0|   0|      6|     49|    0|
    |grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167                       |Self_attention_Pipeline_l_exp_sum_i4                       |        0|   7|   2133|   1929|    0|
    |grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155                     |Self_attention_Pipeline_l_gemm_i2_l_j2                     |        0|  20|  13989|  10352|    0|
    |grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191                     |Self_attention_Pipeline_l_gemm_i6_l_j6                     |        0|   0|   2714|    722|    0|
    |grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209                 |Self_attention_Pipeline_l_mh_merge_i8_l_j8                 |        0|   0|     51|    201|    0|
    |grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126              |Self_attention_Pipeline_l_mh_separate_i7_l_j7              |        0|   0|     57|    201|    0|
    |grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162                     |Self_attention_Pipeline_l_norm_i3_l_j3                     |        0|   0|    175|    191|    0|
    |grp_Self_attention_Pipeline_l_update_i5_fu_173                        |Self_attention_Pipeline_l_update_i5                        |        0|   0|    572|    445|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U132                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U133                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U134                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U135                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U136                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U137                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U138                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U139                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U140                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U141                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U144                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U145                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U146                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U147                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U148                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U149                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U150                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U151                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U152                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U153                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                 |                                                           |        0|  77|  23239|  21519|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                  Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Q_h_U         |Self_attention_Q_h_RAM_1WNR_AUTO_1R1W    |       30|   0|   0|    0|   768|   32|     1|        24576|
    |K_h_U         |Self_attention_Q_h_RAM_1WNR_AUTO_1R1W    |       30|   0|   0|    0|   768|   32|     1|        24576|
    |V_h_U         |Self_attention_V_h_RAM_1WNR_AUTO_1R1W    |       22|   0|   0|    0|   768|   32|     1|        24576|
    |inp_sumRow_U  |Self_attention_inp_sumRow_RAM_AUTO_1R1W  |        0|  64|   6|    0|    12|   32|     1|          384|
    |v78_U         |Self_attention_v78_RAM_AUTO_1R1W         |        2|   0|   0|    0|   144|   32|     1|         4608|
    |v79_0_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_1_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_2_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_3_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_4_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_5_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_6_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_7_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_8_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_9_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_10_U      |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_11_U      |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v80_U         |Self_attention_v80_RAM_AUTO_1R1W         |        2|   0|   0|    0|   768|   32|     1|        24576|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                         |       86| 448|  78|    0|  3372|  576|    18|       107904|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln139_fu_231_p2              |         +|   0|  0|  13|           4|           1|
    |icmp_ln139_fu_225_p2             |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  24|           9|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |K_h_address0         |  14|          3|   10|         30|
    |K_h_ce0              |  14|          3|    1|          3|
    |K_h_ce1              |   9|          2|    1|          2|
    |K_h_ce10             |   9|          2|    1|          2|
    |K_h_ce11             |   9|          2|    1|          2|
    |K_h_ce12             |   9|          2|    1|          2|
    |K_h_ce13             |   9|          2|    1|          2|
    |K_h_ce14             |   9|          2|    1|          2|
    |K_h_ce15             |   9|          2|    1|          2|
    |K_h_ce2              |   9|          2|    1|          2|
    |K_h_ce3              |   9|          2|    1|          2|
    |K_h_ce4              |   9|          2|    1|          2|
    |K_h_ce5              |   9|          2|    1|          2|
    |K_h_ce6              |   9|          2|    1|          2|
    |K_h_ce7              |   9|          2|    1|          2|
    |K_h_ce8              |   9|          2|    1|          2|
    |K_h_ce9              |   9|          2|    1|          2|
    |K_h_we0              |   9|          2|    1|          2|
    |Q_h_address0         |  14|          3|   10|         30|
    |Q_h_ce0              |  14|          3|    1|          3|
    |Q_h_ce1              |   9|          2|    1|          2|
    |Q_h_ce10             |   9|          2|    1|          2|
    |Q_h_ce11             |   9|          2|    1|          2|
    |Q_h_ce12             |   9|          2|    1|          2|
    |Q_h_ce13             |   9|          2|    1|          2|
    |Q_h_ce14             |   9|          2|    1|          2|
    |Q_h_ce15             |   9|          2|    1|          2|
    |Q_h_ce2              |   9|          2|    1|          2|
    |Q_h_ce3              |   9|          2|    1|          2|
    |Q_h_ce4              |   9|          2|    1|          2|
    |Q_h_ce5              |   9|          2|    1|          2|
    |Q_h_ce6              |   9|          2|    1|          2|
    |Q_h_ce7              |   9|          2|    1|          2|
    |Q_h_ce8              |   9|          2|    1|          2|
    |Q_h_ce9              |   9|          2|    1|          2|
    |Q_h_we0              |   9|          2|    1|          2|
    |V_h_address0         |  14|          3|   10|         30|
    |V_h_ce0              |  14|          3|    1|          3|
    |V_h_ce1              |   9|          2|    1|          2|
    |V_h_ce10             |   9|          2|    1|          2|
    |V_h_ce11             |   9|          2|    1|          2|
    |V_h_ce2              |   9|          2|    1|          2|
    |V_h_ce3              |   9|          2|    1|          2|
    |V_h_ce4              |   9|          2|    1|          2|
    |V_h_ce5              |   9|          2|    1|          2|
    |V_h_ce6              |   9|          2|    1|          2|
    |V_h_ce7              |   9|          2|    1|          2|
    |V_h_ce8              |   9|          2|    1|          2|
    |V_h_ce9              |   9|          2|    1|          2|
    |V_h_we0              |   9|          2|    1|          2|
    |ap_NS_fsm            |  65|         16|    1|         16|
    |grp_fu_267_ce        |  20|          4|    1|          4|
    |grp_fu_267_opcode    |  20|          4|    2|          8|
    |grp_fu_267_p0        |  20|          4|   32|        128|
    |grp_fu_267_p1        |  20|          4|   32|        128|
    |grp_fu_271_ce        |  14|          3|    1|          3|
    |grp_fu_271_p0        |  14|          3|   32|         96|
    |grp_fu_271_p1        |  14|          3|   32|         96|
    |grp_fu_275_ce        |  14|          3|    1|          3|
    |grp_fu_275_p0        |  14|          3|   32|         96|
    |grp_fu_275_p1        |  14|          3|   32|         96|
    |grp_fu_279_ce        |  14|          3|    1|          3|
    |grp_fu_279_p0        |  14|          3|   32|         96|
    |grp_fu_279_p1        |  14|          3|   32|         96|
    |grp_fu_283_ce        |  14|          3|    1|          3|
    |grp_fu_283_p0        |  14|          3|   32|         96|
    |grp_fu_283_p1        |  14|          3|   32|         96|
    |grp_fu_287_ce        |  14|          3|    1|          3|
    |grp_fu_287_p0        |  14|          3|   32|         96|
    |grp_fu_287_p1        |  14|          3|   32|         96|
    |grp_fu_291_ce        |  14|          3|    1|          3|
    |grp_fu_291_p0        |  14|          3|   32|         96|
    |grp_fu_291_p1        |  14|          3|   32|         96|
    |grp_fu_295_ce        |  14|          3|    1|          3|
    |grp_fu_295_p0        |  14|          3|   32|         96|
    |grp_fu_295_p1        |  14|          3|   32|         96|
    |grp_fu_299_ce        |  14|          3|    1|          3|
    |grp_fu_299_p0        |  14|          3|   32|         96|
    |grp_fu_299_p1        |  14|          3|   32|         96|
    |grp_fu_303_ce        |  14|          3|    1|          3|
    |grp_fu_303_p0        |  14|          3|   32|         96|
    |grp_fu_303_p1        |  14|          3|   32|         96|
    |grp_fu_307_ce        |  14|          3|    1|          3|
    |grp_fu_307_p0        |  14|          3|   32|         96|
    |grp_fu_307_p1        |  14|          3|   32|         96|
    |grp_fu_311_ce        |  14|          3|    1|          3|
    |grp_fu_311_p0        |  14|          3|   32|         96|
    |grp_fu_311_p1        |  14|          3|   32|         96|
    |grp_fu_315_ce        |  20|          4|    1|          4|
    |grp_fu_315_p0        |  20|          4|   32|        128|
    |grp_fu_315_p1        |  20|          4|   32|        128|
    |grp_fu_319_ce        |  14|          3|    1|          3|
    |grp_fu_319_p0        |  14|          3|   32|         96|
    |grp_fu_319_p1        |  14|          3|   32|         96|
    |grp_fu_323_ce        |  14|          3|    1|          3|
    |grp_fu_323_p0        |  14|          3|   32|         96|
    |grp_fu_323_p1        |  14|          3|   32|         96|
    |grp_fu_327_ce        |  14|          3|    1|          3|
    |grp_fu_327_p0        |  14|          3|   32|         96|
    |grp_fu_327_p1        |  14|          3|   32|         96|
    |grp_fu_331_ce        |  14|          3|    1|          3|
    |grp_fu_331_p0        |  14|          3|   32|         96|
    |grp_fu_331_p1        |  14|          3|   32|         96|
    |grp_fu_335_ce        |  14|          3|    1|          3|
    |grp_fu_335_p0        |  14|          3|   32|         96|
    |grp_fu_335_p1        |  14|          3|   32|         96|
    |grp_fu_339_ce        |  14|          3|    1|          3|
    |grp_fu_339_p0        |  14|          3|   32|         96|
    |grp_fu_339_p1        |  14|          3|   32|         96|
    |grp_fu_343_ce        |  14|          3|    1|          3|
    |grp_fu_343_p0        |  14|          3|   32|         96|
    |grp_fu_343_p1        |  14|          3|   32|         96|
    |grp_fu_347_ce        |  14|          3|    1|          3|
    |grp_fu_347_p0        |  14|          3|   32|         96|
    |grp_fu_347_p1        |  14|          3|   32|         96|
    |grp_fu_351_ce        |  14|          3|    1|          3|
    |grp_fu_351_p0        |  14|          3|   32|         96|
    |grp_fu_351_p1        |  14|          3|   32|         96|
    |grp_fu_355_ce        |  14|          3|    1|          3|
    |grp_fu_355_p0        |  14|          3|   32|         96|
    |grp_fu_355_p1        |  14|          3|   32|         96|
    |grp_fu_359_ce        |  14|          3|    1|          3|
    |grp_fu_359_p0        |  14|          3|   32|         96|
    |grp_fu_359_p1        |  14|          3|   32|         96|
    |grp_fu_363_ce        |   9|          2|    1|          2|
    |grp_fu_367_ce        |   9|          2|    1|          2|
    |h_fu_50              |   9|          2|    4|          8|
    |inp_sumRow_address0  |  20|          4|    4|         16|
    |inp_sumRow_ce0       |  20|          4|    1|          4|
    |inp_sumRow_ce1       |   9|          2|    1|          2|
    |inp_sumRow_d0        |  14|          3|   32|         96|
    |inp_sumRow_we0       |  14|          3|    1|          3|
    |v78_address0         |  31|          6|    8|         48|
    |v78_address1         |  20|          4|    8|         32|
    |v78_ce0              |  31|          6|    1|          6|
    |v78_ce1              |  20|          4|    1|          4|
    |v78_d0               |  25|          5|   32|        160|
    |v78_we0              |  25|          5|    1|          5|
    |v78_we1              |   9|          2|    1|          2|
    |v79_0_address0       |  14|          3|    4|         12|
    |v79_0_ce0            |  14|          3|    1|          3|
    |v79_0_we0            |   9|          2|    1|          2|
    |v79_10_address0      |  14|          3|    4|         12|
    |v79_10_ce0           |  14|          3|    1|          3|
    |v79_10_we0           |   9|          2|    1|          2|
    |v79_11_address0      |  14|          3|    4|         12|
    |v79_11_ce0           |  14|          3|    1|          3|
    |v79_11_we0           |   9|          2|    1|          2|
    |v79_1_address0       |  14|          3|    4|         12|
    |v79_1_ce0            |  14|          3|    1|          3|
    |v79_1_we0            |   9|          2|    1|          2|
    |v79_2_address0       |  14|          3|    4|         12|
    |v79_2_ce0            |  14|          3|    1|          3|
    |v79_2_we0            |   9|          2|    1|          2|
    |v79_3_address0       |  14|          3|    4|         12|
    |v79_3_ce0            |  14|          3|    1|          3|
    |v79_3_we0            |   9|          2|    1|          2|
    |v79_4_address0       |  14|          3|    4|         12|
    |v79_4_ce0            |  14|          3|    1|          3|
    |v79_4_we0            |   9|          2|    1|          2|
    |v79_5_address0       |  14|          3|    4|         12|
    |v79_5_ce0            |  14|          3|    1|          3|
    |v79_5_we0            |   9|          2|    1|          2|
    |v79_6_address0       |  14|          3|    4|         12|
    |v79_6_ce0            |  14|          3|    1|          3|
    |v79_6_we0            |   9|          2|    1|          2|
    |v79_7_address0       |  14|          3|    4|         12|
    |v79_7_ce0            |  14|          3|    1|          3|
    |v79_7_we0            |   9|          2|    1|          2|
    |v79_8_address0       |  14|          3|    4|         12|
    |v79_8_ce0            |  14|          3|    1|          3|
    |v79_8_we0            |   9|          2|    1|          2|
    |v79_9_address0       |  14|          3|    4|         12|
    |v79_9_ce0            |  14|          3|    1|          3|
    |v79_9_we0            |   9|          2|    1|          2|
    |v80_address0         |  20|          4|   10|         40|
    |v80_ce0              |  20|          4|    1|          4|
    |v80_ce1              |   9|          2|    1|          2|
    |v80_d0               |  14|          3|   32|         96|
    |v80_we0              |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |2395|        514| 1854|       5760|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  15|   0|   15|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_start_reg  |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_start_reg    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_start_reg                    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_start_reg                       |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_start_reg                     |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_start_reg                     |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_start_reg                 |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_start_reg              |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_start_reg                     |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_start_reg                        |   1|   0|    1|          0|
    |h_fu_50                                                                            |   4|   0|    4|          0|
    |tmp_reg_261                                                                        |   4|   0|   10|          6|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |  33|   0|   39|          6|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1134_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1134_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1134_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1134_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1134_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1138_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1138_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1138_p_opcode  |  out|    2|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1138_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1138_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1142_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1142_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1142_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1142_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1146_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1146_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1146_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1146_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1150_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1150_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1150_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1150_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1154_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1154_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1154_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1154_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|v65_address0          |  out|   14|   ap_memory|             v65|         array|
|v65_ce0               |  out|    1|   ap_memory|             v65|         array|
|v65_q0                |   in|   32|   ap_memory|             v65|         array|
|v66_address0          |  out|   14|   ap_memory|             v66|         array|
|v66_ce0               |  out|    1|   ap_memory|             v66|         array|
|v66_q0                |   in|   32|   ap_memory|             v66|         array|
|v67_address0          |  out|   14|   ap_memory|             v67|         array|
|v67_ce0               |  out|    1|   ap_memory|             v67|         array|
|v67_q0                |   in|   32|   ap_memory|             v67|         array|
|v68_address0          |  out|   14|   ap_memory|             v68|         array|
|v68_ce0               |  out|    1|   ap_memory|             v68|         array|
|v68_we0               |  out|    1|   ap_memory|             v68|         array|
|v68_d0                |  out|   32|   ap_memory|             v68|         array|
+----------------------+-----+-----+------------+----------------+--------------+

