#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001026110 .scope module, "tb_Project4" "tb_Project4" 2 2;
 .timescale -9 -10;
v0000000001079a00_0 .var "KEY", 1 0;
v000000000107a0e0_0 .var "MAX10_CLK1_50", 0 0;
v0000000001079f00_0 .net "VGA_B", 3 0, L_000000000108e5f0;  1 drivers
v000000000107b1c0_0 .net "VGA_G", 3 0, L_000000000108ce30;  1 drivers
v000000000107a4a0_0 .net "VGA_HS", 0 0, L_0000000000ffa950;  1 drivers
v0000000001079e60_0 .net "VGA_R", 3 0, L_000000000108e690;  1 drivers
v000000000107af40_0 .net "VGA_VS", 0 0, L_0000000000ffa9c0;  1 drivers
S_00000000001bca10 .scope module, "top" "Project4" 2 11, 3 1 0, S_0000000001026110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MAX10_CLK1_50";
    .port_info 1 /INPUT 2 "KEY";
    .port_info 2 /OUTPUT 4 "VGA_B";
    .port_info 3 /OUTPUT 4 "VGA_G";
    .port_info 4 /OUTPUT 4 "VGA_R";
    .port_info 5 /OUTPUT 1 "VGA_HS";
    .port_info 6 /OUTPUT 1 "VGA_VS";
v000000000107a360_0 .net "KEY", 1 0, v0000000001079a00_0;  1 drivers
v000000000107a7c0_0 .net "MAX10_CLK1_50", 0 0, v000000000107a0e0_0;  1 drivers
v000000000107ad60_0 .net "VGA_B", 3 0, L_000000000108e5f0;  alias, 1 drivers
v000000000107b440_0 .var "VGA_CTRL_CLK", 0 0;
v000000000107a860_0 .net "VGA_G", 3 0, L_000000000108ce30;  alias, 1 drivers
v0000000001079820_0 .net "VGA_HS", 0 0, L_0000000000ffa950;  alias, 1 drivers
v000000000107a220_0 .net "VGA_R", 3 0, L_000000000108e690;  alias, 1 drivers
v000000000107b120_0 .net "VGA_VS", 0 0, L_0000000000ffa9c0;  alias, 1 drivers
v0000000001079960_0 .net *"_s5", 0 0, L_000000000108e4b0;  1 drivers
E_0000000001023e70/0 .event negedge, L_000000000108e4b0;
E_0000000001023e70/1 .event posedge, v000000000107a7c0_0;
E_0000000001023e70 .event/or E_0000000001023e70/0, E_0000000001023e70/1;
L_000000000108dfb0 .part v0000000001079a00_0, 0, 1;
L_000000000108e4b0 .part v0000000001079a00_0, 0, 1;
S_00000000001bcba0 .scope module, "U0" "vga_controller" 3 23, 4 1 0, S_00000000001bca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iRST_n";
    .port_info 1 /INPUT 1 "iVGA_CLK";
    .port_info 2 /OUTPUT 1 "oHS";
    .port_info 3 /OUTPUT 1 "oVS";
    .port_info 4 /OUTPUT 4 "oVGA_B";
    .port_info 5 /OUTPUT 4 "oVGA_G";
    .port_info 6 /OUTPUT 4 "oVGA_R";
P_00000000010129c0 .param/l "VIDEO_H" 0 4 45, +C4<00000000000000000000000111100000>;
P_00000000010129f8 .param/l "VIDEO_W" 0 4 44, +C4<00000000000000000000001010000000>;
L_0000000000ffa090 .functor NOT 1, L_000000000108dfb0, C4<0>, C4<0>, C4<0>;
L_0000000000ffa950 .functor BUFZ 1, v0000000000fff960_0, C4<0>, C4<0>, C4<0>;
L_0000000000ffa9c0 .functor BUFZ 1, v0000000000fffaa0_0, C4<0>, C4<0>, C4<0>;
v000000000107b260_0 .var "ADDR", 18 0;
v0000000001079c80_0 .var "bgr_data", 23 0;
v0000000001079780_0 .net "cBLANK_n", 0 0, v0000000001079be0_0;  1 drivers
v000000000107b080_0 .net "cHS", 0 0, v0000000000fff960_0;  1 drivers
v000000000107ac20_0 .net "cVS", 0 0, v0000000000fffaa0_0;  1 drivers
v000000000107a720_0 .net "iRST_n", 0 0, L_000000000108dfb0;  1 drivers
v000000000107b4e0_0 .net "iVGA_CLK", 0 0, v000000000107b440_0;  1 drivers
v0000000001079dc0_0 .net "oHS", 0 0, L_0000000000ffa950;  alias, 1 drivers
v0000000001079b40_0 .net "oVGA_B", 3 0, L_000000000108e5f0;  alias, 1 drivers
v0000000001079640_0 .net "oVGA_G", 3 0, L_000000000108ce30;  alias, 1 drivers
v000000000107b300_0 .net "oVGA_R", 3 0, L_000000000108e690;  alias, 1 drivers
v000000000107a400_0 .net "oVS", 0 0, L_0000000000ffa9c0;  alias, 1 drivers
v000000000107a9a0_0 .net "rst", 0 0, L_0000000000ffa090;  1 drivers
E_0000000001023db0 .event posedge, v000000000107acc0_0;
E_0000000001023df0/0 .event negedge, v000000000107a720_0;
E_0000000001023df0/1 .event posedge, v000000000107acc0_0;
E_0000000001023df0 .event/or E_0000000001023df0/0, E_0000000001023df0/1;
L_000000000108e5f0 .part v0000000001079c80_0, 20, 4;
L_000000000108ce30 .part v0000000001079c80_0, 12, 4;
L_000000000108e690 .part v0000000001079c80_0, 4, 4;
S_000000000100e200 .scope module, "U0" "video_sync_generator" 4 24, 5 1 0, S_00000000001bcba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "vga_clk";
    .port_info 2 /OUTPUT 1 "blank_n";
    .port_info 3 /OUTPUT 1 "HS";
    .port_info 4 /OUTPUT 1 "VS";
P_000000000100e390 .param/l "H_BLANK" 0 5 62, +C4<00000000000000000000000001100100000>;
P_000000000100e3c8 .param/l "H_sync_cycle" 0 5 52, +C4<00000000000000000000000001100000>;
P_000000000100e400 .param/l "V_sync_cycle" 0 5 60, +C4<00000000000000000000000000000010>;
P_000000000100e438 .param/l "h_pixels" 0 5 51, +C4<00000000000000000000001010000000>;
P_000000000100e470 .param/l "hori_back" 0 5 53, +C4<00000000000000000000000000110000>;
P_000000000100e4a8 .param/l "hori_front" 0 5 54, +C4<00000000000000000000000000010000>;
P_000000000100e4e0 .param/l "hori_line" 0 5 50, +C4<00000000000000000000001100100000>;
P_000000000100e518 .param/l "v_lines" 0 5 57, +C4<00000000000000000000000111100000>;
P_000000000100e550 .param/l "vert_back" 0 5 58, +C4<00000000000000000000000000100001>;
P_000000000100e588 .param/l "vert_front" 0 5 59, +C4<00000000000000000000000000001010>;
P_000000000100e5c0 .param/l "vert_line" 0 5 56, +C4<00000000000000000000001000001101>;
L_0000000000ffa560 .functor AND 1, L_000000000107a180, L_000000000107a900, C4<1>, C4<1>;
L_0000000000ffa720 .functor AND 1, L_000000000107a2c0, L_000000000107aae0, C4<1>, C4<1>;
L_0000000000ffa870 .functor AND 1, L_000000000108dd30, L_000000000108ccf0, C4<1>, C4<1>;
L_0000000000ffa800 .functor AND 1, L_000000000108cd90, L_000000000108de70, C4<1>, C4<1>;
L_0000000000ffa8e0 .functor AND 1, L_000000000108df10, L_000000000108d1f0, C4<1>, C4<1>;
v0000000000fff960_0 .var "HS", 0 0;
v0000000000fffaa0_0 .var "VS", 0 0;
v0000000001000d60_0 .net *"_s0", 31 0, L_0000000001079aa0;  1 drivers
L_0000000001400118 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000fffc80_0 .net *"_s11", 20 0, L_0000000001400118;  1 drivers
L_0000000001400160 .functor BUFT 1, C4<00000000000000000000001011110000>, C4<0>, C4<0>, C4<0>;
v00000000010011c0_0 .net/2u *"_s12", 31 0, L_0000000001400160;  1 drivers
v0000000000fff820_0 .net *"_s14", 0 0, L_000000000107a900;  1 drivers
v0000000001000fe0_0 .net *"_s18", 31 0, L_000000000107aa40;  1 drivers
L_00000000014001a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010000e0_0 .net *"_s21", 21 0, L_00000000014001a8;  1 drivers
L_00000000014001f0 .functor BUFT 1, C4<00000000000000000000000111101001>, C4<0>, C4<0>, C4<0>;
v0000000000ffff00_0 .net/2u *"_s22", 31 0, L_00000000014001f0;  1 drivers
v0000000000fff6e0_0 .net *"_s24", 0 0, L_000000000107a2c0;  1 drivers
v0000000001000720_0 .net *"_s26", 31 0, L_000000000107b3a0;  1 drivers
L_0000000001400238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001000180_0 .net *"_s29", 21 0, L_0000000001400238;  1 drivers
L_0000000001400088 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000fffd20_0 .net *"_s3", 20 0, L_0000000001400088;  1 drivers
L_0000000001400280 .functor BUFT 1, C4<00000000000000000000000111101100>, C4<0>, C4<0>, C4<0>;
v0000000001000ea0_0 .net/2u *"_s30", 31 0, L_0000000001400280;  1 drivers
v0000000000fff780_0 .net *"_s32", 0 0, L_000000000107aae0;  1 drivers
v0000000001000400_0 .net *"_s36", 31 0, L_000000000107aea0;  1 drivers
L_00000000014002c8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010004a0_0 .net *"_s39", 20 0, L_00000000014002c8;  1 drivers
L_00000000014000d0 .functor BUFT 1, C4<00000000000000000000001010001111>, C4<0>, C4<0>, C4<0>;
v0000000001000220_0 .net/2u *"_s4", 31 0, L_00000000014000d0;  1 drivers
L_0000000001400310 .functor BUFT 1, C4<00000000000000000000001100010000>, C4<0>, C4<0>, C4<0>;
v00000000010007c0_0 .net/2u *"_s40", 31 0, L_0000000001400310;  1 drivers
v0000000001000860_0 .net *"_s42", 0 0, L_000000000108dd30;  1 drivers
v0000000001000900_0 .net *"_s44", 31 0, L_000000000108ddd0;  1 drivers
L_0000000001400358 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001078bd0_0 .net *"_s47", 20 0, L_0000000001400358;  1 drivers
L_00000000014003a0 .functor BUFT 1, C4<00000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v00000000010790d0_0 .net/2u *"_s48", 31 0, L_00000000014003a0;  1 drivers
v00000000010788b0_0 .net *"_s50", 0 0, L_000000000108ccf0;  1 drivers
v0000000001079490_0 .net *"_s52", 0 0, L_0000000000ffa870;  1 drivers
L_00000000014003e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001078c70_0 .net/2u *"_s54", 0 0, L_00000000014003e8;  1 drivers
L_0000000001400430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001079350_0 .net/2u *"_s56", 0 0, L_0000000001400430;  1 drivers
v0000000001078ef0_0 .net *"_s6", 0 0, L_000000000107a180;  1 drivers
v0000000001078950_0 .net *"_s60", 31 0, L_000000000108d970;  1 drivers
L_0000000001400478 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001078f90_0 .net *"_s63", 21 0, L_0000000001400478;  1 drivers
L_00000000014004c0 .functor BUFT 1, C4<00000000000000000000001000000011>, C4<0>, C4<0>, C4<0>;
v0000000001079170_0 .net/2u *"_s64", 31 0, L_00000000014004c0;  1 drivers
v0000000001078810_0 .net *"_s66", 0 0, L_000000000108cd90;  1 drivers
v0000000001078d10_0 .net *"_s68", 31 0, L_000000000108d3d0;  1 drivers
L_0000000001400508 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001078db0_0 .net *"_s71", 21 0, L_0000000001400508;  1 drivers
L_0000000001400550 .functor BUFT 1, C4<00000000000000000000000000100001>, C4<0>, C4<0>, C4<0>;
v00000000010793f0_0 .net/2u *"_s72", 31 0, L_0000000001400550;  1 drivers
v0000000001078770_0 .net *"_s74", 0 0, L_000000000108de70;  1 drivers
v0000000001078a90_0 .net *"_s76", 0 0, L_0000000000ffa800;  1 drivers
L_0000000001400598 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001079210_0 .net/2u *"_s78", 0 0, L_0000000001400598;  1 drivers
v00000000010789f0_0 .net *"_s8", 31 0, L_00000000010796e0;  1 drivers
L_00000000014005e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001078b30_0 .net/2u *"_s80", 0 0, L_00000000014005e0;  1 drivers
v0000000001078e50_0 .net *"_s84", 31 0, L_000000000108e190;  1 drivers
L_0000000001400628 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001079530_0 .net *"_s87", 20 0, L_0000000001400628;  1 drivers
L_0000000001400670 .functor BUFT 1, C4<00000000000000000000001010000000>, C4<0>, C4<0>, C4<0>;
v0000000001079030_0 .net/2u *"_s88", 31 0, L_0000000001400670;  1 drivers
v0000000001078630_0 .net *"_s90", 0 0, L_000000000108df10;  1 drivers
v00000000010792b0_0 .net *"_s92", 31 0, L_000000000108e910;  1 drivers
L_00000000014006b8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010786d0_0 .net *"_s95", 21 0, L_00000000014006b8;  1 drivers
L_0000000001400700 .functor BUFT 1, C4<00000000000000000000000111100000>, C4<0>, C4<0>, C4<0>;
v000000000107a540_0 .net/2u *"_s96", 31 0, L_0000000001400700;  1 drivers
v00000000010798c0_0 .net *"_s98", 0 0, L_000000000108d1f0;  1 drivers
v0000000001079be0_0 .var "blank_n", 0 0;
v000000000107a040_0 .net "cDEN", 0 0, L_0000000000ffa8e0;  1 drivers
v000000000107ab80_0 .net "cHD", 0 0, L_0000000000ffa560;  1 drivers
v000000000107a5e0_0 .net "cVD", 0 0, L_0000000000ffa720;  1 drivers
v000000000107afe0_0 .var "h_cnt", 10 0;
v0000000001079d20_0 .net "hori_valid", 0 0, L_000000000108d150;  1 drivers
v0000000001079fa0_0 .net "reset", 0 0, L_0000000000ffa090;  alias, 1 drivers
v000000000107ae00_0 .var "v_cnt", 9 0;
v000000000107a680_0 .net "vert_valid", 0 0, L_000000000108d510;  1 drivers
v000000000107acc0_0 .net "vga_clk", 0 0, v000000000107b440_0;  alias, 1 drivers
E_0000000001023ef0 .event negedge, v000000000107acc0_0;
E_0000000001023f30/0 .event negedge, v000000000107acc0_0;
E_0000000001023f30/1 .event posedge, v0000000001079fa0_0;
E_0000000001023f30 .event/or E_0000000001023f30/0, E_0000000001023f30/1;
L_0000000001079aa0 .concat [ 11 21 0 0], v000000000107afe0_0, L_0000000001400088;
L_000000000107a180 .cmp/gt 32, L_0000000001079aa0, L_00000000014000d0;
L_00000000010796e0 .concat [ 11 21 0 0], v000000000107afe0_0, L_0000000001400118;
L_000000000107a900 .cmp/gt 32, L_0000000001400160, L_00000000010796e0;
L_000000000107aa40 .concat [ 10 22 0 0], v000000000107ae00_0, L_00000000014001a8;
L_000000000107a2c0 .cmp/gt 32, L_000000000107aa40, L_00000000014001f0;
L_000000000107b3a0 .concat [ 10 22 0 0], v000000000107ae00_0, L_0000000001400238;
L_000000000107aae0 .cmp/gt 32, L_0000000001400280, L_000000000107b3a0;
L_000000000107aea0 .concat [ 11 21 0 0], v000000000107afe0_0, L_00000000014002c8;
L_000000000108dd30 .cmp/gt 32, L_0000000001400310, L_000000000107aea0;
L_000000000108ddd0 .concat [ 11 21 0 0], v000000000107afe0_0, L_0000000001400358;
L_000000000108ccf0 .cmp/ge 32, L_000000000108ddd0, L_00000000014003a0;
L_000000000108d150 .functor MUXZ 1, L_0000000001400430, L_00000000014003e8, L_0000000000ffa870, C4<>;
L_000000000108d970 .concat [ 10 22 0 0], v000000000107ae00_0, L_0000000001400478;
L_000000000108cd90 .cmp/gt 32, L_00000000014004c0, L_000000000108d970;
L_000000000108d3d0 .concat [ 10 22 0 0], v000000000107ae00_0, L_0000000001400508;
L_000000000108de70 .cmp/ge 32, L_000000000108d3d0, L_0000000001400550;
L_000000000108d510 .functor MUXZ 1, L_00000000014005e0, L_0000000001400598, L_0000000000ffa800, C4<>;
L_000000000108e190 .concat [ 11 21 0 0], v000000000107afe0_0, L_0000000001400628;
L_000000000108df10 .cmp/gt 32, L_0000000001400670, L_000000000108e190;
L_000000000108e910 .concat [ 10 22 0 0], v000000000107ae00_0, L_00000000014006b8;
L_000000000108d1f0 .cmp/gt 32, L_0000000001400700, L_000000000108e910;
    .scope S_000000000100e200;
T_0 ;
    %wait E_0000000001023f30;
    %load/vec4 v0000000001079fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000000000107afe0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000107ae00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000107afe0_0;
    %pad/u 32;
    %cmpi/e 799, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000000000107afe0_0, 0;
    %load/vec4 v000000000107ae00_0;
    %pad/u 32;
    %cmpi/e 524, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000107ae00_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000000000107ae00_0;
    %addi 1, 0, 10;
    %assign/vec4 v000000000107ae00_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000000000107afe0_0;
    %addi 1, 0, 11;
    %assign/vec4 v000000000107afe0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000100e200;
T_1 ;
    %wait E_0000000001023ef0;
    %load/vec4 v000000000107ab80_0;
    %assign/vec4 v0000000000fff960_0, 0;
    %load/vec4 v000000000107a5e0_0;
    %assign/vec4 v0000000000fffaa0_0, 0;
    %load/vec4 v000000000107a040_0;
    %assign/vec4 v0000000001079be0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000001bcba0;
T_2 ;
    %wait E_0000000001023df0;
    %load/vec4 v000000000107a720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v000000000107b260_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000001079780_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000000000107b260_0;
    %addi 1, 0, 19;
    %assign/vec4 v000000000107b260_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v000000000107b260_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000001bcba0;
T_3 ;
    %wait E_0000000001023db0;
    %load/vec4 v000000000107a720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000001079c80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000107b260_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000000000107b260_0;
    %pad/u 32;
    %cmpi/u 213, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 16711680, 0, 24;
    %assign/vec4 v0000000001079c80_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 213, 0, 32;
    %load/vec4 v000000000107b260_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000000000107b260_0;
    %pad/u 32;
    %cmpi/u 426, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 65280, 0, 24;
    %assign/vec4 v0000000001079c80_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 426, 0, 32;
    %load/vec4 v000000000107b260_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000000000107b260_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 255, 0, 24;
    %assign/vec4 v0000000001079c80_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000001079c80_0, 0;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000001bca10;
T_4 ;
    %wait E_0000000001023e70;
    %load/vec4 v000000000107a360_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107b440_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000107b440_0;
    %nor/r;
    %assign/vec4 v000000000107b440_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001026110;
T_5 ;
    %delay 100, 0;
    %load/vec4 v000000000107a0e0_0;
    %inv;
    %store/vec4 v000000000107a0e0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001026110;
T_6 ;
    %vpi_call 2 17 "$dumpfile", "tb_Project4.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000107a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000001079a00_0, 4, 1;
    %delay 250, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000001079a00_0, 4, 1;
    %delay 200000000, 0;
    %delay 250, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\tb_Project4.v";
    "Project4.v";
    ".\vga_controller.v";
    ".\video_sync_generator.v";
