AUTO_TS_P2P:FROM:BUTTON_N:TO:LED_D1:1
AUTO_TS_P2P:FROM:BUTTON_N:TO:LED_D2:1
AUTO_TS_P2P:FROM:MCU_CLK_25_000:TO:MCU_MOSI:1
AUTO_TS_F2P:FROM:bridge_sm_inst/mosi_sel<1>_MC.Q:TO:MCU_MOSI:1
AUTO_TS_F2P:FROM:bridge_sm_inst/mosi_sel<0>_MC.Q:TO:MCU_MOSI:1
AUTO_TS_F2P:FROM:gps_q1_sync_reg_MC.Q:TO:MCU_MOSI:1
AUTO_TS_F2P:FROM:gps_q0_sync_reg_MC.Q:TO:MCU_MOSI:1
AUTO_TS_F2P:FROM:gps_i1_sync_reg_MC.Q:TO:MCU_MOSI:1
AUTO_TS_F2P:FROM:gps_i0_sync_reg_MC.Q:TO:MCU_MOSI:1
AUTO_TS_P2P:FROM:MCU_CLK_25_000:TO:MCU_SCK:1
AUTO_TS_F2P:FROM:bridge_sm_inst/sck_en_MC.Q:TO:MCU_SCK:1
AUTO_TS_P2P:FROM:MCU_CLK_25_000:TO:MCU_SS:1
AUTO_TS_F2P:FROM:MCU_SS_MC.Q:TO:MCU_SS:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd3_MC.Q:TO:bridge_sm_inst/mosi_sel<1>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd4_MC.Q:TO:bridge_sm_inst/mosi_sel<1>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/mosi_sel<1>_MC.Q:TO:bridge_sm_inst/mosi_sel<1>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd6_MC.Q:TO:bridge_sm_inst/mosi_sel<1>_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_MC.Q:TO:bridge_sm_inst/mosi_sel<1>_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_prev_MC.Q:TO:bridge_sm_inst/mosi_sel<1>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd5_MC.Q:TO:bridge_sm_inst/mosi_sel<1>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd7_MC.Q:TO:bridge_sm_inst/mosi_sel<1>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd2_MC.Q:TO:bridge_sm_inst/mosi_sel<1>_MC.D:1
AUTO_TS_P2F:FROM:RESET_N:TO:bridge_sm_inst/mosi_sel<1>_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:bridge_sm_inst/mosi_sel<1>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd4_MC.Q:TO:bridge_sm_inst/state_FSM_FFd3_MC.D:1
AUTO_TS_P2F:FROM:RESET_N:TO:bridge_sm_inst/state_FSM_FFd3_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:bridge_sm_inst/state_FSM_FFd3_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd5_MC.Q:TO:bridge_sm_inst/state_FSM_FFd4_MC.D:1
AUTO_TS_P2F:FROM:RESET_N:TO:bridge_sm_inst/state_FSM_FFd4_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:bridge_sm_inst/state_FSM_FFd4_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd6_MC.Q:TO:bridge_sm_inst/state_FSM_FFd5_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_MC.Q:TO:bridge_sm_inst/state_FSM_FFd5_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_prev_MC.Q:TO:bridge_sm_inst/state_FSM_FFd5_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd1_MC.Q:TO:bridge_sm_inst/state_FSM_FFd5_MC.D:1
AUTO_TS_P2F:FROM:RESET_N:TO:bridge_sm_inst/state_FSM_FFd5_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:bridge_sm_inst/state_FSM_FFd5_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd7_MC.Q:TO:bridge_sm_inst/state_FSM_FFd6_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd6_MC.Q:TO:bridge_sm_inst/state_FSM_FFd6_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_MC.Q:TO:bridge_sm_inst/state_FSM_FFd6_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_prev_MC.Q:TO:bridge_sm_inst/state_FSM_FFd6_MC.D:1
AUTO_TS_P2F:FROM:RESET_N:TO:bridge_sm_inst/state_FSM_FFd6_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:bridge_sm_inst/state_FSM_FFd6_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/synch_inst/synch_a_MC.Q:TO:asynch_edge_detect_inst/signal_in_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:asynch_edge_detect_inst/signal_in_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_MC.Q:TO:asynch_edge_detect_inst/signal_in_prev_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:asynch_edge_detect_inst/signal_in_prev_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd2_MC.Q:TO:bridge_sm_inst/state_FSM_FFd1_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_MC.Q:TO:bridge_sm_inst/state_FSM_FFd1_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd1_MC.Q:TO:bridge_sm_inst/state_FSM_FFd1_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_prev_MC.Q:TO:bridge_sm_inst/state_FSM_FFd1_MC.D:1
AUTO_TS_P2F:FROM:RESET_N:TO:bridge_sm_inst/state_FSM_FFd1_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:bridge_sm_inst/state_FSM_FFd1_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd3_MC.Q:TO:bridge_sm_inst/state_FSM_FFd2_MC.D:1
AUTO_TS_P2F:FROM:RESET_N:TO:bridge_sm_inst/state_FSM_FFd2_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:bridge_sm_inst/state_FSM_FFd2_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd3_MC.Q:TO:bridge_sm_inst/mosi_sel<0>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd5_MC.Q:TO:bridge_sm_inst/mosi_sel<0>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/mosi_sel<0>_MC.Q:TO:bridge_sm_inst/mosi_sel<0>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd6_MC.Q:TO:bridge_sm_inst/mosi_sel<0>_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_MC.Q:TO:bridge_sm_inst/mosi_sel<0>_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_prev_MC.Q:TO:bridge_sm_inst/mosi_sel<0>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd4_MC.Q:TO:bridge_sm_inst/mosi_sel<0>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd7_MC.Q:TO:bridge_sm_inst/mosi_sel<0>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd2_MC.Q:TO:bridge_sm_inst/mosi_sel<0>_MC.D:1
AUTO_TS_P2F:FROM:RESET_N:TO:bridge_sm_inst/mosi_sel<0>_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:bridge_sm_inst/mosi_sel<0>_MC.D:1
AUTO_TS_F2F:FROM:gps_i0_sync_MC.Q:TO:gps_i0_sync_reg_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:gps_i0_sync_reg_MC.D:1
AUTO_TS_F2F:FROM:synch_inst_i0/synch_a_MC.Q:TO:gps_i0_sync_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:gps_i0_sync_MC.D:1
AUTO_TS_F2F:FROM:gps_i1_sync_MC.Q:TO:gps_i1_sync_reg_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:gps_i1_sync_reg_MC.D:1
AUTO_TS_F2F:FROM:synch_inst_i1/synch_a_MC.Q:TO:gps_i1_sync_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:gps_i1_sync_MC.D:1
AUTO_TS_F2F:FROM:gps_q0_sync_MC.Q:TO:gps_q0_sync_reg_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:gps_q0_sync_reg_MC.D:1
AUTO_TS_F2F:FROM:synch_inst_q0/synch_a_MC.Q:TO:gps_q0_sync_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:gps_q0_sync_MC.D:1
AUTO_TS_F2F:FROM:gps_q1_sync_MC.Q:TO:gps_q1_sync_reg_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:gps_q1_sync_reg_MC.D:1
AUTO_TS_F2F:FROM:synch_inst_q1/synch_a_MC.Q:TO:gps_q1_sync_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:gps_q1_sync_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd1_MC.Q:TO:bridge_sm_inst/sck_en_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/sck_en_MC.Q:TO:bridge_sm_inst/sck_en_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd6_MC.Q:TO:bridge_sm_inst/sck_en_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_MC.Q:TO:bridge_sm_inst/sck_en_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_prev_MC.Q:TO:bridge_sm_inst/sck_en_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd7_MC.Q:TO:bridge_sm_inst/sck_en_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd2_MC.Q:TO:bridge_sm_inst/sck_en_MC.D:1
AUTO_TS_P2F:FROM:RESET_N:TO:bridge_sm_inst/sck_en_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:bridge_sm_inst/sck_en_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd6_MC.Q:TO:MCU_SS_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_MC.Q:TO:MCU_SS_MC.D:1
AUTO_TS_F2F:FROM:asynch_edge_detect_inst/signal_in_prev_MC.Q:TO:MCU_SS_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd7_MC.Q:TO:MCU_SS_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd1_MC.Q:TO:MCU_SS_MC.D:1
AUTO_TS_F2F:FROM:MCU_SS_MC.Q:TO:MCU_SS_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/bitcounter<7>_MC.Q:TO:MCU_SS_MC.D:1
AUTO_TS_P2F:FROM:RESET_N:TO:MCU_SS_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:MCU_SS_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/bitcounter<7>_MC.Q:TO:bridge_sm_inst/bitcounter<7>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/ctr_restart_MC.Q:TO:bridge_sm_inst/bitcounter<7>_MC.D:1
AUTO_TS_P2F:FROM:RESET_N:TO:bridge_sm_inst/bitcounter<7>_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:bridge_sm_inst/bitcounter<7>_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd7_MC.Q:TO:bridge_sm_inst/ctr_restart_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/ctr_restart_MC.Q:TO:bridge_sm_inst/ctr_restart_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd1_MC.Q:TO:bridge_sm_inst/ctr_restart_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/bitcounter<7>_MC.Q:TO:bridge_sm_inst/ctr_restart_MC.D:1
AUTO_TS_F2F:FROM:bridge_sm_inst/state_FSM_FFd6_MC.Q:TO:bridge_sm_inst/ctr_restart_MC.D:1
AUTO_TS_P2F:FROM:RESET_N:TO:bridge_sm_inst/ctr_restart_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:bridge_sm_inst/ctr_restart_MC.D:1
AUTO_TS_F2F:FROM:GPS_CLK_4_092_MC.Q:TO:asynch_edge_detect_inst/synch_inst/synch_a_MC.D:1
AUTO_TS_F2F:FROM:clkdiv4_inst/clkdiv<0>_MC.Q:TO:asynch_edge_detect_inst/synch_inst/synch_a_MC.D:1
AUTO_TS_P2F:FROM:GPS_CLK_16_368:TO:asynch_edge_detect_inst/synch_inst/synch_a_MC.D:1
AUTO_TS_F2F:FROM:clkdiv4_inst/clkdiv<0>_MC.Q:TO:GPS_CLK_4_092_MC.CLKF:1
AUTO_TS_P2F:FROM:GPS_CLK_16_368:TO:GPS_CLK_4_092_MC.CLKF:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:FOOBAR1__ctinst/4:1
AUTO_TS_P2F:FROM:RESET_N:TO:bridge_sm_inst/state_FSM_FFd7_MC.D:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:FOOBAR2__ctinst/4:1
AUTO_TS_P2F:FROM:RESET_N:TO:RESET_N_II/FSR-:1
AUTO_TS_P2F:FROM:GPS_CLK_16_368:TO:clkdiv4_inst/clkdiv<0>_MC.CLKF:1
AUTO_TS_P2F:FROM:GPS_I0:TO:GPS_I0_II/IREG:1
AUTO_TS_P2F:FROM:GPS_I1:TO:GPS_I1_II/IREG:1
AUTO_TS_P2F:FROM:GPS_Q0:TO:GPS_Q0_II/IREG:1
AUTO_TS_P2F:FROM:GPS_Q1:TO:GPS_Q1_II/IREG:1
AUTO_TS_P2F:FROM:MCU_CLK_25_000:TO:FOOBAR4__ctinst/4:1
