# compile verilog/system verilog design source files
sv xil_defaultlib  --include "D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../project_14.srcs/sources_1/new/decoder.v" \
"../../../../../project_10/instruction_decoder/instruction_decoder.sim/idcode32_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
