# Synopsys Constraint Checker(syntax only), version mapact, Build 1522R, built Jun  4 2015
# Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Wed Apr 06 11:37:24 2016


##### DESIGN INFO #######################################################

Top View:                "TOPLEVEL"
Constraint File(s):      "C:\Users\Sam\Dropbox\Lab11\SensEye-2\software\smartfusion\component\work\MSS_CORE3_MSS\mss_tshell_syn.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                            Requested     Requested     Clock        Clock                
Clock                                                            Frequency     Period        Type         Group                
-------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                                                          40.0 MHz      25.000        declared     clk_group_0          
FCLK                                                             40.0 MHz      25.000        declared     clk_group_0          
adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_57 
adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_90 
adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_103
adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_110
adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_64 
adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_65 
adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_109
adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_56 
adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_91 
adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_94 
adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_102
adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_112
adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_55 
adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_63 
adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_93 
adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_85 
adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_92 
adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_61 
adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_53 
adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_51 
adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_104
adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_58 
adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_98 
adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_100
adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_108
adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_62 
adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_84 
adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_82 
adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_97 
adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_50 
adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_89 
adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_96 
adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_83 
adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_88 
adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_113
adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_105
adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_87 
adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_101
adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_52 
adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_86 
adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_111
adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_60 
adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_59 
adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_107
adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_95 
adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_99 
adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_106
adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_27 
adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_74 
adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_13 
adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_44 
adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_66 
adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_81 
adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_38 
adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_30 
adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_11 
adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_40 
adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_33 
adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_12 
adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_72 
adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_23 
adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_24 
adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_31 
adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_73 
adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_26 
adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_39 
adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_10 
adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_17 
adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_43 
adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_79 
adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_78 
adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_70 
adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_45 
adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_80 
adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_3  
adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_46 
adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_8  
adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_7  
adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_37 
adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_75 
adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_18 
adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_71 
adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_5  
adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_16 
adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_4  
adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_67 
adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock      80.0 MHz      12.500        inferred     Inferred_clkgroup_22 
adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_42 
adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_49 
adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_47 
adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_19 
adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_9  
adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_29 
adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_36 
adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_28 
adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_68 
adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_21 
adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_69 
adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_2  
adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_34 
adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_25 
adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_6  
adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_15 
adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_41 
adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_14 
adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_35 
adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_76 
adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_32 
adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_20 
adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_77 
adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock     80.0 MHz      12.500        inferred     Inferred_clkgroup_48 
adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock         80.0 MHz      12.500        inferred     Inferred_clkgroup_54 
stonyman_0|un1_newline_sample_0_sqmuxa_inferred_clock            80.0 MHz      12.500        inferred     Inferred_clkgroup_0  
stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock            80.0 MHz      12.500        inferred     Inferred_clkgroup_1  
===============================================================================================================================
