<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable
   filter="All Interfaces"
   showAvalonDomains="0"
   showClockDomains="0"
   showResetDomains="0">
  <columns>
   <connections preferredWidth="207" />
   <irq preferredWidth="47" />
   <name preferredWidth="339" />
   <inputclock preferredWidth="212" />
   <description preferredWidth="218" />
   <export preferredWidth="313" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="2410" height="1407" x="-7" y="0" />
 <generation
   path=""
   clear_previous="1"
   block_symbol_file="0"
   documentation="0"
   synthesis="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
