#!/usr/bin/python
"""
chime_array.py module. Defines the objects that represent and handles
operations one the whole array of CHIME ICE hardware.
"""
import argparse
import logging
import time
import __main__
import os
import sys
import socket  # for gethostbyname()
import collections
import numpy as np
import matplotlib.pyplot as plt
import pickle

from tornado.netutil import Resolver
from tornado.ioloop import IOLoop
from tornado import gen
from tornado.gen import with_timeout, TimeoutError

# from sqlalchemy import orm
from sqlalchemy import or_

from pychfpga.core.icecore import Ccoll
from pychfpga.core.icecore import HardwareMap
from pychfpga.core.icecore import mdns_discover
from pychfpga.core.icecore import async, async_return

from pychfpga.core.icecore import IceBoardPlus
from pychfpga.core.icecore_ext import IceCrateExt
from pychfpga.MGADC08 import MGADC08  # Import to make sure this Mezzanine is registered  so it can be discovered
from pychfpga.core.chFPGA_controller import chFPGA_controller
from pychfpga.Agilent_N5764A import AgilentN5764AHandler
from pychfpga.gpu_node import GpuNodeHandler

# import logging.handlers


from pychfpga.core.icecore.session import load_session as load_yaml


# Configure Tornado objects
Resolver.configure('tornado.netutil.ThreadedResolver', num_threads=20)

#####################################

class NameSpace(object):
    pass




class FPGABitstream(object):
    """ Helper object used to load and store a FPGA bitstream. You don't have
    to use it, but it makes the code look nicer"""
    bitstream = None

    def __init__(self, filename, auto_reload=True):
        self.filename = filename
        self.auto_reload = auto_reload
        if not self.auto_reload:
            self._load()

    def __str__(self):
        """ Return the bitstream as a string. """
        if self.auto_reload:
            try:
                self._load()
            except IOError:
                if not self.bitstream:
                    raise
        return self.bitstream

    def _load(self):
        with open(self.filename, 'rb') as file_:
            self.bitstream = file_.read()

# Default data and clock line delays for the two FMC boards/ML605 combination.
# First 8 values are the delays for bits 0 to 7, 8th value is the delay for the clock line.

ADC_DELAYS_MGK7MB_REV2_MGAC08_REV2 = (
    ([16]*8,     [3]*8),  #CH0
    ([7]*8,      [3]*8),  #CH1
    ([22]*8,     [3]*8),  #CH2
    ([19]*8,     [3]*8),  #CH3
    ([15]*8,     [3]*8),  #CH4
    ([14, 13, 14, 14, 13, 14, 15, 14],    [3]*8),  #CH5
    ([18]*8,     [3]*8),  #CH6
    ([17]*8,     [4]*8),  #CH7
    ([15, 17, 15, 18, 17, 14, 17, 15],   [3]*8),  #CH8
    ([16]*8,     [4]*8),  #CH9
    ([20]*8,     [3]*8),  #CH10
    ([18]*8,     [3]*8),  #CH11
    ([15]*8,     [3]*8),  #CH12
    ([18]*8,     [3]*8),  #CH13
    ([18]*8,     [3]*8),  #CH14
    ([16]*8,     [3]*8)  #CH15
    )

ADC_DELAY_TABLE = ADC_DELAYS_MGK7MB_REV2_MGAC08_REV2 #ADC_DELAYS_REV2_SN0001 ## select the table corresponding to the FMC serial number

# def get_argparse_action(default=None):
#     class Store(argparse.Action):
#         def __init__(self, option_strings, dest, nargs=None, **kwargs):
#             # if nargs is not None:
#             #     raise ValueError("nargs not allowed")
#             print 'Create Action:', option_strings, dest, nargs, kwargs
#             super(Store, self).__init__(option_strings, dest, **kwargs)
#         def __call__(self, parser, namespace, values, option_string=None):
#             print('Call Action: %r %r %r' % (namespace, values, option_string))
#             print vars(self)
#             if not hasattr(namespace,'fpga_array'):
#                 setattr(namespace, 'fpga_array', {})
#             n = getattr(namespace, 'fpga_array')
#             n[self.dest] = values
#     return Store


class FPGAArray(object):

    def __init__(self,


                 hwm=None,
                 iceboards=[], icecrates=[], exclude_iceboards=[],
                 subarrays=[], ping=True,
                 mdns_timeout=2,
                 no_mezz=False,

                 bitfile=None,
                 prog=None,
                 open=None,
                 if_ip=None,

                 # sampling_frequency=800e6,
                 # reference_frequency=10e6,
                 # data_width=4,

                 sync_method='distributed_time',
                 sync_source='bp_trig',

                 mode=None,
                 frames_per_packet=2,
                 stderr_log_level=None,
                 syslog_log_level=None,
                 udp_retries=3,

                 **kwargs
                ):

        """ Create a hardware map describing CHIME hardware and optionally
        initialize the hardware.



        Parameters
        ----------


        Hardware map creation
        ----------------------

        hwm: HardwareMap database object that contains IceBoards, IceCrates
           and Mezzanines. The hardware map elements that fail the ``ping``
           and ``subarray`` criteria are removed from the provided hardware
           map, and objects specified by the ``iceboards`` and ``icecrates``
           parameters below are added to it.

        iceboards : List of strings corresponding to the serial number, the IP
            address or the mDNS name of the iceboards to be added to the
            hardward map.

            If an IceBoard is specified by IP address (e.g. '10.10.10.7'),
            then the board can be added directly in the hardware map. This
            does *not* rely on the system mDNS client or the Python
            ``pybonjour`` package.

            If an IceBoard is specified by its mDNS name (e.g.
            'iceboard0007.local'), the operating system will automatically
            resolve the IP address using mDNS, assuming that a mDNS client
            (Bonjour on Windows or Mac, avahi on Linux) is running on this
            computer. The ``pybonjour`` Python package is not needed.

            In both cases, the crate, slot and serial number information will
            be automatically obtained directly through the IceBoard's ARM
            processor if that information not already present in the hardware
            map.

            If an IceBoard is specified by its serial number (e.g. '0007', or
            just a numeric 7 as a convenient shortcut), the board will use the
            ``pybonjour`` package to actively query mDNS and find boards that
            match the serial number.

        exclude_iceboards : Excludes the iceboards specified by serial number only.

        icecrates : Adds all the iceboards from the crates that have the
            serial numbers specified in the provided list of strings.

            This option *always* the ``pybonjour`` package and the system mDNS
            client to automatically probe the network and discover the
            specified Iceboards that advertised themseles along with their
            associated crate number.

            Examples:
                ``icecrates='003'`` or ``icecrates=['003']`` will discover and select all boards from crate SN003
                ``icecrates=['003', '004']`` will select boards from crates SN003 and SN004.
                ``icecrates=[]`` will select all boards on the network

        Hardware map filtering
        ----------------------

        subarrays : List of integers describing the subarrays to include in
            the default IceBoard set. If not specified or an empty list, all
            Iceboards in the hardware map will be selected. Affects only the
            boards specified in the hardware map specified with the ``hwm`` parameter.

        ping : If ``ping=1``, The connection to Iceboards is checked
            by sending a dummy Tuber request to their ARM processor. If a
            YAML-specified iceboards fails, it is simply removed from the
            ``hwm`` hardware map, but an exception is raised if a board listed
            explicitely fails. If ``ping`` is false, the presence of boards is not
            checked.

        Configuration & initialization
        ------------------------------

        bitfile : String. Filename of the bitfile used to to program the FPGAs

        prog : If ``prog=1``, the FPGAs in the selected Iceboards will be
            configured only if they are not already configured with the same
            firmware. If ``prog=2``, they will always be reconfigured. If
            ``prog`` is 0, None or is not specified, the FPGAs are never configured.

        open : If ``open=1``, establish communication with the boards and
           initialize the firmware and software. If ``open`` is None or not
           specified, the software and firmwar eis not initialized.

        if_ip : string corresponding to the IP address of adapter through
            which the connection to the FPGA will be established. If not
            specified, the system will assume that the FPGA is reached trough
            the same interface that reaches the ARM processor.

        Logging
        -------

        If logging is not set up by the top level application, you can
        optionally specify the folowing arguments to create syslog and stderr
        handlers to help interactive operations. If a handler already exists,
        its log level is simply updated to prevent duplication of handlers.
        Log levels can be strings or numerical log levels.

        syslog_log_level: sets up a SYSLOG handler

        stderr_log_level: sets up a handler that prints on stderr
        """


        self.ib = []  # make sure repr() has always something
        self.ic = []

        # Make sure the SQL
        sql_log_level = logging.WARNING
        sql_logger = logging.getLogger('sqlalchemy.engine.base.Engine')
        sql_logger.setLevel(sql_log_level)

        self.logger = logging.getLogger()

        # Setup logging. If a handler already exists, its log level is simply updated
        for (handler_type, log_level) in ((logging.StreamHandler, stderr_log_level), (logging.handlers.SysLogHandler, syslog_log_level)):
            if log_level:
                log_handlers = [h for h in self.logger.handlers if isinstance(h, handler_type)]
                if log_handlers:
                    log_handler = log_handlers[0]
                else:
                    log_handler = handler_type()
                    self.logger.addHandler(log_handler)
                log_handler.setLevel(log_level.upper() if isinstance(log_level, str) else log_level)
                self.logger.setLevel(min(self.logger.level, log_handler.level))  # make sure all messages from this handler are passed by the root handler



        if bitfile is None:
            chimearray_path = os.path.dirname(__file__)
            chimearray_path += '/' if chimearray_path else ''
            bitfile = ( chimearray_path +
                '../../chfpga/xilinx_projects/CHFPGA_MGK7MB_REV2/CHFPGA_MGK7MB_REV2.runs/impl_Rev2/chFPGA_MGK7MB_Rev2.bit')


        self.logger.info('%r: ------------------------' % self)
        self.logger.info('%r: F P G A   A R R A Y' % self)
        self.logger.info('%r: ------------------------' % self)
        self.logger.info('%r: Called with: %s' % (self, ', '.join((
            'if_ip = %s' % if_ip,
            'iceboards = %s' % iceboards,
            'icecrates = %s' % icecrates,
            'subarrays = %s' % subarrays,
            'ping = %s' % ping,
            'mdns_timeout = %s' % mdns_timeout,
            'exclude_iceboards = %s' % exclude_iceboards,
            'bitfile = %s' % bitfile,
            'prog = %s' % prog,
            'open = %s' % open,
            'no_mezz = %s' % no_mezz,
            # 'sampling_frequency = %s' % sampling_frequency,
            # 'reference_frequency = %s' % reference_frequency,
            'sync_method = %s' % sync_method,
            'sync_source = %s' % sync_source))))

        __main__._host_interface_ip_addr = if_ip

        # Fix up a few parameters for convenience
        if isinstance(iceboards, (str, int)):
            iceboards = [iceboards]
        iceboards = [self._to_integer(x) for x in iceboards]


        # make sure icecrates is a list
        self.icecrate_map = collections.OrderedDict()
        if icecrates and '*' not in icecrates:
            if isinstance(icecrates, (str, int)):
                icecrates = [icecrates]

            default_crate_model = 'MGK7BP16'
            for ic_id in icecrates:
                (model, sn, cn) = self._parse_crate_id(ic_id)
                if model is None:
                    model = default_crate_model
                else:
                    default_crate_model = model
                self.icecrate_map[(model, sn)] = cn

            # If no crate number is specified at all, just create crate numbers based on the order in which the crates were specified
            if all(cn is None in self.icecrate_map.values()):
                for i, (model, sn) in enumerate(self.icecrate_map.keys()):
                    self.icecrate_map[(model, sn)] = i

        # icecrates = icecrate_map.keys()

        # if isinstance(icecrates, list):
        #     icecrates = [self._to_integer(x) for x in icecrates]
        #     icecrate_map = range(len(icecrates))

        # elif isinstance(icecrates, dict):
        #     icecrates = [self._to_integer(x) for x in icecrates.values()]
        #     # icecrate_map = {
        print 'icecrate map=', self.icecrate_map
        # If no hardware map is provided, create an empty one
        if not hwm:
            self.hwm = HardwareMap()  # Create empty hardware map
        else:
            self.hwm = hwm

        # If subarrays are specified, remove boards that are not in those subarrays
        if subarrays:
            ib_not_in_subarray = self.hwm.query(IceBoardPlus).filter(~IceBoardPlus.subarray.in_(subarrays))
            for ib in list(ib_not_in_subarray):  # make sure the list does not change during the loop
                print ("%r (subarray '%s') is not in the target subarray list %s. It is removed from the YAML hardware map."  # That comment should be if verbose=1
                                   % (ib, ib.subarray, subarrays))
                self.hwm.delete(ib)
            self.hwm.flush()

        # Remove boards that do not respond to tuber pings
        ping_timeout = 1
        if ping:
            self.logger.info('%.32r: Pinging IceBoards specified in YAML file' % (self))
            ib_to_ping = self.hwm.query(IceBoardPlus).as_dict()  # use as_dict so ib_to_ping does not change as we delete boards from the hwm
            if ib_to_ping:
                ping_results = ib_to_ping.ping(timeout=ping_timeout)  # asynchronous parallel call to all boards
                self.logger.debug('%.32r: Ping results are %s' % (self, ping_results))
                for i, ping_successful in enumerate(ping_results):
                    ib = ib_to_ping[i]
                    if ping_successful:
                        ib.hostname = socket.gethostbyname(ib.hostname)
                    else:
                        print ("%r could not be found at '%s'. It is removed from YAML hardware map."
                                           % (ib, ib.tuber_uri))
                        self.logger.debug('%.32r: Deleting %r from the YAML hardware map' % (self, ib))
                        self.hwm.delete(ib)
                self.hwm.flush()


        # Add iceboards that are explicitely listed with IP addresses or hostname (we'll discover the boards by serial number later)
        if iceboards:
            for hostname in [ib for ib in iceboards if '.' in str(ib)]:
                # ip_addr = socket.gethostbyname(hostname)  # convert hostname to IP address for faster Tuber access
                ip_addr = hostname
                ib = IceBoardPlus(hostname=ip_addr)
                self.hwm.add(ib)
                self.hwm.flush()
                # Explicitely listed boards must exist on the network
                if ping:
                    if ib.ping(timeout=ping_timeout):
                        ib.hostname = socket.gethostbyname(ib.hostname)
                    else:
                        raise RuntimeError("%r could not be found at '%s'"
                                           % (ib, ib.tuber_uri))


        # Complete serial, crate and slot information on IceBoard that miss
        # that information. All boards in the hardware map at this point have
        # a valid hostname, so this information is obtained through the ARM
        # (i.e without using mDNS and pybonjour).
        ib_without_serial = self.hwm.query(IceBoardPlus).filter(IceBoardPlus.serial==None)
        if ib_without_serial.count():
            self.logger.info('%.32r: Auto-Discovering serial number for IceBoards %s' % (self, ib.hostname))
            ib_without_serial.discover_serial()
            self.logger.debug('%.32r: Done Auto-Discovering serial number for IceBoards %s' % (self, ib.hostname))

        ib_without_crate = self.hwm.query(IceBoardPlus).filter(or_(IceBoardPlus.crate==None, IceBoardPlus.slot==None))
        if ib_without_crate.count():
            self.logger.info('%.32r: Auto-Discovering crate information for IceBoards %s' % (self, ib.hostname))
            ib_without_crate.discover_crate()

        # If requested, discover additional boards and crates on the network using mDNS and add those to the hardware map
        iceboards_to_discover = [ib for ib in iceboards if '.' not in str(ib)]
        if '*' in str(iceboards_to_discover):
            iceboards_to_discover = '*'


        if '*' in str(icecrates):
            icecrates_to_discover = '*'
        elif self.icecrate_map:
            # convert to the format [ (model1, [serial, serial ...]), (model1, [serial, serial ...]), ...]
            icecrates_to_discover = [(model, [serial]) for model, serial in self.icecrate_map.keys()]
        else:
            icecrates_to_discover = None

        if icecrates_to_discover or iceboards_to_discover:
            print 'Discovering IceBoards %s and IceCrates %s...' % (iceboards_to_discover, icecrates_to_discover)
            self.print_flush()
            mdns_discover(self.hwm,
                          icecrates=icecrates_to_discover,
                          iceboards=iceboards_to_discover,
                          timeout=mdns_timeout)

        # Remove iceboards to be excluded (by serial number)
        if exclude_iceboards:
            for ib in self.hwm.query(IceBoardPlus):
                try:
                    serial = str(int(ib.serial))
                except (TypeError, ValueError):
                    serial = ib.serial
                if serial in exclude_iceboards or ib.serial in exclude_iceboards:
                    self.hwm.delete(ib)
            self.hwm.flush()

        # Hardware map is complete

        # Query all iceboards and icecrates
        ib = self.hwm.query(IceBoardPlus).outerjoin(IceCrateExt).order_by(IceCrateExt.serial, IceBoardPlus.slot)  # use outerjoin in case there is no crate
        ic = self.hwm.query(IceCrateExt).order_by(IceCrateExt.crate_number)


        if not ic.count():
            self.logger.warn('No Iceboards matching the selection criteria were found')
            print 'There are no IceCrates in the hardware map!'

        # Set the interface over which the FPGA UDP communication will be done
        if if_ip:
            ib.interface_ip_addr = if_ip

        # print 'The following IceBoards are in the hardware map:'
        # for i in ib:
        #     crate_name = '%s SN%s' % (i.crate.part_number, i.crate.serial) if i.crate else 'No crate'
        #     print 'Crate %s, slot %2s: Iceboard SN%s at %s (ping =%s)' % (crate_name, i.slot, i.serial, i.hostname, i.ping())

        # Augment the arg Namespace with conveniently proprocessed elements
        self.ib = Ccoll(ib)
        self.ic = Ccoll.unique((c for c in ib.crate if c) if self.ib else [])

        # Assing crate numbers
        for ic in self.ic:
            model = ic.part_number
            try:
                sn = int(ic.serial)
            except ValueError:
                sn = ic.serial
            if (model, sn) in self.icecrate_map:
                ic.crate_number = self.icecrate_map[(model, sn)]
                self.hwm.flush()
                print('Assigining crate number %i to crate %s (%s,%s)' % (ic.crate_number, ic.get_id(), model, sn))
            else:
                print('Cannot find a crate number for crate %s' % ic.get_id())

        # chFPGA_controller.register_fpga_bitstream(fpga_bitstream)

        if self.ib:
            ib.check_tuber_version()  # Check if the board is running a compatible ARM firmware

            # Auto-discover mezzanines and add them to the hardware map.
            if not no_mezz:
                print 'Discovering Mezzanines...'
                self.print_flush()  # make sure we see the previous prints right away so we have a better feeling of what is happening
                self.ib.discover_mezzanines()
                self.hwm.flush()
                self.ib.set_cache()

        def get_mezz_name(ib, mezz_number):
            m = ib.mezzanine.get(mezz_number, None)
            # return '%s_SN%s' % (m.__ipmi_part_number__, m.serial) if m else '-'
            return 'SN%s' % (m.serial) if m else '-'

        self.print_iceboard_table(lambda ib: '%s\n%s' % (get_mezz_name(ib,1), get_mezz_name(ib,2)), row_labels=['Mezz1\nMezz2'], add_serial=True)
        self.print_flush()

        # Tell the IceBoard to run chFPGA firmware, program the FPGA, and establish communication with it
        if self.ib:
            ib.set_handler(chFPGA_controller)
            ib.set_cache() # we have a new handler, so update its cached ORM object values
            # ib.set_handler(IceBoardPlusHandler, fpga_bitstream)

            # Configure the FPGA with the bitstream associated with the handler
            if prog:
                print 'Configuring FPGAs...'
                # Associate the bitstream with the target Handler
                self.fpga_bitstream = FPGABitstream(bitfile)
                ib.register_fpga_bitstream(self.fpga_bitstream)
                ib.set_fpga_bitstream(force= (prog > 1))
                print 'Done configuring FPGAs'


        # print
        # print 'Updated hardware map, with mezzanine info:'


        # for i in self.ib:
        #     mezz_name = ['%s SN%s' % (m.__ipmi_part_number__, m.serial) if m else 'None' for m in [i.mezzanine.get(1, None), i.mezzanine.get(2, None)]]
        #     crate_name = '%s SN%s' % (i.crate.part_number, i.crate.serial) if i.crate else 'No crate'
        #     print 'Crate %s, slot %2s: Iceboard SN%s at %s (ping =%s), Mezz1=%s, Mezz2=%s' % (crate_name, i.slot, i.serial, i.hostname, i.ping(), mezz_name[0], mezz_name[1])
        self.print_flush()

        # if self.ic:
        #     self.print_iceboard_table(grid=False, add_serial=True)


        print
        # print 'open=',open
        if self.ib and open is not None and open > 0:
            print 'Initializing firmware (calling ib.open())'
            self.ib.open(adc_delay_table=ADC_DELAY_TABLE,
                         udp_retries=udp_retries,
                         init=open,
                         **kwargs
                         # sampling_frequency=sampling_frequency,
                         # reference_frequency=reference_frequency,
                         )
            self.set_sync_method(method=sync_method, source=sync_source)
            if mode:
                self.set_operational_mode(mode=mode, frames_per_packet=frames_per_packet)

            if self.ic:
                self.ic.init()

        self.print_flush()

        print 'Done creating %r' % self

    @staticmethod
    def _to_integer(x):
        """ If the specified argument has an integer representation then
        return that integer otherwise return the original argument.
        """
        try:
            return int(x)
        except ValueError:
            return x

    @staticmethod
    def _parse_crate_id(string):
        """ Splits a string describing a crate into a (model, serial, crate_number) tuple.
        The serial is converted to an interger if possible; otherwise, it is a string. The crate number must be numerical.
        Missing parameters are returned as None. Every field is converted to uppercase.

        Examples:
            'MGK7BP16_SN018:3' => ('MGK7BP16', 18, 3)
            'MGK7BP16_018:3' => ('MGK7BP16', 18, 3)
            '18:3' => (None, 18, 3)
            '18' => (None, 18, None)
        """
        # Extract the crate number
        s = str(string).upper().split(':')
        if len(s) == 1:
            sn = s[0]
            cn = None
        elif len(s) == 2:
            try:
                sn = s[0]
                cn = int(s[1])
            except ValueError:
                raise ValueError('crate number is not an integer in entry %s' % string)
        else:
                raise RuntimeError('Multiple crate numbers were specified in entry:' % string)
        # Check if a model number is specified
        s = sn.split('_')
        if len(s) == 1:
            model = None
            sn = s[0]
        elif len(s) == 2:
            model = s[0]
            sn = s[1]
            if sn.startswith('SN'):
                sn = sn[2:]
        else:
            raise RuntimeError('Crates model and serial number must be separated by a single underscore (e.g. MGK7BP16_023).')

        try:
            sn = int(sn)
        except ValueError:
            pass

        return (model, sn, cn)

    @staticmethod
    def _build_crate_id(model, serial):
        if isinstance(serial, int):
            serial = '%03i' % serial
        return '%s_SN%s' % (model, serial)

    def print_flush(self):
        """ Make sure that the test sent previously to stdout shows immediately on the console.
        """
        sys.stdout.flush()


    def dns_resolve(self, hostnames='iceboard0077.local', timeout=1):
        """ This is an experimental method to concurrently resolve the  IP
        address of boards without having to contend with the fixed timout of
        getaddrinfo(). This does not work yet, as requests seem to block
        anyway even with the Async resolver.
        """
        if isinstance(hostnames, str):
            hostnames = [hostnames]
        io_loop = IOLoop()
        resolver = Resolver()
        futures = [resolver.resolve(h, 9000) for h in hostnames]

        def stop_when_all_resolved(one_future):
            print [ff.done() for ff in futures]
            self.print_flush()
            return
            # if all(f.done() for f in futures):
            #     io_loop.stop()
            # print one_future.exception() or one_future.result()
        for f in futures:
            io_loop.add_future(f, stop_when_all_resolved)
        io_loop.add_timeout(io_loop.time() + timeout, lambda: io_loop.stop())
        io_loop.start()
        ip_addr = [None if not f.done() or f.exception() else dict(f.result())[socket.AF_INET][0] for f in futures]
        for f in futures:
            f.cancel()
        resolver.close()
        return (resolver, futures, ip_addr)

    # def __getattr__(self, name):
    #     """
    #     Redirects all attributes access to the hardware map (Session) object.
    #     """
    #     return getattr(self.hwm, name)

    # def __dir__(self):
    #     # return type(self).__dict__ + self.__dict__ + dir(self._hwmap)
    #     return dir(self.hwm) + self.__dict__.keys()

    def __repr__(self):
        """ Short string representing this object and suitable to use as a tag in a syslog entry"""
        return '%s(%i_boards,%i_crates)' % (self.__class__.__name__, len(self.ib), len(self.ic))

    def get_hwm_info(self):
        string = '%s object with the following hardware map:\n' % self.__class__.__name__
        for i in self.ib:
            mezz = ['%s SN%s' % (m.__ipmi_part_number__, m.serial) if m else 'None' for m in [i.mezzanine.get(1,None), i.mezzanine.get(2,None)]]
            string +='   Crate SN%s, slot %2i: Iceboard SN%s at %s (ping =%s), Mezz1=%s, Mezz2=%s\n' % (i.crate.serial if i.crate else None, i.slot, i.serial, i.hostname, i.ping(), mezz[0], mezz[1])
        return string

    def set_operational_mode(self, mode, frames_per_packet=1, chan8_channel_map=range(8)):
        """
        NOTE: Having called get_ber() before initializing the shuffle will lead to errors!
        Set the operational mode of the array.

        - 'raw_time': Each boards stream raw 8-bit time samples from channels
                    0-7 to the corresponding GPU ports.
        - 'shuffle16': Acquire, channelize and shuffle data within each
          Iceboard individually and send the data through the IceBoard QSFP+
          ports. There is no data shuffling between boards. This is good for
          single board operation (or an array of boards operating
          independently)
        - 'shuffle256': Acquire, channelize and shuffle data within a crate to
          create a 16-board (256-channel) correlator. The shuffled data is
          sent through the IceBoard QSFP+ ports. There is no shuffling between
          crates.
        - 'shuffle512': Acquire, channelize and shuffle data between pair of
          crates to create a 32-board (512-channel) correlator. The shuffled
          data is sent through the IceBoard QSFP+ ports. The pairing of crates
          is based on the crate number: Crate N and N+1 form a pair, whereas N
          is a even number.


        # data_width : Data width of each Re and Im component of the channelizer output
        # enable_gpu_link : Enables the GPU link transmission

        """
        # To make sure that the data acquisition and transmission will be done at the same rate, refuse to operate if there
        # are more than one IceBoard in the array and the boards are not all
        # set to operate on the backplane clock.
        if len(self.ib) > 1:  #self.ic.NUMBER_OF_SLOTS
            clock_sources = self.ib.index_by(repr).get_clock_source()
            target_clock_source = 'CLOCK_SOURCE_BP'
            if set(clock_sources.values()) != set([target_clock_source]):
                raise RuntimeError('The following IceBoards are not configured to use the backplane clock: %s' % (', '.join(repr(ib) for (ib, cs) in clock_sources.items() if cs != target_clock_source)))

        if mode == 'raw_time':
            self.ib.set_fft_bypass(True)
            self.ib.set_scaler_bypass(True)
            self.init_shuffle(mode='chan8', frames_per_packet=frames_per_packet, chan8_channel_map=np.hstack((chan8_channel_map, [16]*8)))

        elif mode in ['shuffle256', 'shuffle512', 'shuffle16']:
            self.ib.BP_SHUFFLE.set_tx_power(13)
            self.ib.CROSSBAR3.SOF_WINDOW_STOP = 100
            self.ib.CROSSBAR3.TIMEOUT_PERIOD = 0
            self.ib.BP_SHUFFLE.reset_rx_equalizers()
            self.init_shuffle(mode=mode, frames_per_packet=frames_per_packet)
            self.ib.BP_SHUFFLE.reset_stats()
            self.ib.CROSSBAR2.reset_stats()
            self.ib.CROSSBAR3.reset_stats()
        else:
            raise ValueError('Unknown operational mode')

    def set_test_pattern(self):
        for ic in self.ic:
            for (slot, ib) in ic.slot.items():
                for ch in range(16):
                    ib.set_funcgen_function('ab', a=(slot-1)<<4, b=ch<<4, channels=[ch])
                ib.set_data_source('funcgen')

    def set_sync_method(self, method='distributed_time', source='bp_time', master=None, master_time_source=None):
        """ Sets the global syncing method, and setup the boards accordingly.

        method: (string)
            - 'distributed_time': All boards receive and decode IRIG-B time
              signal and trigger a SYNC event at a target time sent to every
              board in the array.

              The IRIG-B time signal can come from either of the backplane
              SMAs TRIG (``source='bp_trig'``) or TIME (``source='bp_time'``).
              If ``source='bp_gpio_int'``, a master board must be specified
              and the internal GPIO_INT backplane line is used to send the
              master's board IRIG-B signal to all boards in the crate.


              If a master board ``master`` is specified, the master board is
              configured to output an IRIG-B signal on its SMA connector or on
              the backplane GPIO_INT line depending on the value of
              ``source``. ``master_time_source`` determines the source of the
              IRIG-B signal provided by the master board, which can come from one of
              the backplane SMAs or from its IRIG-B test signal generator.

              If no master board is specified, the IRIG_B must be generated by
              an external source (like a GPS receiver) and must be connected
              to the specified backplane SMA.


            - 'centralized_time_trigger': All boards receive a SYNC trigger
              from the master board when its IRIG-B decoder reaches the target
              time.

              Depending on ``source``, the trigger signal can be received from
              the backplane SMA connectors or the BP_GPIO_INT backplane line.

              A master board ``master`` must be specified and is configured to
              generate the time-based trigger signal on its BP_GPIO_INT line
              or on its SMA connector (in which case a cable must connect the
              master board and the backplane). The master board's IRIG-B
              signal source is set by ``master_time_source`` and can be set to
              come from the backplane or its internal test generator.

            - 'centralized_soft_trigger': All boards receive a SYNC trigger
              from the master when it receives a software command to do so.
              The trigger signal is received from the backplane SMA input
              connectors. The master board is configured to generate this
              trigger signal on its SMA connector.

            - 'local_soft_trigger': Each board generates its won SYNC trigger
              when it receives a software command to do so.


        source: (string): source of the time or trigger signal for the slave boards.
            - 'bp_gpio_int': the signal comes from the internal backplane
              GPIO_INT line. The master board must be specified, and will be
              configured to generate this signal.
            - 'bp_time': the signal comes from the backplane TIME SMA.
            - 'bp_trig': the signal comes from the backplane TRIG SMA.

        master_time_source: (string): source of the time signal that the
            master board will send to its SMA or BP_GPIO_INT backplane line.
            Not applicable for soft trigger, must be specified for centralized
            time triggers, and may be specified for distributed time syncing.
            - 'bp_time': the time signal comes from the backplane TIME SMA.
            - 'bp_trig': the time signal comes from the backplane TRIG SMA.
            - 'irigb_gen': the time signal comes from the internal IRIG-B test signal generator.

        master: IceBoard that is to be configured to generate the time or trigger signals. Can be omitted only in distributed time if an external IRIG-B source is used.
            It is assumed that the SMA output
            is connected to the backplane TRIG or TIME input.


        The boards start their sync process on the next rising edge of the 10
        MHz refecence clock following when either the target irigb time is
        reached or the trigger signal is received. These events are configured
        to occur between two reference clock edges in order to guarantee
        detection on the same edge across the entire array.


          Sync Method                         source                           master     master_time_source
        ------------------------          -------------------------------   ------------  -----------------------------
        distributed_time (ext source)     bp_time | bp_trig                  Not needed           ---
        distributed_time (master source)  bp_time | bp_trig | bp_gpio_int      Needed     bp_time | bp_trig | irigb_gen
        centralized_time_trigger          bp_time | bp_trig | bp_gpio_int      Needed     bp_time | bp_trig | irigb_gen
        centralized_soft_trigger          bp_time | bp_trig | bp_gpio_int      Needed             ---

        """
        self.sync_master = master
        self.sync_method = method

        if method == 'distributed_time':
            self.ib.set_sync_source('irigb')
            self.ib.set_irigb_source(source)
            if source in ['bp_time', 'bp_trig']:
                if bool(master) != bool(master_time_source):
                    raise ValueError('The master board that generates the the time signal on its SMA connector and its time source must be specified')
                if master:
                    master.set_user_output_source(master_time_source)
            elif source in ['bp_gpio_int']:
                if not master or not master_time_source:
                    raise ValueError('With the bp_io_int source, the master board and its time source must be specified')
                if master_time_source not in ['irigb_gen']:
                    raise  NotImplementedError("The 'bp_gpio_int' source currently only supports the master_time_source=irigb_gen'")
                self.ib.GPIO.BP_GPIO_INT_EN = 0
                master.GPIO.BP_GPIO_INT_EN = 1
                #self.ib.set_bp_gpio_int_output_source(None)  # Make sure no other board is driving the backplane line
                #master.set_bp_gpio_int_output_source(master_time_source)
        elif method == 'centralized_time_trigger':
            if not master or not master_time_source:
                raise ValueError('In the centralized time trigger mode, the master board and its time source must be specified')
            self.ib.set_sync_source(source)
            master.set_irigb_source(master_time_source)
            master.set_user_output_source('irigb_trig')
        elif method == 'centralized_soft_trigger':
            if not master:
                raise ValueError('In the centralized soft trigger mode, a master board must be specified')
            if master_time_source:
                raise ValueError('In the centralized soft trigger mode, no master_time_source must be specified')
            self.ib.set_sync_source(source)
            master.set_user_output_source('sync')
        elif method == 'local_soft_trigger':
            if master:
                raise ValueError('In the local soft trigger mode, a master board should NOT specified')
            if master_time_source:
                raise ValueError('In the local soft trigger mode, a master_time_source should NOT be specified')
            self.ib.sync()
        else:
            raise ValueError("Unknown syncing method '%s'" % method)

    def sync(self, delay=2, check=True):
        """ Generate a SYNC event across the whole array based on the syncing method set by ``set_sync_method()``.

        If ``check`` is True, the method will read the SYNC counters on every
        board to confirm that the SYNC really happened everywhere.
        """

        if check:
            sync_ctr_before = self.ib.REFCLK.SYNC_CTR

        if self.sync_method == 'centralized_soft_trigger':
            self.sync_master.remote_sync()
        elif self.sync_method == 'centralized_time_trigger':
            dt = self.sync_master.get_irigb_time()
            print 'Triggering SYNC at ', dt.isoformat()
            self.sync_master.set_irigb_trigger_time(dt, delay=delay)
            t0 = time.time()
            while self.sync_master.is_irigb_before_trigger_time():
                if time.time() - t0 > delay+1:
                    raise RuntimeError('Timout while waiting for the IRIG-B-based SYNC to complete')
        elif self.sync_method == 'distributed_time':
            dt = self.ib[0].get_irigb_time()
            print 'Triggering SYNC in %i seconds at %s' % (delay,  dt.isoformat())
            self.print_flush()
            t0 = time.time()
            self.ib.set_irigb_trigger_time(dt, delay=delay)
            self.logger.info('It took %f seconds to set the trigger time' % (time.time() - t0))
            t0 = time.time()
            while any(self.ib.is_irigb_before_trigger_time()):
                if time.time() - t0 > delay+1:
                    raise RuntimeError('Timout while waiting for the IRIG-B-based SYNC to complete')
        elif self.sync_method == 'local_soft_trigger':
            self.ib.sync()
        else:
            raise ValueError("Unknown syncing method '%s'" % self.sync_method)

        if check:
            sync_ctr_after = self.ib.REFCLK.SYNC_CTR
            bad_ib = [ib for i,ib in enumerate(self.ib) if (sync_ctr_after[i] - sync_ctr_before[i]) & 0xf != 1]
            if bad_ib:
                raise RuntimeError('The following IceBoards did not SYNC properly: %s' % (','.join(repr(ib) for ib in bad_ib)))

    def set_noise_injection(self, ni_board, ni_enable=False, ni_offset=0, ni_high_time=8388608, ni_period=16777216):
        """ Configure noise injection gating signal"""
        if isinstance(ni_board, str):
            ni_board = self.ib.get(serial=ni_board)

        if ni_enable:
            ni_board.set_user_output_source('pwm')
            ni_board.set_frame_pwm(ni_offset, ni_high_time, ni_period)
            ni_board.sync()
        else:
            pass  # maybe we should disable the sma output

    # def get_current_gain_bank(self):
    #     return [ib.get_current_gain_bank() for ib in self.ib]

    def init_shuffle(self,
                     mode,
                     dsmap=range(16),
                     frames_per_packet=1,
                     chan8_channel_map=range(16)):
        """ Setup the crossbars and data shuffling in every board of the array.

        The GTX receivers that have no corresponding transmitter is put in
        reset so it won't generate random packets into the following crossbar.
        """

        tx_list = []

        # crate_set = set(ib.crate for ib in self.ib)
        # if len(crate_set) != 1:
        #     raise RuntimeError('All boards must be in the same crate. The provided set of Iceboards have the following crates: %r' % crate_set)
        # crate = crate_set.pop()

        self.logger.info('%.32r: Configuring crate-wide data shuffling with frames_per_packet=%i' % (self, frames_per_packet))

        # Set-up transmitters
        for i, ib in enumerate(self.ib):
            self.logger.info('%.32r: **** Initializing transmitters for IceBoard %r (SN%s) ****' % (ib.crate, ib, ib.serial))
            ib.set_corr_reset(0)

            tx_list.append((ib.slot, 0))  # Register Bypass lane (lane 0) as a transmitter in this slot
            for j, gtx in enumerate(ib.BP_SHUFFLE.gtx):
                gtx.TXINHIBIT = 0
                tx_list.append((ib.slot, j+1))

            # if remap:
            #     ib.CROSSBAR2.set_lane_map(self.compute_lane_map(ib))

            # Initialize the crossbars to select and send data in a specific format
            # ib.init_crossbars(dsmap, frames_per_packet=frames_per_packet, cb1_lanes=cb1_lanes, cb1_bins=cb1_bins, cb1_bypass=cb1_bypass, cb2_lanes=cb2_lanes, cb2_bins=cb2_bins, cb2_bypass=cb2_bypass, remap=remap, bp_bypass=bp_bypass)
            ib.init_crossbars(mode, dsmap=dsmap, frames_per_packet=frames_per_packet, chan8_channel_map=chan8_channel_map)

        # set-up receivers
        for i, ib in enumerate(self.ib):
            # Disable all receivers for which there are no transmitters
            for j, gtx in enumerate(ib.BP_SHUFFLE.gtx[0:ib.BP_SHUFFLE.NUMBER_OF_PCB_LINKS]):
                if ib.slot is None:
                    continue
                rx = (ib.slot, j+1)
                tx = ib.crate.get_matching_tx(rx)

                # disable receivers that have no corresponding transmitters
                if tx in tx_list:
                    gtx.USER_GTRXRESET = 0
                else:
                    gtx.USER_GTRXRESET = 1
                    # gtx.USER_RESET = 1

            # ib.CROSSBAR2.SOF_WINDOW_STOP = 25
            ib.BP_SHUFFLE.reset_rx_equalizers()
            ib.REFCLK.sync() # needed

        # Print links
        for ib in self.ib:
            for i in range(ib.NUMBER_OF_CROSSBAR_OUTPUTS):
                if ib.slot is None:
                    continue
                rx = (ib.slot, i)
                tx = ib.crate.get_matching_tx(rx)
                if tx in tx_list:
                    self.logger.info('%.32r: In %r,  %s is receiving from %s' % (self, ib.crate, rx, tx))
                else:
                    self.logger.info('%.32r: In %r, %s has no corresponding transmitter' % (self, ib.crate, rx))


        # sync boards
        #soft_sync(c, sync_board)
        self.logger.info('%.32r: Shuffling initialization completed. Syncing boards' % self)
        self.sync(delay=2)



    def test_sync(self):
        c = list(self.ib)
        sync_board = self.sync_master

        sync_ctr = np.zeros(len(c), dtype=int)
        for i,bb in enumerate(c):
            bb.REFCLK.set_sync_source('bp')#bb.REFCLK.SLAVE=1
            sync_ctr[i] = bb.REFCLK.SYNC_CTR

        fail=0
        for test_number in range(10):
            print 'Trial # %i: Sending SYNC pulse from Slot %02i (Iceboard SN%s)' % (test_number+1, sync_board.slot, sync_board.serial)
            sync_board.REFCLK.sync()
            for i,bb in enumerate(c):
                new_sync_ctr = bb.REFCLK.SYNC_CTR
                diff = (new_sync_ctr - sync_ctr[i]) & 0xF
                sync_ctr[i] = bb.REFCLK.SYNC_CTR
                fail += bool(diff!=1)
                print '    Slot %02i (Iceboard SN%s): Sync counter = %2i, diff = %2i => %s' % (bb.slot, bb.serial, new_sync_ctr, diff, ('FAILED!', 'PASS')[bool(diff==1)])
            time.sleep(0.2)
        if fail:
            print 'SYNC Test has FAILED!'
        else:
            print 'SYNC Test has PASSED!'

    def init_gains(self):
        import pickle
        for cc in self.ib:
            try:
                g_array = pickle.load(open('/home/chime/ch_acq/gains_'+str(cc.GPIO.FPGA_SERIAL_NUMBER)+'.pkl', 'rb'))
            except:
                g_array = pickle.load(open('/home/chime/ch_acq/gains.pkl', 'rb'))
                print 'Could not find gain settings for %r, sn %i. Using default gain settings.' % (cc, cc.get_fpga_serial_number())
            print 'Setting gains on IceBoard SN%s' % cc.serial
            cc.set_gain(g_array)

    def soft_sync(self, sync_board):
        """ Synchronize all boards"""
        boards = list(self.ib)
        print 'Masking ADC data before sync'
        for ib in boards:
            for ant in ib.ANT:
                ant.ADCDAQ.BYTE_MASK = 0

        print 'Initiating global sync'
        sync_board.REFCLK.sync()

        print 'Unmasking ADC data'
        for ib in boards:
            for ant in ib.ANT:
                ant.ADCDAQ.BYTE_MASK = 255

    # def time_soft_sync(self, sync_board, delay):
    #     """ Synchronize all boards"""

    #     boards = list(self.ib)
    #     print 'Masking ADC data before sync'
    #     for ib in boards:
    #         for ant in ib.ANT:
    #             ant.ADCDAQ.BYTE_MASK = 0

    #     # Get current time
    #     current_time = sync_board.get_irigb_time()
    #     print 'Setting IRIG-B sync after %d seconds' %delay
    #     # Send sync pulse delay seconds in the future
    #     sync_board.set_irigb_trigger_time(current_time, delay)

    #     print 'Unmasking ADC data'
    #     for ib in boards:
    #         for ant in ib.ANT:
    #             ant.ADCDAQ.BYTE_MASK = 255

    # def irigb_sync(self, delay):
    #     """ Synchronize all boards"""

    #     # Get current time
    #     current_time = self.ib[0].get_irigb_time()
    #     print 'Setting IRIG-B sync after %d seconds' %delay
    #     for ib in self.ib:
    #         ib.set_irigb_trigger_time(current_time, delay)


    def print_temperatures(self):
        t = [(b.slot, b.serial, b.SYSMON.temperature()) for b in self.ib]
        t.sort()
        for (slot, serial_number, fpga_temp) in t:
            print 'Slot %2i (SN%s): FPGA %2.1f C' % (slot, serial_number, fpga_temp)

    def set_adc_mask(self, value):
        for ib in self.ib:
            for ant in ib.ANT:
                ant.ADCDAQ.BYTE_MASK = value

    def print_fmc_power(self):
        sensor_list = ['FMCA_12V0', 'FMCA_3V3','FMCA_VADJ','FMCB_12V0','FMCB_3V3','FMCB_VADJ']

        for b in self.ib:
            for sensor in sensor_list:
                (voltage, current, power) = b.hw.get_power(sensor)[sensor]
                if voltage is not None:
                    print '%0.1fV@%0.2fA=%0.1fW ' % (voltage, current, power),
                else:
                    print 'None                 ',
            print


    def detect_backplane_links(self, tx_power=7, print_=True):
        """ Setup all boards on the array to send test pattern over the
        backplane link and detect  from which slot/lane every board is
        receiving data.

        The test is performed only on IceBoards that are installed in crates and whose FPGA has been programmed and initialized. Other boards are ignored.

        For now, this test works only if all boards are in a single crate.
        """
        # select only boards on crates and that are open
        array = Ccoll(ib for ib in self.ib if ib.is_open() and ib.crate and ib.slot)

        if not array:
            raise RuntimeError('There are no boards that are opened() AND connected in a crate')

        # Check if the board are all on a single crate
        if len(set(array.crate)) != 1:
            raise RuntimeError('Sorry, this method currently can work on only one crate. The currently active boards span multiple crates %s' % list(set(array.crate)))

        active_slots = [ib.slot for ib in array]
        if len(set(active_slots)) != len(active_slots):
            raise SystemError('Slot numbers are not unique!')

        print 'Setting Transmitted ID'
        for ib in array:
            ib.BP_SHUFFLE.TX_DATA_MSB = 0xFF00 + ib.slot
            for gtx_number, g in enumerate(ib.BP_SHUFFLE.gtx):
                g.SOURCE_SEL = 1 # 0:Send TXDATA , 1: SEND 10G Ethernet test packet
                g.LOOPBACK = 0
                g.TXPRBSSEL=0
                g.RXPRBSSEL=0
                g.TXDIFFCTRL = tx_power
                g.TX_DATA_LSB = gtx_number + 1
                g.TXHEADER=1
                g.CAPTURE_ENABLE = 1
                g.TXPRECURSOR = 0b00000 #DFE cannot compensate pre-cursor
                g.TXPOSTCURSOR = 0b00000
                g.RXLPMEN = 0 #Go to DFE mode instead of LPM
                # g.RXMONITORSEL = 1 # 1=AGC, 2=UL, 3=VP loop
                # g.RX_DEBUG_CFG = 0b1011 << 2
                #g.DMONITOR_CFG1 = 0
                #g.DMONITOR_CFG0 = (0b1<<15) | (0x0080 <<1) | 1
                # Configure DMONITOR to read the AGC gain
                # g.DMONITOR_SELECT = 1
                # g.PCS_RSVD_ATTR_BIT6 = 1
                #old=g.read_drp(0x6f)
                #g.write_drp(0x6f,old | 1<<6)
                #g.RXDFEOVRD=1
                #g.write_drp(0x1d, 0x00ea)

        print 'Resetting the GTXes'
        for ib in array:
            for g in ib.BP_SHUFFLE.gtx:
                g.RXDFELPMRESET = 1
                g.RXDFELPMRESET = 0
            time.sleep(0.1)

        print 'Checking received data'
        link_list = []
        link_matrix = [[None]*17 for x in range(17)]
        serial_number = ['N/A'] * 17
        for ib in array:
            #print 'Slot %i' % (ib.slot)
            dest_slot = ib.slot
            serial_number[dest_slot-1] = ib.serial
            for gtx_number, g in enumerate(ib.BP_SHUFFLE.gtx[0:ib.BP_SHUFFLE.NUMBER_OF_PCB_LINKS]): # JM: Fixed this bc was getting an error. JF please check
                dest_lane = gtx_number + 1
                dest = (dest_slot, dest_lane)
                expected_source = ib.crate.get_matching_tx(dest)
                source_present = expected_source[0] in active_slots
                for trial in range(3):
                    rxdata = g.get_rxdata()
                    #print '   Slot %i Lane %i received %08X' % (    ib.slot, lane+1,  rxdata)
                    source_slot = int((rxdata >> 8) & 0xFF)
                    source_lane = int((rxdata) & 0xFF)
                    source = (source_slot, source_lane)
                    source_valid = (rxdata >> 16) == 0xFFFF
                    maybe = (rxdata != 0x55555555) and (rxdata != 0xAAAAAAAA)
                    if source_valid:
                        break

                if source_valid:
                    print 'Slot %2i Lane %2i is receiving data from Slot %2i Lane %2i (received word = 0x%08X, RXMONITOROUT= %x, DMONITOROUT=%x)' % (dest_slot, dest_lane, source_slot, source_lane, rxdata, g.RXMONITOR, g.DMONITOROUT)
                    link_matrix[dest_slot][dest_lane] = 'S%02iL%02i' % (source_slot, source_lane)
                elif maybe:
                    print 'Slot %2i Lane %2i is receiving some data but cannot determine source (received word = 0x%08X, RXMONITOROUT= %x, DMONITOROUT=%x)' % (dest_slot, dest_lane, rxdata, g.RXMONITOR, g.DMONITOROUT)
                    link_matrix[dest_slot][dest_lane] = 'S??L??'
                else:
                    link_matrix[dest_slot][dest_lane]='  ()  '

                if not source_valid or not source_present or source != expected_source:
                    if source_present:
                        link_matrix[dest_slot][dest_lane] += '/S%sL%s  ' % expected_source
                    else:
                        link_matrix[dest_slot][dest_lane] += '/(S%sL%s)' % expected_source

                link_list.append((source, dest))
        if print_:
            # Print a slot map
            print 'Slot-> ' + ' '.join(['%-15i' % (slot+1) for slot in range(16)])
            print 'S/N -> ' + ' '.join(['%-15s' % (sn) for sn in serial_number])
            print 'Lane   ' + ' '.join(['%-15s' % '----------' for x in range(16)])

            for dest_lane in range(1,16):
                print '%6i ' % (dest_lane),
                for dest_slot in range(1,17):
                    print '%-15s' % link_matrix[dest_slot][dest_lane],
                print

        return link_list

    # def get_backplane_links(self, print_=True):
    #     """ Return all backplane links that **should** be available given the currnet collection of crates.
    #     """

    #     # get all crates associated with the current set of iceboards
    #     crates = set(ib.crate for ib in self.ib if ib.crate)

    #     links = {}
    #     for cr in crates:
    #         links[cr.id] = list(itertools.chain(*(ib.BP_SHUFFLE.get_links() for ib in cr.slot.values())))
    #     return links

    def get_backplane_pcb_link_map(self):
        link_map = {}
        for ib in self.ib:
            link_map.update(ib.BP_SHUFFLE.get_link_map())
        return link_map

    def get_backplane_qsfp_links(self):

        # tx_nodes = {}
        # rx_nodes = {}
        raw_links = []

        # Combine TX and RX link dicts from all crates
        for ic in self.ic:
            raw_links += ic.get_qsfp_links()

        # Visit each link and find the attached nodes
        links = []
        for (link_type, node_id1, node_id2, link_id) in raw_links:
            # If the second node is not already known, search all the links for a corresponding half-link with the same link_id
            if node_id2 is None:
                matching_nodes = [nid1 for (lt, nid1, nid2, lid) in raw_links if lt==link_type and nid1 != node_id1 and nid2 is None and lid==link_id]
                if len(matching_nodes) == 1:
                    node_id2 = matching_nodes[0]
            if node_id1 is not None and node_id2 is not None:
                (source_crate, source_slot, source_lane) = node_id1
                (dest_crate, dest_slot, dest_lane) = node_id2
                links.append((link_type, (source_crate, source_slot, source_lane + 4), (dest_crate, dest_slot, dest_lane+4)))
                # links.append((link_type, node_id2, node_id1))

        return links


    def get_backplane_qsfp_link_map(self):
        link_map = {}
        crates = self.ic.index_by(list(self.ic.get_id()))  # crates, indexed by crate_id

        links = self.get_backplane_qsfp_links()
        for link in links:
            (link_type, (source_crate, source_slot, source_lane), (dest_crate, dest_slot, dest_lane)) = link
            ic0 = crates[source_crate]
            ic1 = crates[dest_crate]
            if (source_slot not in ic0.slot) or (dest_slot not in ic1.slot):
                continue
            bp0 = ic0.slot[source_slot].BP_SHUFFLE
            bp1 = ic1.slot[dest_slot].BP_SHUFFLE
            if source_lane < bp0.NUMBER_OF_QSFP_DIRECT_LANES:
                source_gtx = None
            else:
                source_gtx = bp0.gtx[bp0.NUMBER_OF_PCB_LINKS + source_lane - bp0.NUMBER_OF_QSFP_DIRECT_LANES]
            if dest_lane < bp0.NUMBER_OF_QSFP_DIRECT_LANES:
                dest_gtx = None
            else:
                dest_gtx = bp1.gtx[bp1.NUMBER_OF_PCB_LINKS + dest_lane - bp1.NUMBER_OF_QSFP_DIRECT_LANES]
            link_map[link] = (source_gtx, dest_gtx)
        return link_map

        # if len(ic) == 2:  # hack
        #     for slot in set(ic[0].slot.keys()) & set(ic[1].slot.keys()):
        #         bp0 = ic[0].slot[slot].BP_SHUFFLE
        #         bp1 = ic[1].slot[slot].BP_SHUFFLE
        #         crate_id0 = ic[0].get_id()
        #         crate_id1 = ic[1].get_id()
        #         for lane in range(bp0.NUMBER_OF_QSFP_LANES):
        #             link0 = ('BP_QSFP', (crate_id0, slot, lane), (crate_id1, slot, lane))
        #             link1 = ('BP_QSFP', (crate_id1, slot, lane), (crate_id0, slot, lane))
        #             if lane < bp0.NUMBER_OF_QSFP_DIRECT_LANES:
        #                 gtx0 = None
        #                 gtx1 = None
        #             else:
        #                 gtx0 = bp0.gtx[bp0.NUMBER_OF_PCB_LINKS + lane - bp0.NUMBER_OF_QSFP_DIRECT_LANES]
        #                 gtx1 = bp1.gtx[bp1.NUMBER_OF_PCB_LINKS + lane - bp1.NUMBER_OF_QSFP_DIRECT_LANES]
        #             link_map[link0] = (gtx0, gtx1)
        #             link_map[link1] = (gtx1, gtx0)
        # return link_map

    def get_gpu_link_map(self):
        link_map = {}
        for ib in self.ib:
            crate_id = ib.get_crate_id()
            slot = ib.slot
            for tx_lane, gtx in enumerate(ib.GPU.gtx):
                rx_lane = (tx_lane + 4) % 8
                link = ('GPU', (crate_id, slot, tx_lane), (crate_id, slot, rx_lane))
                tx = ib.GPU.gtx[tx_lane]
                rx = ib.GPU.gtx[rx_lane]
                link_map[link] = (tx, rx)
        return link_map

    def get_link_map(self, links=None, gtx_only=False):
        link_map = {}
        link_map.update(self.get_backplane_pcb_link_map())
        link_map.update(self.get_backplane_qsfp_link_map())
        link_map.update(self.get_gpu_link_map())

        if isinstance(links, str):
            link_map = {link: gtxes for link, gtxes in link_map.items() if link[0] == links}
        elif links is not None:
            link_map = {link: gtxes for link, gtxes in link_map.items() if link in links}

        # Remove links that do not exist or have no GTX (direct lanes)
        if gtx_only:
            link_map = {link: gtxes for link, gtxes in link_map.items() if None not in gtxes}

        # link_list.sort(key=lambda (lt, (sc, ss, sl), (dc, ds, dl)): ss * 16 + ds)
        return link_map


    @async
    def get_ber(self, link_list=None, period=0.1, tx_power=None, print_=True):

        links = self.get_link_map(link_list, gtx_only=True)

        for link, (source_gtx, dest_gtx) in links.items():
            # First, make sure we can get errors by setting the wrong RX PRBS Sequence
            if source_gtx is None or dest_gtx is None:
                continue
            if link[0] == 'BP_QSFP':
                source_gtx.TXDIFFCTRL = 12
            if tx_power is not None:
                source_gtx.TXDIFFCTRL = tx_power

            source_gtx.TXPRBSSEL = 4
            dest_gtx.RXPRBSCNTRESET = 1
            dest_gtx.RXPRBSSEL = 3
            dest_gtx.RXPRBSCNTRESET = 0
            t0 = time.time()
            while True:
                if dest_gtx.ERR_CTR:
                    break
                if time.time() - t0 > 1:
                    raise SystemError('Cannot detect errors even with the wrong sequence! Are the links connected as expected?')
            dest_gtx.RXPRBSSEL = 4
            dest_gtx.RXDFELPMRESET = 1
            time.sleep(0.00005)
            dest_gtx.RXDFELPMRESET = 0

        # Perform BER test on a single list, to be run in parallel below
        @async
        def one_link_ber(link):
            (link_type, (sc, ss, sl), (dc, ds, dl)), (source_gtx, dest_gtx) = link

            if tx_power is not None:
                source_gtx.TXDIFFCTRL = tx_power

            source_gtx.TXPRBSSEL = 4
            if print_:
                print 'Measuring BER for link %s' % (link[0],),
                print source_gtx.TXDIFFCTRL
            # dest_gtx.RXPRBSCNTRESET=1
            # dest_gtx.RXPRBSCNTRESET=0
            # dest_gtx.RXPRBSCNTRESET=1
            # dest_gtx.RXPRBSCNTRESET=0
            # t0=time.time()
            # while time.time()-t0 < 13:
            #    print  dest_gtx.ERR_CTR, 'from', dest_gtx
            #    #dest_gtx.RXPRBSCNTRESET=1
            #    #dest_gtx.RXPRBSCNTRESET=0
            #    time.sleep(0.5)
            #    #if not dest_gtx.ERR_CTR:
            #    #    print 'locked',
            #    #    break
            #dest_gtx.RXPRBSCNTRESET=1
            dest_gtx.RXDFELPMRESET = 1
            time.sleep(0.00005)
            dest_gtx.RXDFELPMRESET = 0
            time.sleep(0.00005)
            dest_gtx.RXPRBSCNTRESET = 1
            dest_gtx.RXDFELPMRESET = 1
            time.sleep(0.00005)
            dest_gtx.RXDFELPMRESET = 0
            time.sleep(0.00005)
            dest_gtx.RXPRBSCNTRESET = 0
            yield gen.sleep(period)
            cnt = dest_gtx.ERR_CTR
            err = (float(cnt) * 16) / (period * 10e9)
            err_max = (float(cnt) * 16 + 1) / (period * 10e9)

            print '%r BER = %1.1e (%i errors, BER<%1.1e)' % (link[0], err, cnt, err_max)
            self.print_flush()
            async_return(err)

        # Run BER test on each link in parallel
        ber_table = yield {link: one_link_ber.async((link, gtxes)) for link, gtxes in links.items()}
        async_return(ber_table)

    def get_ber_vs_power(self, links, max_power, period=0.1):

        # links = self.get_link_map(links, gtx_only=True)
        # links = self.scan_links(array, tx_power = max_power)

        power = range(0, max_power+1)
        data = {}
        for tx_power in power:
            e = self.get_ber(links, period=period, tx_power=tx_power)
            for (link, ber) in e.items():
                if link in data:
                    data[link][0].append(tx_power)
                    data[link][1].append(ber)
                else:
                    data[link] = [[tx_power], [ber]]
        return data

    def plot_ber_vs_power(self, data=None, period=0.1, **kwargs):

        if isinstance(data, str):
            data = self.get_ber_vs_power(links=data, period=period, **kwargs)

        for link, (tx_power, ber) in data.items():
            print '%20s %s' % (link, ','.join(['%6.1g' % b for b in ber]))
        plt.figure(1)
        plt.clf()

        for link, (tx_power, ber) in sorted(data.items(), key=str):
            plt.semilogy(tx_power, (np.array(ber)+1e-12), label='Link %s' % (link,))
        plt.title('BER of links as a function of TX power (period=%0.1f s)' % period)
        plt.xlabel('TX power (0-15)')
        plt.ylabel('BER')
        leg = plt.legend(loc='best', fontsize='small', markerscale=3, framealpha=0.6, shadow=True)
        plt.setp(leg.get_lines(), linewidth=2)  # make legend lines thicker so we can see the color better
        plt.grid(1)

    def get_eye_matrix(self, h_step=10, v_step=40):
        link_map = self.detect_backplane_links()
        eye_matrix = {}

        for link in link_map:
            ((from_slot, from_lane), (to_slot, to_lane)) = link
            print  "###### running from slot %i lane %i to slot %i lane %i #######" % (from_slot, from_lane, to_slot, to_lane)
            gtx = self.ib.get(slot=to_slot).BP_SHUFFLE.gtx[to_lane-1]
            e = gtx.get_eye_diagram(range(-32, 32, h_step), range(-127, 128, v_step))
            eye_matrix[link] = e
        return eye_matrix

    @staticmethod
    def plot_eye_matrix(eye_matrix):
        plt.figure(1)
        plt.clf()

        source_slots = [ss for ((ss, sl), (ds, dl)) in eye_matrix.keys()]
        dest_slots = [ds for ((ss, sl), (ds, dl)) in eye_matrix.keys()]
        slots = sorted(set(source_slots + dest_slots))

        # slot_map = {slot: ix for (ix, slot) in enumerate(slots)}
        slot_map = {x+1: x for x in range(16)}

        (fig, ax) = plt.subplots(len(slot_map), len(slot_map), sharex=True, sharey=True, subplot_kw={'axis_bgcolor': 'black'})
        fig.subplots_adjust(wspace=0, hspace=0)
        fig.suptitle('Backplane 10Gbps mesh eye diagrams\n TX slot #: left, Rx slot #: bottom')

        for (slot, ix) in slot_map.items():
            # Bottom images
            a = ax[ix, 0]
            a.tick_params(labelsize=6)
            a.set_ylabel("TX S%02i" % (slot), fontsize=10)
            # Left images
            a = ax[len(slot_map)-1, ix]
            a.tick_params(labelsize=6)
            a.set_xlabel("RX S%02i" % (slot))
            plt.setp(a.xaxis.get_majorticklabels(), rotation=70)
            # Diagonal images
            a = ax[ix, ix]
            a.patch.set_color('black')

        for (((ss, sl), (ds, dl)), eye) in eye_matrix.items():
            a = ax[slot_map[ss], slot_map[ds]]
            a.imshow(np.log10(eye.ber_map+1e-12), origin='lower', extent=(-32, 32, -128, 128), aspect='auto', vmin=-12, vmax=1)
        plt.draw()

    def print_crossbar2_frame_info(self, reset_stats=False, grid=True, width=180):
        slots = Ccoll(self.ib, self.ib.slot) # Get iceboards indexed by slot number

        crate = set(slots.crate)
        if len(crate) == 1:
            crate = crate.pop()
        else:
            raise RuntimeError('Sorry, this method currently can work on one and only one crate. The currently active boards either have no crates or span multiple crates %s' % list(set(slots.crate)))

        slot_range = range(1,17)
        lane_range = range(16)
        slot_labels = [slots[s].serial if s in slots.keys() else 'N/A' for s in slot_range]

        captured_source = {}
        computed_source = {}
        valid_source = {}
        info = {}
        expected_bp_frame_size = 37
        for dest_slot in slot_range:
            if dest_slot in slots.keys():
                cb = slots[dest_slot].CROSSBAR2
                bp = slots[dest_slot].BP_SHUFFLE
                bin_sel = cb.BIN_SEL[0]
                shuffle_to_bin_sel_lane_map = cb.get_reverse_lane_map()
                remapped_direct_lane = shuffle_to_bin_sel_lane_map[0]
                if reset_stats:
                    bp.reset_stats()
                stream_ids = bin_sel.capture_stream_id()
                frame_number = bin_sel.capture_frame_number()
                frame_number = [f- frame_number[remapped_direct_lane] for f in frame_number]
                captured_source = {remapped_dest_lane: (((s >> 4) & 0xF) + 1 , (s & 0xF)) for remapped_dest_lane, s in enumerate(stream_ids)}
                computed_source = {shuffle_to_bin_sel_lane_map[dest_lane]: crate.get_matching_tx((dest_slot, dest_lane)) for dest_lane in lane_range}
                valid_source = {shuffle_to_bin_sel_lane_map[dest_lane]: v for dest_lane, v in enumerate(cb.get_lane_monitor('INPUT_DETECT'))}
                missing_frame = {shuffle_to_bin_sel_lane_map[dest_lane]: v for dest_lane, v in enumerate(cb.get_lane_monitor('MISSING_FRAME'))}
                align_fifo_overflow = {shuffle_to_bin_sel_lane_map[dest_lane]: v for dest_lane, v in enumerate(cb.get_lane_monitor('ALIGN_FIFO_OVERFLOW'))}
                rx_errors = {shuffle_to_bin_sel_lane_map[dest_lane]: v for dest_lane, v in enumerate(bp.get_rx_lane_monitor('ERROR_CTR'))}
                rx_fifo_overflow = {shuffle_to_bin_sel_lane_map[dest_lane]: v for dest_lane, v in enumerate(bp.get_rx_lane_monitor('FIFO_OVERFLOW'))}
                rx_max_frame_length = {shuffle_to_bin_sel_lane_map[dest_lane]: v for dest_lane, v in enumerate(bp.get_rx_lane_monitor('MAX_FRAME_LENGTH'))}

            else:
                captured_source = {dest_lane: None for dest_lane in lane_range}
                computed_source = {dest_lane: crate.get_matching_tx((dest_slot, dest_lane)) for dest_lane in lane_range}
                valid_source = {dest_lane: False for dest_lane in lane_range}
                missing_frame = {dest_lane: False for dest_lane in lane_range}
                align_fifo_overflow = {dest_lane: False for dest_lane in lane_range}
                rx_fifo_overflow = {dest_lane: False for dest_lane in lane_range}
                rx_errors = {dest_lane: 0 for dest_lane in lane_range}
                rx_max_frame_length = {dest_lane: expected_bp_frame_size for dest_lane in lane_range}
                frame_number = None


            info[dest_slot] = {}
            for remapped_dest_lane in lane_range:
                cap_src = captured_source[remapped_dest_lane]
                comp_src = computed_source[remapped_dest_lane]
                valid_src = valid_source[remapped_dest_lane]
                data_expected = not ((comp_src[0] not in slots.keys()) or (dest_slot not in slots.keys()))
                cell = ' ' if (cap_src and cap_src==comp_src and valid_src) or not data_expected else '!'
                cell += '------' if not cap_src or not data_expected else '--??--' if not valid_src else 'S%02iL%02i' % cap_src
                cell +='/S%02iL%02i' %  comp_src # if not cap_src or data_not_expected or not valid_src else ''
                if frame_number is not None and data_expected and any(frame_number):
                    cell += ' F=%02x' % frame_number[remapped_dest_lane]
                if data_expected:
                    if missing_frame[remapped_dest_lane]:
                        cell += '\n  MISSING FRAMES'
                    if align_fifo_overflow[remapped_dest_lane]:
                        cell += '\n  ALIGN FIFO OVERFLOW'
                    if rx_fifo_overflow[remapped_dest_lane]:
                        cell += '\n  RX FIFO OVERFLOW'
                    if rx_errors[remapped_dest_lane]:
                        cell += '\n  RX ERR = %i' % rx_errors[remapped_dest_lane]
                    if rx_max_frame_length[remapped_dest_lane] != expected_bp_frame_size:
                        cell += '\n  RX FRAME = %i Words' % rx_max_frame_length[remapped_dest_lane]
                info[dest_slot][remapped_dest_lane] = cell


        print 'Post-remap, crossbar2 bin selector input lane indentification'

        corner_label = 'Slot->\nS/N ->\n\\|/Lane'
        col_labels = ['%i\n%s' % (slot_range[i], slot_labels[i]) for i in range(len(slot_range))]
        row_labels = lane_range
        self.print_table(info,
                         row_labels=row_labels, col_labels=col_labels, corner_label=corner_label,
                         line_sep=grid, max_width=width)

    def get_shuffle_status(self):

        status = {}
        for crate in self.ic:
            status[crate] = {}

            for (slot, ib) in crate.slot.items():
                status[crate][ib] = {}

                status[crate][ib]['bp'] = ib.BP_SHUFFLE.get_bp_rx_status(0)
                status[crate][ib]['qsfp'] = ib.BP_SHUFFLE.get_bp_rx_status(1)

                status[crate][ib]['cb2'] = {}
                status[crate][ib]['cb2']['align'] = ib.CROSSBAR2.get_align_status()
                status[crate][ib]['cb2']['frame'] = ib.CROSSBAR2.get_frame_alignment_status()
                status[crate][ib]['cb2']['bin'] = ib.CROSSBAR2.get_bin_sel_status()

                status[crate][ib]['cb3'] = {}
                status[crate][ib]['cb2']['align'] = ib.CROSSBAR3.get_align_status()
                status[crate][ib]['cb2']['frame'] = ib.CROSSBAR3.get_frame_alignment_status()
                status[crate][ib]['cb2']['bin'] = ib.CROSSBAR3.get_bin_sel_status()

        return status

    def print_shuffle_status(self, reset_stats=False, verbose=1, grid=False):

        for crate in self.ic:
            slots = crate.slot # Get iceboards indexed by slot number

            slot_range = range(1, crate.NUMBER_OF_SLOTS + 1) or [None]

            info = {}
            for (slot, ib) in crate.slot.items():
                col_data = []
                errs = []
                # Gather status from the backplane PCB and QSFP links
                for link_group in range(2):
                    if reset_stats:
                        ib.BP_SHUFFLE.reset_stats()
                    errs.append(ib.BP_SHUFFLE.get_bp_rx_status(link_group))

                # Gather status from the crossbars
                for cb in [ib.CROSSBAR2, ib.CROSSBAR3]:
                    if reset_stats:
                        cb.reset_stats()
                    errs.append(cb.get_align_status())
                    errs.append(cb.get_frame_alignment_status())
                    errs.append(cb.get_bin_sel_status())

                for err in errs:
                    if err is None:
                        col_data.append('?')
                    elif not verbose:
                        col_data.append(('-','ERR')[bool(any(err))])
                    elif verbose == 1:
                        col_data.extend(('-', 'ERR')[bool(e)] for e in err)
                    else:
                        col_data.extend(('\n'.join(['%s=%s' % (k,v) for (k,v) in e.items()]) or '-') for e in err)
                info[slot] = col_data
            print 'Crate %s Crossbar and Shuffle status' % crate.get_id()

            # Fill in columns for any missing board in the crate
            number_of_rows = len(info.itervalues().next())
            for slot in slot_range:
                if slot not in info.keys():
                    info[slot] = [''] * number_of_rows

            # Print the table
            corner_label = 'Slot->\nS/N ->\n\\|/Lane'
            slot_labels = ['SN%s'% slots[s].serial if s in slots.keys() else 'N/A' for s in slot_range]
            col_labels = ['%s\n%s' % (slot_range[i], slot_labels[i]) for i in range(len(slot_range))]
            # row_labels = ['BP PCB Rx\nBP QSFP Rx\nCB2 FIFO\nCB2 ALIGN\nCB2 FRAMEnCB3 FIFO\nCB3 ALIGN\nCB3 FRAME\n']
            row_labels = []
            for label, lanes in [('BP PCB Rx', 16), ('BP QSFP Rx', 8), ('CB2 ALIGN', 16), ('CB2 FRAME #', 16), ('CB2 BIN_SELs', 2), ('CB3 ALIGN', 8), ('CB3 FRAME #',8), ('CB3 BIN SELs', 8)]:
                if verbose and lanes:
                    row_labels += ['%s L%02i' % (label, lane) for lane in range(lanes)]
                else:
                    row_labels += [label]
            # return info
            # print 'row_labels=', row_labels
            # print 'col_labels=', col_labels
            # print 'data=', info
            self.print_table(info, row_labels=row_labels, col_labels=col_labels, corner_label=corner_label, line_sep=grid)

    def print_table(self, data=None,
                    row_labels=None, col_labels=None, corner_label=None,
                    row_keys=None, col_keys=None,
                    max_width=180, line_sep=False):
        """
        Prints a nicely formatted table of data, where data is a list of column contents.
        """

        # If we provide no row/col keys, and labels are dict, use the label keys as the row/col keys
        if col_keys is None:
            if isinstance(col_labels, dict):
                col_keys = col_labels.keys()
            elif isinstance(data, dict): #columns are dicts
                col_keys = data.keys()
            else:
                col_keys = range(len(data))

        data = [data[key] for key in col_keys]

        if row_keys is None:
            if isinstance(row_labels, dict):
                row_keys = row_labels.keys()
            else:
                for col_data in data:
                    keys = col_data.keys() if isinstance(col_data, dict) else range(len(col_data))
                    if row_keys is None:
                        row_keys = keys
                    elif keys != row_keys:
                        raise ValueError('Row keys are not identical for every column')

        data = [[col_data[row_key] for row_key in row_keys] for col_data in data]

        if col_labels is None:
            col_labels = [str(key) for key in col_keys]
        else:
            col_labels = [str(label) for label in col_labels]
        if row_labels is None:
            row_labels = [str(key) for key in row_keys]
        else:
            row_labels = [str(label) for label in row_labels]

        if corner_label is None:
            corner_label = ''

        col_keys = range(len(data))
        row_keys = range(len(data[0]))
        col_width = [max([len(line) for cell_data in [col_labels[col]] + data[col] for line in str(cell_data).splitlines() ]) for col in col_keys]
        row_labels_width = max([len(line) for row_label in [corner_label] + row_labels for line in row_label.splitlines() ])
        col_labels_height = max([len(label.splitlines()) for label in [corner_label] + col_labels])


        remaining_col_keys = list(col_keys)
        while remaining_col_keys:
            block_col_keys = []
            block_col_width = []
            while remaining_col_keys:
                col_key = remaining_col_keys[0]
                width = col_width[col_key]
                block_width = row_labels_width +3 + sum(block_col_width + [width]) + len(block_col_width)*3 + 3 + 1
                # print block_col_keys, col_key, block_col_width, width, block_width, max_width
                if block_width <= max_width:
                    block_col_keys.append(remaining_col_keys.pop(0))
                    block_col_width.append(width)
                else:
                    break

            line_format = '| %%-%is' % row_labels_width +' | ' + ' | '.join('%%-%is' % width for width in block_col_width) + ' |'
            line_sep_str = '+' + '+'.join(['-' * (width+2) for width in [row_labels_width] + block_col_width])+'+'

            print line_sep_str

            for i in range(col_labels_height):
                line_data = [cell.splitlines()[i] if i < len(cell.splitlines()) else '' for cell in [corner_label] + [col_labels[col_key] for col_key in block_col_keys]]
                print line_format % tuple(line_data)

            print line_sep_str

            for row_key in row_keys:
                row_data = [str(cell) for cell in [row_labels[row_key]] + [data[col_key][row_key] for col_key in block_col_keys]]
                row_height = max([len(cell.splitlines()) for cell in row_data])
                for i in range(row_height):
                    line_data = [cell.splitlines()[i] if i < len(cell.splitlines()) else '' for cell in row_data]
                    print line_format % tuple(line_data)
                if line_sep:
                    print line_sep_str

            if not line_sep: # Make sure we have a bottom line if we didn't already printed one
                    print line_sep_str

    def print_iceboard_table(self, func=None, row_labels=None, grid=False, add_serial=True):
        if not len(self.ib):
            print '[ There are no IceBoards hardware map ]'
            return

        if row_labels is None:
            row_labels = ''
        # if isinstance(row_labels, str):
        #     row_labels = [row_labels]

        orphan_iceboards = [ib for ib in self.ib if not ib.crate or not ib.crate.serial]
        corner_label = 'Standalone\nIceboards'
        # col_labels = ['-'] * len(orphan_iceboards)
        col_labels = ['\nSN%s' % ib.serial for ib in orphan_iceboards]
        local_row_labels = [row_labels]
        data = []
        for ib in orphan_iceboards:
            # cell = 'SN' + ib.serial + '\n' if add_serial else ''
            cell = func(ib) if func else ''
            data.append([cell])
        if data:
            self.print_table(data, row_labels=local_row_labels, col_labels=col_labels, corner_label=corner_label, line_sep=grid)


        valid_crates = [ic for ic in self.ic if ic.serial]

        for crate in valid_crates:
            corner_label = '%s\nCrate #: %s' % (crate.get_id(), crate.crate_number)
            slot_range = range(1, max(self.ic.NUMBER_OF_SLOTS)+1)
            col_labels = ['%i' % (s) for s in slot_range]
            if add_serial:
                for i, slot in enumerate(slot_range):
                   col_labels[i] += '\nSN' + crate.slot[slot].serial

            data = []
            # local_row_labels = [row_labels for crate in valid_crates]
            for slot in slot_range:
                # col_data = []
                if slot in crate.slot.keys():
                    cell = func(crate.slot[slot]) if func else ''
                else:
                    cell = '-'
                # col_data.append(cell)
                data.append([cell])
            if data:
                self.print_table(data, row_labels=row_labels, col_labels=col_labels, corner_label=corner_label, line_sep=grid)

    def print_iceboard_temperatures(self):
        sensor = self.ib[0].TEMPERATURE_SENSOR.MB_FPGA_DIE
        self.print_iceboard_table(lambda ib: '%3.1f' % ib.get_motherboard_temperature(sensor), row_labels='FPGA Die Temp')

    def print_iceboard_power(self):
        self.print_iceboard_table(lambda ib: '%0.1f' % ib.get_total_power())

    def print_iceboard_info(self):
        info = collections.OrderedDict([
            ('MB FPGA Die Temp', lambda ib: '%0.1fC' % (ib.get_motherboard_temperature(ib.TEMPERATURE_SENSOR.MB_FPGA_DIE))),
            ('MB FPGA Temp', lambda ib: '%0.1fC' % (ib.get_motherboard_temperature(ib.TEMPERATURE_SENSOR.MB_FPGA))),
            ('MB ARM Temp', lambda ib: '%0.1fC' % (ib.get_motherboard_temperature(ib.TEMPERATURE_SENSOR.MB_ARM))),
            ('MB PHY Temp', lambda ib: '%0.1fC' % (ib.get_motherboard_temperature(ib.TEMPERATURE_SENSOR.MB_PHY))),
            ('MB POW Temp', lambda ib: '%0.1fC' % (ib.get_motherboard_temperature(ib.TEMPERATURE_SENSOR.MB_POWER))),
            ('MB VCC12V', lambda ib: '%0.1fV@%0.3fA' % (ib.get_motherboard_voltage(ib.RAIL.MB_VCC12V0), ib.get_motherboard_current(ib.RAIL.MB_VCC12V0))),
            ('MB VCC3V3', lambda ib: '%0.1fV@%0.3fA' % (ib.get_motherboard_voltage(ib.RAIL.MB_VCC3V3), ib.get_motherboard_current(ib.RAIL.MB_VCC3V3))),
            ('MB VADJ', lambda ib: '%0.1fV@%0.3fA' % (ib.get_motherboard_voltage(ib.RAIL.MB_VADJ), ib.get_motherboard_current(ib.RAIL.MB_VADJ))),
            ('MB VCC5V5', lambda ib: '%0.1fV@%0.3fA' % (ib.get_motherboard_voltage(ib.RAIL.MB_VCC5V5), ib.get_motherboard_current(ib.RAIL.MB_VCC5V5))),
            ('MB VCC1V0', lambda ib: '%0.1fV@%0.3fA' % (ib.get_motherboard_voltage(ib.RAIL.MB_VCC1V0), ib.get_motherboard_current(ib.RAIL.MB_VCC1V0))),
            ('MB VCC1V0 GTX', lambda ib: '%0.1fV@%0.3fA' % (ib.get_motherboard_voltage(ib.RAIL.MB_VCC1V0_GTX), ib.get_motherboard_current(ib.RAIL.MB_VCC1V0_GTX))),
            ('MB VCC1V2', lambda ib: '%0.1fV@%0.3fA' % (ib.get_motherboard_voltage(ib.RAIL.MB_VCC1V2), ib.get_motherboard_current(ib.RAIL.MB_VCC1V2))),
            ('MB VCC1V5', lambda ib: '%0.1fV@%0.3fA' % (ib.get_motherboard_voltage(ib.RAIL.MB_VCC1V5), ib.get_motherboard_current(ib.RAIL.MB_VCC1V5))),
            ('MB VCC1V8', lambda ib: '%0.1fV@%0.3fA' % (ib.get_motherboard_voltage(ib.RAIL.MB_VCC1V8), ib.get_motherboard_current(ib.RAIL.MB_VCC1V8))),
            ('Mezz 1 VCC12V', lambda ib: ('%0.1fV@%0.3fA' % (ib.get_mezzanine_voltage(ib.RAIL.MEZZ_VCC12V0, 1), ib.get_mezzanine_current(ib.RAIL.MEZZ_VCC12V0, 1)))),
            ('Mezz 1 VCC3V3', lambda ib: ('%0.1fV@%0.3fA' % (ib.get_mezzanine_voltage(ib.RAIL.MEZZ_VCC3V3, 1), ib.get_mezzanine_current(ib.RAIL.MEZZ_VCC3V3, 1)))),
            ('Mezz 1 VADJ', lambda ib: ('%0.1fV@%0.3fA' % (ib.get_mezzanine_voltage(ib.RAIL.MEZZ_VADJ, 1), ib.get_mezzanine_current(ib.RAIL.MEZZ_VADJ, 1)))),
            ('Mezz 2 VCC12V', lambda ib: ('%0.1fV@%0.3fA' % (ib.get_mezzanine_voltage(ib.RAIL.MEZZ_VCC12V0, 2), ib.get_mezzanine_current(ib.RAIL.MEZZ_VCC12V0, 2)))),
            ('Mezz 2 VCC3V3', lambda ib: ('%0.1fV@%0.3fA' % (ib.get_mezzanine_voltage(ib.RAIL.MEZZ_VCC3V3, 2), ib.get_mezzanine_current(ib.RAIL.MEZZ_VCC3V3, 2)))),
            ('Mezz 2 VADJ', lambda ib: ('%0.1fV@%0.3fA' % (ib.get_mezzanine_voltage(ib.RAIL.MEZZ_VADJ, 2), ib.get_mezzanine_current(ib.RAIL.MEZZ_VADJ, 2)))),
            ('MB Total power', lambda ib: '%0.1fW' % ib.get_total_power()),
            ])

        def get_info(ib):
            return '\n'.join(fn(ib) for fn in info.values())

        self.print_iceboard_table(get_info, row_labels='\n'.join(info.keys()))

    def print_iceboard_qsfp(self):
        self.print_iceboard_table(lambda ib: '\n'.join(ib.hw.qsfp.get_serial_number().map(str)), grid=1)


    def print_frame_info(self):
        ts = []
        sid = []

        # get 8 bits of stream ID
        self.HEADER_CAPTURE_DATA_SEL = 0
        self.HEADER_CAPTURE_EN = 1
        self.HEADER_CAPTURE_EN = 0
        for i in range(16):
            self.HEADER_CAPTURE_LANE_SEL = i
            sid.append(self.HEADER_CAPTURE_DATA)

        # get lsb of timestamp
        self.HEADER_CAPTURE_DATA_SEL = 1
        self.HEADER_CAPTURE_EN = 1
        self.HEADER_CAPTURE_EN = 0
        for i in range(16):
            self.HEADER_CAPTURE_LANE_SEL = i
            ts.append(self.HEADER_CAPTURE_DATA)

        for i in range(len(ts)):
            print 'Lane %02i: Stream ID=0x%02x, Frame = 0x%02x (delta = %i)' % (i, sid[i], ts[i], ts[i]-ts[0])

    def plot_crate_temperatures(self, figure_number=1):

        sensor = self.ib[0].TEMPERATURE_SENSOR.MB_FPGA_DIE

        plt.figure(figure_number)
        plt.clf()
        plt.hold(1)
        for ic in self.ic:
            ib = Ccoll(ic.slot.values())
            t = ib.get_motherboard_temperature(sensor)
            s = ib.slot
            avg_temp = np.average(t)
            h = plt.plot(s, t, label=ic.get_id())
            plt.plot([min(s), max(s)], [avg_temp]*2, ':', color=h[0].get_color(), lw=2)
            print '%s: %fdegC' % (ic.get_id(), avg_temp)
        plt.legend(loc='best')
        plt.xlabel('Slot number')
        plt.ylabel('FPGA Die temperature [degC]')
        plt.grid(1)
        plt.title('FPGA die temperatrures for multiple crates')


    def _update_arm_firmware(self, image_filename, power_cycle=True):
        """
        Update the ARM SD card firmware and power cycle all the power supplies. The image must be compressed with bzip2.
        """
        self.ib._update_arm_firmware(image_filename, delay=120)
        if self.ps and power_cycle:
            ps.unlock()
            ps.power_cycle(delay=4)


    def set_adc_delays(self, delay_filename):
        """
        Set ADC delays. delay_filename is the name of the file containing ADC delays for all boards in the array.
        If the file does not exist the default delay table is applied for all boards. If the delay table for a
        a particular board is not in the delay file, the default delay table is applied for all boards.
        """

        if os.path.isfile(delay_filename):
          delays = pickle.load(open(delay_filename, "r"))
          for iceboard in self.ib:
            try:
              iceboard.set_adc_delays_with_check(delays[int(iceboard.serial)])
              self.logger.info("%.32r: Set delays on Iceboard SN%s, SLOT %i, CRATE %r" % (self, iceboard.serial, iceboard.slot, iceboard.crate))
            except:
              self.logger.warning("%.32r: Error reading delays on Iceboard SN%s, SLOT %i, CRATE %r. Using default ADC delays." % (iceboard.serial, iceboard.slot, iceboard.crate))
        else:
          self.logger.warning("%.32r: File %s not found. Using default ADC delays for all the iceboards." % (delay_filename))


def parse_args_as_dict(parser, *args, **kwargs):
    """ Parses arguments like argparse.parse_args(...), with the following differences:
           - The results are returned as a dictionary instead of a namespace.
           - Arguments that have the value ``None`` are not included (they are presumed not to have been specified in the command line)
           - If an argument is part of a group that has the ``sub_dict`` attribute, all the argument values of this group are stored in a subdictionary named by that attribute.
    """

    # Create a dictionary that maps command line arguments to their group name.
    group_map = {action.dest: getattr(group, 'sub_dict', '')
              for group in parser._action_groups
                 for action in group._group_actions}

    args = parser.parse_args(*args, **kwargs)

    args_dict={}
    for k, v in vars(args).items():
        if v is not None:
            sub_dict = group_map[k]
            if sub_dict:  # if a sub dict was specified
                if sub_dict not in args_dict:  # a sub dict if it does not exist
                    args_dict[sub_dict] = {}
                args_dict[sub_dict][k] = v
            else:
                args_dict[k] = v
    return args_dict


def merge_dict(src, dest):
    """ Merge a hierarchy of dictionnaries.
    - Only a dict can be merged with a dict
    - Dicts are merged as follow:
        - If the destination item does not exist is it created from the source
        - If both the source and destination item is a dict then those are merged
        - If only one of the source or destination is a dict there is an error

    """
    def is_list(x):
        return isinstance(dest, collections.Sequence)
    def is_dict(x):
        return isinstance(dest, collections.Mapping)

    logger = logging.getLogger('')

    if is_dict(src) or is_dict(dest):
        # print ' --- merge ', src, 'to', dest
        src = src or {}
        dest = dest or {}
        if is_dict(src) and is_dict(dest):
            for k, v in src.iteritems():
                if k in dest:
                    dest[k] = merge_dict(v, dest[k])
                else:
                    dest[k] = v
        else:
            raise TypeError('Only a mapping can be merged with another mapping')
    elif is_list(src) or is_list(dest):
        if not is_list(src):
            src = [src]
        if not is_list(dest):
            dest = [dest]
        dest.extend(src)
    else:
        logger.warning('%.32s: Overriding  %s with %s' % ('merge_dict', dest, src))
        dest = src
    return dest

def load_yaml_config(object_names):
    """
    Loads a YAML file,
    object_names: String or list of strings describing the name of a YAML files and objects to
       load. Name of objects are specified by preceding them with a semicolon.
       Object hierarchy is separated by '.'. An object starting with '.'
       starts at the same root note as the previous object.

    Returns a dictionary

    Example:
        load_yaml_config('file1.yaml')

        load_yaml_config('file1.yaml:object1 object2')

        load_yaml_config('file1.yaml:object1.subitem1 .subitem2)

    """
        # -------------------------------
    # Load YAML file
    # -------------------------------
    # The YAML file may contain any configuration data that will be
    # accessible by the user, which includes hardware maps that will be
    # extracted below


    if not object_names:
        return {}

    # If the objects are passed as a list of strings, combine those in a single string
    if not isinstance(object_names, str):
        object_names = ' '.join(object_names)  # Combine all strings into a single string

    config = {}
    logger = logging.getLogger('')
    if object_names:
        yaml_args = object_names.split(':')
        yaml_filename = yaml_args[0]
        print yaml_filename
        if len(yaml_args) == 1:
            yaml_objects = ['']
        elif len(yaml_args) == 2:
            yaml_objects = yaml_args[1].split()
        else:
            raise ValueError('Only one filename can be specified')

        logger.info('Loading YAML file %s' % (yaml_filename))
        print 'Loading YAML file %s' % yaml_filename
        with open(yaml_filename, 'rb') as yamlfile:
            yaml = load_yaml(yamlfile)
    else:
            yaml = None
            yaml_objects = []

    # self.hwm = None
    current_root_node = yaml

    for yaml_object_path in yaml_objects:
        yaml_path_items = yaml_object_path.split('.')
        if yaml_path_items[0]:  # If the path does not start with '.', restart from top
            current_root_node = yaml
        current_node = current_root_node
        for path_item in yaml_path_items:
            if path_item:
                if path_item in current_node:
                    current_root_node = current_node
                    current_node = current_node.get(path_item)
                else:
                    raise RuntimeError("Unknown object '%s'" % yaml_object_path)
        logger.info('Loading YAML elements from object %s' % (yaml_object_path))
        print 'Loading YAML elements from object %s' % yaml_object_path

        # if isinstance(node, Session):
        #     self.hwm = self.yaml
        if not isinstance(current_node, dict):
            raise RuntimeError("Target element '%s' must be a dictionary" % yaml_object_path)
        # print 'merging', current_node, 'with', config
        config = merge_dict(current_node, config)
        # # Copy each item of the dictionary into the final dictionary. If an item is a dict and already, merge the fields. Similarly, extend lists.
        # for (k, v) in current_node.items():
        #     if k in config:
        #         arg = config[k]
        #         if isinstance(arg, list) and isinstance(v, list):
        #             arg.extend(v)
        #             # print 'Extended %s=%s' % (k, arg)
        #         elif isinstance(arg, list):
        #             arg.append(v)
        #             # print 'Appended %s=%s' % (k, arg)
        #         else:
        #             # print 'Overwriting argument %s=%s to %s=%s' % (k, arg, k, v)
        #             setattr(config, k, v)
        #     else:
        #         # print 'Creating %s=%s' % (k, v)
        #         config[k] = v
    return config

def validate_config(config, schema_file):
    print 'Loading Schema YAML file %s' % schema_file
    with open(schema_file, 'rb') as yamlfile:
        schema = load_yaml(yamlfile)

    def validate(config, schema):
        for key, info in schema.items():
            type_ = info['type']
            if key not in config:
                config[key] = get(schema, 'default', {})
            value = config[key]
            if isinstance(info, dict) and 'type' not in info:
                validate(config[key], schema[key])
                continue
            try:
                if type_ == 'integer':
                    assert isinstance(value, int) and not ((hasattr(info,'min') and value < info['min']) or (hasattr(info,'max') and value > info['max']))
                elif type_ == 'float':
                    assert isinstance(value, float) and not ((hasattr(info,'min') and value < info['min']) or (hasattr(info,'max') and value > info['max']))
                elif type_ == 'string':
                    assert isinstance(value, str)
                elif type_ == 'ip_addr':
                    socket.inet_aton(value)
                elif type_ == 'int_list':
                    assert isinstance(value, list) and all(isinstance(x, int) for x in value)
            except (AssertionError, socket.error):
                raise ValueError("Value for %s=%s failed the criteria %s" % (key, value, info) )

    validate(config, schema)

log_levels = {'info': logging.INFO, 'debug': logging.DEBUG, 'warn': logging.WARNING, 'error': logging.ERROR}

def add_logging_arguments(parser):
    parser.add_argument('-t', '--log_target', action='store', type=str, default='syslog', help="Logging target ('stream', 'syslog' or a filename)")
    parser.add_argument('-l', '--log_level', action='store', type=str, choices=log_levels, default='debug', help='Logging level')
    parser.add_argument('--sql_log_level', action='store', type=str, choices=log_levels, default='warn', help='SQLAlchemy Logging level')
    parser.add_argument('--stderr_log_level', action='store', type=str, choices=log_levels, default='warn', help='stderr (console) Logging level')

def add_fpga_array_arguments(parser):
    parser.add_argument('--if_ip',           type=str, help='IP address of adapter through which the connection to the FPGA will be established. This is used solely for direct UDP communications with the FPGA. If not specified, the system will use the same interface that communicates with the ARM processor.')
    parser.add_argument('-i', '--iceboards', type=str, nargs='*', help="Space-separated list of iceboards, which can be specified byip address (e.g. 10.10.10.7), hostname (e.g. iceboard0007.local) if a mDNS client is running locally, or by serial number (e.g. 0007 or simply 7) in which case active mDNS discovery will be done")
    parser.add_argument('-c', '--icecrates', type=str, nargs='*', help="Space-separated list of icecrate serial numbers.  Discover and adds all boards in the specified serial number")
    parser.add_argument('--subarrays',       type=int, nargs='*', help='Keep in the hardware map only the boards that are in the specified subarrays. This applies only to iceboards that are specified in a YAML file.')
    parser.add_argument('-x', '--exclude_iceboards', type=str, nargs='*', help="Space-separated list of iceboards serials to exclude ")
    parser.add_argument('--ping',            type=int, help="1: Check if Tuber is responding. 0: Check but ignore. ")
    parser.add_argument('--mdns_timeout',    type=float, help="Time to wait for mDNS discovery replies")
    parser.add_argument('--no_mezz',         action='store_true', help='Do not attempt to auto-detect the mezzanines')
    parser.add_argument('--prog',            type=int, nargs='?', const=1, help='Programs the FPGA if not already programmed. --prog or --prog 1 programs the FPGA if the firmware is not already programmed.  --prog 2 forces the FPGA programming even if the firmware is already programmed')
    parser.add_argument('-b', '--bitfile',   type=str, help='Filename of the bitfile used to to program the FPGAs')
    parser.add_argument('-o', '--open',      type=int, nargs='?', const=1, help='Opens communication with the FPGAs, create the Python objects representing the firmware, and initialize the firmware. --open 0 skips the firmware initialization phase')
    parser.add_argument('--sync_method',     type=str, default='distributed_time', help="Sets the global syncing method ('distributed_time', 'centralized_time_trigger', 'centralized_soft_trigger', 'local_soft_trigger')")
    parser.add_argument('--sync_source',     type=str, default='bp_trig', help="Sets the global syncing source ('bp_gpio_int', 'bp_time', 'bp_trig')")
    parser.add_argument('-m', '--mode',     type=str, default=None, help="Operational mode ('shuffle16', 'shuffle256', 'shuffle512'). If not specified, set_operational_mode() is not called.")
    parser.add_argument('-f', '--frames_per_packet', '--fpp',     type=int, default=2, help="Number of frames per packeet. Default=2.")
    parser.add_argument('-u', '--udp_retries',     type=int, default=3, help="Number of times UDP packet transmission to the FPGA will be retried.")

def setup_logging(log_target='syslog', log_level='debug', sql_log_level='warn', stderr_log_level='warn'):
    # Make sure SQLAlchemy does not log too much
    sql_logger = logging.getLogger('sqlalchemy.engine.base.Engine')
    sql_logger.setLevel(log_levels[sql_log_level])

    # Set-up main loggers
    if log_target == 'stream':
        log_handler = logging.StreamHandler()
    elif log_target == 'syslog':
        log_handler = logging.handlers.SysLogHandler()
    else:
        log_handler = logging.FileHandler(log_target)

    logger = logging.getLogger('')
    logger.handlers = []  # Clear all existing handlers
    logger.setLevel(logging.DEBUG)  # pass all messages to the handlers which will filter what they want

    log_handler.setLevel(log_levels[log_level])
    logger.addHandler(log_handler)

    stream_handler = logging.StreamHandler()
    stream_handler.setLevel(log_levels[stderr_log_level])
    logger.addHandler(stream_handler)
    return logger

def GPUArray(gpu_nodes=[]):
        # Create GPU node array
        if gpu_nodes:
            print gpu_nodes
            return Ccoll(GpuNodeHandler(hostname=hostname) for hostname in gpu_nodes)
        else:
            return Ccoll([])

    # Create Power Supply array
def PSArray(power_supplies=[]):
        if power_supplies:
            ps = Ccoll(AgilentN5764AHandler(hostname=hostname) for hostname in power_supplies)
            ps.open()
            return ps
        else:
            return Ccoll([])

def create_fpga_array(args=None):
    """
    Creates FPGAArray object interactively from the command line and/or a YAML
    configuration file, mainly for debugging and testing. All command-line
    options can also be specified directly in the YAML file.

    The function can also create simple GPU nodes and power supply objects to
    assist testing of the FPGA array.

    The hardware map describing all the components of the FPGA array
    (motherboards, backplanes, mezzanines) can be specified by explicitrly
    instantiating the corresponding objects in the YAML file (e.g.
    IceBoardPlus!{...}).

    Alternatively, the hardware can  be specified  using the command line
    arguments or their equivalent entries in the configuration file, which
    allow those objects to be created from the motherboard IP address,
    hostname or serial number, or just the crate serial number. When serial
    numbers are specified, boards and crates and are looked up on the locan
    network using mDNS.

    Examples:
        create_fpga_array --iceboards 10.10.10.5 10.10.10.6   # Creates  an array of 2 boards at specified IP addresses
        create_fpga_array --iceboards iceboard0005.local iceboard0006.local   # Creates  an array of 2 boards at specified hostname (assuming the host computer runs a mDNS client)
        create_fpga_array --iceboards 0005 0006   # Creates  an array of 2 boards with specified serial numbers (resolved using a mDNS request on the network)
        create_fpga_array --iceboards 5 6   # Same as above. Works only with purely numeric serial numbers.
        create_fpga_array --icecrates MGK7BP16_003 MGK7BP16_007  # Load all boards in crate serial number 003 and 007
        create_fpga_array --icecrates 3 7  # Same as above. MGK7BP16-type backplane is assumed by default

    In the configuration file, some parameters are grouped in the following sub-dictionaries:

    root object:
        logging:     # Contains all the parameters related to logging
        fpga_array:  # Contains all the parameters related to the creation and
                     # initialization of the FPGA motherboards, crates and mezzanines
        gpu_array:   # Contains all the parameters related to the creation and
                     # initialization of the GPU nodes
        power_supply_array:  # Contains all the parameters related to the creation
                             # and initialization of the power supplies

    Example:
        my_config:
            fpga_array:
                iceboards: ["10.10.10.5", "10.10.10.6"]  # or any other syntax accepted by the comamnd line
                icecrates: [3, 7]
                ...
            logging:
                log_target: "syslog"
            ...

    Generic parameters (root dict)
    ------------------

    yaml: Name of a YAML configuration file to load. One or more root object
       can be specified, in which case the filename and the list of root
       objects must be separated by a single ':'. If multiple root objects are
       specified, they are all combined and lists or dictionaries with similar
       names are all combined.

       Objects can be specified hierarchically using the '.' hierarchy
       separator. An object starting with '.' starts at the same node level as
       the previous object.

    Example:
        --yaml file1.yaml # Load config from the top node of the file
        --yaml file1.yaml:site1 # Load  config from the site1 element
        --yaml file1.yaml:site1 site2# Load config by combining the elements of site1 and site2 objects
        --yaml file1.yaml:site1.boards .gpus .ps  # combine site1.boards, site1.gpus and site1.ps


    FPGA array parameters (``fpga_array`` sub-dict)
    ---------------------
    Here is a summary of the FPGA array creation parameters. Detailed
    description of each parameter is profided in the ``FPGAArray`` object.

        hwm: Contains a hardware map object (config file only, created with HardwareMap! object)
        iceboards: List of IceBoards (IP, hostnames or serial numbers) to add to the hardware map. Their connected IceCrate and Mezzanine is also automatically added.
        icecrates: List of IceCrates (serial numbers) to add to the hardware map. Adds all IceBoards in them.
        exclude_iceboards: Remove the specified IceBoards (serial numbers) from the hardware map.
        mdns_timeout: Time to wait for IceBoard to responds to mDNS queries
        no_mezz: Do not discover nor initialize the mezzanine on the IceBoard
        subarrays: Keep only iceboards that are in the specified subarrays (applicable only to objects created explicitely in the configuration file)
        ping: Keep only boards that respond to requests

        bitfile: pathname of the file containing the CHIME FPGA bitstream
        prog: Configures all the FPGAs in the array. If ``prog 1`` is given, forces programming even if the firmware is already loaded.
        open: Establish communication with the FPGA and Initializes the FPGA firmware and the corresponding Python modules.
        if_ip: address of the interface used to communicate with the FPGA. If not specified, the same interface as the one used for communicate with the ARM processor is used.

        sampling_frequency: Specifies the sampling frequency of the CHIME ADC mezzanine, in Hz (typically 800 MHz)
        reference_frequency: Specifies the frequency of the system's reference clock in Hz (typically 10 MHz)
        data_width: Bit width used after the channelizer's scaler (4 or 8)
        sync_method: string describing the method used to synchronize all the boards in the array
        sync_source: string describing the source of the synchronization signal.

    GPU Array parameters (``gpu_array`` sub_dict)
    --------------------
        gpu_nodes: list of GPU nodes (IP addresses or hostnames) for which GPU node objects are to be created.


    Power Supply Array parameters (``ps_array`` sub_dict)
    -----------------------------
        power_supplies: list of GPU nodes (IP addresses or hostnames) for which power supply objects are to be created.

    Logging parameters: (``logging`` sub-dict)
    -------------------
        log_target : String indicating the logging target (default = 'syslog'). May be
            - 'stream' : logs on stdout (not recommended in interactive sessions)
            - 'syslog': logs on Syslog on localhost
            - any other string: logs to a file specified by the string

        log_level : String indicating the logging level. May be 'info',
            'error', 'warn' , 'debug'. default is 'debug'.

        sql_log_level : String indicating SQLAlchemy logging level. Same
            values as ``log_level``. Defaults to 'warn'.

        stderr_log_level : String indicating what messages to log on stderr
           (usually the console) in addition to the main log target. Is usually
           used to make sure that important messages (warnings and errors) are
           seen immediately by the interactive operator. Values are the same as
           ``log_level``. Defaults to 'warn'.

    """
    # -------------------------------
    # Parse command line arguments
    # -------------------------------
    parser = argparse.ArgumentParser(description=__doc__.split('\n')[0]) # description is the first line of the docstring of this module

    # Add logging-related command-line parameters
    logging_group = parser.add_argument_group('logging parameters', 'Specify how and where the logging is done')
    logging_group.sub_dict = 'logging'  # group all arguments in this group in a sub dictionary with this name
    add_logging_arguments(logging_group)


    # Add FPGA Array-related command-line parameters
    fpga_group = parser.add_argument_group('FPGA Array parameters', 'Allows interactive creation of a hardware map and initialization of all its components')
    fpga_group.sub_dict = 'fpga_array'  # group all arguments in this group in a sub dictionary with this name
    add_fpga_array_arguments(fpga_group)

    gpu_group = parser.add_argument_group('GPU Array parameters', 'Allows interactive creation of GPU nodes')
    gpu_group.sub_dict = 'gpu_array'  # group all arguments in this group in a sub dictionary with this name
    gpu_group.add_argument('-n', '--gpu_nodes', type=str, nargs='+',  help='List of IP address or hostnames of the GPU node objects to be created.')

    ps_group = parser.add_argument_group('Power Supply Array parameters', 'Allows interactive creation of Power Supply objects')
    ps_group.sub_dict = 'power_supply_array'  # group all arguments in this group in a sub dictionary with this name
    ps_group.add_argument('-p', '--power_supplies', type=str, nargs='+', help='List of IP address or hostnames of the power supply objects (Agilent_N5764A) to be created.')

    # Add generic command-line parameters
    parser.add_argument('-y', '--yaml',  type=str, nargs='+',   help='YAML configuration file name, optionally followed by object names in that file.')
    args = parse_args_as_dict(parser)  # Parse command-line arguments as a dict, with arguments groups stored in separate sub dictionaries

    # -------------------------------
    # Load configuration file
    # -------------------------------
    config = load_yaml_config(args.pop('yaml', None))  # Load YAML config
    config = merge_dict(args, config)     # Add command line arguments to config

    logger = setup_logging(**config.get('logging', {}))
    fpga_array = FPGAArray(**config.get('fpga_array', {}))     # Create FPGA array
    gpu_array = GPUArray(**config.get('gpu_array', {}))     # Create FPGA array
    ps_array = PSArray(**config.get('power_supply_array', {}))     # Create FPGA array

    return config, fpga_array, gpu_array, ps_array



if __name__ == '__main__':
    (config, ca, nodes, ps) = create_fpga_array()

    # -------------------------------
    # Bring some key objects into the current namespace to facilitate interactive use
    # -------------------------------
    hwm = ca.hwm
    ib = ca.ib
    c = ca.ib
    ic = ca.ic
