(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "Sdram_cmd")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 023R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "Sdram_cmd")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[9\]/CLK  SD_rdAddr_row\[9\]/Q  SD_rdAddr_row_RNITMU9\[9\]/B  SD_rdAddr_row_RNITMU9\[9\]/Y  SD_rdAddr_row_RNILPSJ\[5\]/A  SD_rdAddr_row_RNILPSJ\[5\]/Y  SD_rdAddr_row_RNILI552\[4\]/B  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[2\]/CLK  SD_rdAddr_row\[2\]/Q  SD_rdAddr_row_RNIFUS9\[1\]/B  SD_rdAddr_row_RNIFUS9\[1\]/Y  SD_rdAddr_row_RNIPIBL\[11\]/A  SD_rdAddr_row_RNIPIBL\[11\]/Y  SD_rdAddr_row_RNILI552\[4\]/A  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[8\]/CLK  SD_rdAddr_row\[8\]/Q  SD_rdAddr_row_RNITMU9\[9\]/A  SD_rdAddr_row_RNITMU9\[9\]/Y  SD_rdAddr_row_RNILPSJ\[5\]/A  SD_rdAddr_row_RNILPSJ\[5\]/Y  SD_rdAddr_row_RNILI552\[4\]/B  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[3\]/CLK  SD_rdAddr_row\[3\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/B  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[1\]/CLK  SD_rdAddr_row\[1\]/Q  SD_rdAddr_row_RNIFUS9\[1\]/A  SD_rdAddr_row_RNIFUS9\[1\]/Y  SD_rdAddr_row_RNIPIBL\[11\]/A  SD_rdAddr_row_RNIPIBL\[11\]/Y  SD_rdAddr_row_RNILI552\[4\]/A  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[12\]/CLK  SD_rdAddr_row\[12\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/C  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[4\]/CLK  SD_rdAddr_row\[4\]/Q  SD_rdAddr_row_RNI76TR\[4\]/C  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[5\]/CLK  SD_rdAddr_row\[5\]/Q  SD_rdAddr_row_RNILPSJ\[5\]/C  SD_rdAddr_row_RNILPSJ\[5\]/Y  SD_rdAddr_row_RNILI552\[4\]/B  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  SD_rdAddr_row_RNO\[10\]/A  SD_rdAddr_row_RNO\[10\]/Y  SD_rdAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[6\]/CLK  SD_rdAddr_row\[6\]/Q  SD_rdAddr_row_RNI76TR\[4\]/B  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[11\]/CLK  SD_rdAddr_row\[11\]/Q  SD_rdAddr_row_RNIPIBL\[11\]/C  SD_rdAddr_row_RNIPIBL\[11\]/Y  SD_rdAddr_row_RNILI552\[4\]/A  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  SD_wrAddr_row_RNO\[10\]/A  SD_wrAddr_row_RNO\[10\]/Y  SD_wrAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[7\]/CLK  SD_rdAddr_row\[7\]/Q  SD_rdAddr_row_RNILPSJ\[5\]/B  SD_rdAddr_row_RNILPSJ\[5\]/Y  SD_rdAddr_row_RNILI552\[4\]/B  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[0\]/CLK  SD_rdAddr_row\[0\]/Q  SD_rdAddr_row_RNIPIBL\[11\]/B  SD_rdAddr_row_RNIPIBL\[11\]/Y  SD_rdAddr_row_RNILI552\[4\]/A  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_rdAddr_row_RNO\[12\]/A  SD_rdAddr_row_RNO\[12\]/Y  SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I34_un1_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I34_un1_Y/Y  SD_wrAddr_row_RNO\[9\]/B  SD_wrAddr_row_RNO\[9\]/Y  SD_wrAddr_row\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I34_un1_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I34_un1_Y/Y  SD_rdAddr_row_RNO\[9\]/B  SD_rdAddr_row_RNO\[9\]/Y  SD_rdAddr_row\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[11\]/CLK  SD_wrAddr_row\[11\]/Q  SD_wrAddr_row_RNI52N3\[9\]/B  SD_wrAddr_row_RNI52N3\[9\]/Y  SD_wrAddr_row_RNIRPL5\[5\]/A  SD_wrAddr_row_RNIRPL5\[5\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/B  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[3\]/CLK  SD_wrAddr_row\[3\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/A  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[6\]/CLK  SD_wrAddr_row\[6\]/Q  SD_wrAddr_row_RNIKFU1\[4\]/B  SD_wrAddr_row_RNIKFU1\[4\]/Y  SD_wrAddr_row_RNIHLK5\[10\]/B  SD_wrAddr_row_RNIHLK5\[10\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/A  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[9\]/CLK  SD_wrAddr_row\[9\]/Q  SD_wrAddr_row_RNI52N3\[9\]/A  SD_wrAddr_row_RNI52N3\[9\]/Y  SD_wrAddr_row_RNIRPL5\[5\]/A  SD_wrAddr_row_RNIRPL5\[5\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/B  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[4\]/CLK  SD_wrAddr_row\[4\]/Q  SD_wrAddr_row_RNIKFU1\[4\]/A  SD_wrAddr_row_RNIKFU1\[4\]/Y  SD_wrAddr_row_RNIHLK5\[10\]/B  SD_wrAddr_row_RNIHLK5\[10\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/A  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[12\]/CLK  SD_wrAddr_row\[12\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/B  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIJ022\[10\]/A  SD_WrAddr_col_RNIJ022\[10\]/Y  SD_WrAddr_col_RNI7PVJ\[10\]/A  SD_WrAddr_col_RNI7PVJ\[10\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_wrAddr_row_RNO\[3\]/B  SD_wrAddr_row_RNO\[3\]/Y  SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  SD_WrAddr_col_RNI7PVJ\[10\]/B  SD_WrAddr_col_RNI7PVJ\[10\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_wrAddr_row_RNO\[3\]/B  SD_wrAddr_row_RNO\[3\]/Y  SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[10\]/CLK  SD_rdAddr_col\[10\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_2/C  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_3/C  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_3/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  SD_rdAddr_col_RNI0INA2\[10\]/A  SD_rdAddr_col_RNI0INA2\[10\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I0_CO1/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I0_CO1/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_rdAddr_row_RNO\[3\]/B  SD_rdAddr_row_RNO\[3\]/Y  SD_rdAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[5\]/CLK  SD_WrAddr_col\[5\]/Q  SD_WrAddr_col_RNI5F2\[5\]/A  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIJ022\[10\]/A  SD_WrAddr_col_RNIJ022\[10\]/Y  SD_WrAddr_col_RNI7PVJ\[10\]/A  SD_WrAddr_col_RNI7PVJ\[10\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_wrAddr_row_RNO\[3\]/B  SD_wrAddr_row_RNO\[3\]/Y  SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[8\]/CLK  SD_WrAddr_col\[8\]/Q  SD_WrAddr_col_RNI9V2\[7\]/B  SD_WrAddr_col_RNI9V2\[7\]/Y  SD_WrAddr_col_RNIEE5\[5\]/A  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIJ022\[10\]/A  SD_WrAddr_col_RNIJ022\[10\]/Y  SD_WrAddr_col_RNI7PVJ\[10\]/A  SD_WrAddr_col_RNI7PVJ\[10\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_wrAddr_row_RNO\[3\]/B  SD_wrAddr_row_RNO\[3\]/Y  SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  SD_rdAddr_row_RNO\[8\]/B  SD_rdAddr_row_RNO\[8\]/Y  SD_rdAddr_row\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNIKUCL\[10\]/B  SD_rdAddr_col_RNIKUCL\[10\]/Y  SD_rdAddr_col\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNIKUCL\[10\]/B  SD_rdAddr_col_RNIKUCL\[10\]/Y  SD_rdAddr_col\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNIKUCL\[10\]/B  SD_rdAddr_col_RNIKUCL\[10\]/Y  SD_rdAddr_col\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNIKUCL\[10\]/B  SD_rdAddr_col_RNIKUCL\[10\]/Y  SD_rdAddr_col\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNIKUCL\[10\]/B  SD_rdAddr_col_RNIKUCL\[10\]/Y  SD_rdAddr_col\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNIKUCL\[10\]/B  SD_rdAddr_col_RNIKUCL\[10\]/Y  SD_rdAddr_col\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I32_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I32_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I35_un1_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I35_un1_Y/Y  SD_wrAddr_row_RNO\[7\]/B  SD_wrAddr_row_RNO\[7\]/Y  SD_wrAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I32_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I32_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I35_un1_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I35_un1_Y/Y  SD_rdAddr_row_RNO\[7\]/B  SD_rdAddr_row_RNO\[7\]/Y  SD_rdAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  SD_wrAddr_row_RNO\[8\]/B  SD_wrAddr_row_RNO\[8\]/Y  SD_wrAddr_row\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[7\]/CLK  SD_WrAddr_col\[7\]/Q  SD_WrAddr_col_RNI9V2\[7\]/A  SD_WrAddr_col_RNI9V2\[7\]/Y  SD_WrAddr_col_RNIEE5\[5\]/A  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIJ022\[10\]/A  SD_WrAddr_col_RNIJ022\[10\]/Y  SD_WrAddr_col_RNI7PVJ\[10\]/A  SD_WrAddr_col_RNI7PVJ\[10\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_wrAddr_row_RNO\[3\]/B  SD_wrAddr_row_RNO\[3\]/Y  SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[10\]/CLK  SD_WrAddr_col\[10\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_1/C  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_2/C  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_2/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[8\]/CLK  SD_wrAddr_row\[8\]/Q  SD_wrAddr_row_RNI89J6\[8\]/C  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[3\]/CLK  SD_rdAddr_row\[3\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_3/C  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_3/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[0\]/CLK  SD_wrAddr_row\[0\]/Q  SD_wrAddr_row_RNI89J6\[8\]/B  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[0\]/CLK  SD_rdAddr_row\[0\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_2/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_3/C  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_3/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[5\]/CLK  SD_wrAddr_row\[5\]/Q  SD_wrAddr_row_RNIRPL5\[5\]/C  SD_wrAddr_row_RNIRPL5\[5\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/B  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[9\]/CLK  SD_WrAddr_col\[9\]/Q  SD_WrAddr_col_RNINK3\[4\]/C  SD_WrAddr_col_RNINK3\[4\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/C  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[2\]/CLK  SD_wrAddr_row\[2\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_1/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_2/C  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_2/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[3\]/CLK  SD_wrAddr_row\[3\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_1/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_2/C  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_2/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[4\]/CLK  SD_WrAddr_col\[4\]/Q  SD_WrAddr_col_RNINK3\[4\]/B  SD_WrAddr_col_RNINK3\[4\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/C  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIJ022\[10\]/A  SD_WrAddr_col_RNIJ022\[10\]/Y  SD_WrAddr_col_RNI7PVJ\[10\]/A  SD_WrAddr_col_RNI7PVJ\[10\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  SD_wrAddr_row_RNO\[2\]/B  SD_wrAddr_row_RNO\[2\]/Y  SD_wrAddr_row\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[2\]/CLK  SD_wrAddr_row\[2\]/Q  SD_wrAddr_row_RNIHLK5\[10\]/C  SD_wrAddr_row_RNIHLK5\[10\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/A  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[3\]/CLK  SD_WrAddr_col\[3\]/Q  SD_WrAddr_col_RNINK3\[4\]/A  SD_WrAddr_col_RNINK3\[4\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/C  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[10\]/CLK  SD_wrAddr_row\[10\]/Q  SD_wrAddr_row_RNIHLK5\[10\]/A  SD_wrAddr_row_RNIHLK5\[10\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/A  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[7\]/CLK  SD_wrAddr_row\[7\]/Q  SD_wrAddr_row_RNIRPL5\[5\]/B  SD_wrAddr_row_RNIRPL5\[5\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/B  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  SD_rdAddr_col_RNI0INA2\[10\]/A  SD_rdAddr_col_RNI0INA2\[10\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I0_CO1/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I0_CO1/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  SD_rdAddr_row_RNO\[2\]/B  SD_rdAddr_row_RNO\[2\]/Y  SD_rdAddr_row\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I32_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I32_Y/Y  SD_wrAddr_row_RNO\[6\]/B  SD_wrAddr_row_RNO\[6\]/Y  SD_wrAddr_row\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I32_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I32_Y/Y  SD_rdAddr_row_RNO\[6\]/B  SD_rdAddr_row_RNO\[6\]/Y  SD_rdAddr_row\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I36_un1_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I36_un1_Y/Y  SD_wrAddr_row_RNO\[5\]/B  SD_wrAddr_row_RNO\[5\]/Y  SD_wrAddr_row\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I36_un1_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I36_un1_Y/Y  SD_rdAddr_row_RNO\[5\]/B  SD_rdAddr_row_RNO\[5\]/Y  SD_rdAddr_row\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNO\[7\]/C  SD_rdAddr_col_RNO\[7\]/Y  SD_rdAddr_col\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNO\[10\]/C  SD_rdAddr_col_RNO\[10\]/Y  SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[1\]/CLK  SD_rdAddr_row\[1\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_3/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_3/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNO\[3\]/B  SD_rdAddr_col_RNO\[3\]/Y  SD_rdAddr_col\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[0\]/CLK  SD_wrAddr_row\[0\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_2/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_2/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIJ022\[10\]/A  SD_WrAddr_col_RNIJ022\[10\]/Y  SD_WrAddr_col_RNI7PVJ\[10\]/A  SD_WrAddr_col_RNI7PVJ\[10\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  SD_wrAddr_row_RNO\[1\]/B  SD_wrAddr_row_RNO\[1\]/Y  SD_wrAddr_row\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[2\]/CLK  SD_rdAddr_row\[2\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_3/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2_3/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_2/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_2/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e_4/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNO\[4\]/C  SD_rdAddr_col_RNO\[4\]/Y  SD_rdAddr_col\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNO\[5\]/C  SD_rdAddr_col_RNO\[5\]/Y  SD_rdAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNO\[6\]/C  SD_rdAddr_col_RNO\[6\]/Y  SD_rdAddr_col\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNO\[9\]/C  SD_rdAddr_col_RNO\[9\]/Y  SD_rdAddr_col\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNO\[8\]/C  SD_rdAddr_col_RNO\[8\]/Y  SD_rdAddr_col\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[9\]/CLK  SD_WrAddr_col\[9\]/Q  SD_WrAddr_col_RNINK3\[4\]/C  SD_WrAddr_col_RNINK3\[4\]/Y  SD_WrAddr_col_RNIJ022\[10\]/B  SD_WrAddr_col_RNIJ022\[10\]/Y  SD_WrAddr_col_RNI7PVJ\[10\]/A  SD_WrAddr_col_RNI7PVJ\[10\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_wrAddr_row_RNO\[3\]/B  SD_wrAddr_row_RNO\[3\]/Y  SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  SD_rdAddr_col_RNI0INA2\[10\]/A  SD_rdAddr_col_RNI0INA2\[10\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I0_CO1/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I0_CO1/Y  SD_rdAddr_row_RNO\[1\]/B  SD_rdAddr_row_RNO\[1\]/Y  SD_rdAddr_row\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT LVDS_enReg/CLK  LVDS_enReg/Q  LVDS_enReg_RNIGUNA/A  LVDS_enReg_RNIGUNA/Y  LVDS_enReg_RNIOTEE/A  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_col_RNI3T0K\[10\]/B  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNIKUCL\[10\]/B  SD_rdAddr_col_RNIKUCL\[10\]/Y  SD_rdAddr_col\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_m3_e/Y  SD_wrAddr_row_RNO\[4\]/B  SD_wrAddr_row_RNO\[4\]/Y  SD_wrAddr_row\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_m1_0_a2/Y  SD_rdAddr_row_RNO\[4\]/B  SD_rdAddr_row_RNO\[4\]/Y  SD_rdAddr_row\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIRVO5\[10\]/A  SD_WrAddr_col_RNIRVO5\[10\]/Y  SD_WrAddr_col_RNO\[5\]/C  SD_WrAddr_col_RNO\[5\]/Y  SD_WrAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[4\]/CLK  SD_rdAddr_row\[4\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I8_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I8_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/C  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[10\]/CLK  SD_WrAddr_col\[10\]/Q  SD_WrAddr_col_RNISBU1\[10\]/A  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIJ022\[10\]/A  SD_WrAddr_col_RNIJ022\[10\]/Y  SD_WrAddr_col_RNI7PVJ\[10\]/A  SD_WrAddr_col_RNI7PVJ\[10\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_wrAddr_row_RNO\[3\]/B  SD_wrAddr_row_RNO\[3\]/Y  SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIJ022\[10\]/A  SD_WrAddr_col_RNIJ022\[10\]/Y  SD_WrAddr_col_RNI7PVJ\[10\]/A  SD_WrAddr_col_RNI7PVJ\[10\]/Y  SD_wrAddr_row_RNO\[0\]/A  SD_wrAddr_row_RNO\[0\]/Y  SD_wrAddr_row\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIJ022\[10\]/A  SD_WrAddr_col_RNIJ022\[10\]/Y  SD_wrAddr_row_RNO_0\[11\]/B  SD_wrAddr_row_RNO_0\[11\]/Y  SD_wrAddr_row_RNO\[11\]/B  SD_wrAddr_row_RNO\[11\]/Y  SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[5\]/CLK  SD_rdAddr_row\[5\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I8_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I8_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/C  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I47_Y_0_0/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I47_Y_0_0/Y  SD_wrAddr_row_RNO\[10\]/B  SD_wrAddr_row_RNO\[10\]/Y  SD_wrAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I49_Y_0_0/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I49_Y_0_0/Y  SD_wrAddr_row_RNO\[12\]/B  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[3\]/CLK  SD_rdAddr_col\[3\]/Q  SD_rdAddr_col_RNI3C18\[3\]/B  SD_rdAddr_col_RNI3C18\[3\]/Y  SD_rdAddr_col_RNI682C\[5\]/B  SD_rdAddr_col_RNI682C\[5\]/Y  SD_rdAddr_col_RNIFC4K\[7\]/A  SD_rdAddr_col_RNIFC4K\[7\]/Y  SD_rdAddr_col_RNILK5O\[8\]/B  SD_rdAddr_col_RNILK5O\[8\]/Y  SD_rdAddr_col_RNO_0\[10\]/B  SD_rdAddr_col_RNO_0\[10\]/Y  SD_rdAddr_col_RNO\[10\]/A  SD_rdAddr_col_RNO\[10\]/Y  SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[3\]/CLK  SD_WrAddr_col\[3\]/Q  SD_WrAddr_col_RNIJ43\[5\]/A  SD_WrAddr_col_RNIJ43\[5\]/Y  SD_WrAddr_col_RNI6E4\[6\]/B  SD_WrAddr_col_RNI6E4\[6\]/Y  SD_WrAddr_col_RNIQR5\[7\]/B  SD_WrAddr_col_RNIQR5\[7\]/Y  SD_WrAddr_col_RNIFD7\[8\]/B  SD_WrAddr_col_RNIFD7\[8\]/Y  SD_WrAddr_col_RNI539\[9\]/B  SD_WrAddr_col_RNI539\[9\]/Y  SD_WrAddr_col_RNO\[10\]/A  SD_WrAddr_col_RNO\[10\]/Y  SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[4\]/CLK  SD_WrAddr_col\[4\]/Q  SD_WrAddr_col_RNIJ43\[5\]/B  SD_WrAddr_col_RNIJ43\[5\]/Y  SD_WrAddr_col_RNI6E4\[6\]/B  SD_WrAddr_col_RNI6E4\[6\]/Y  SD_WrAddr_col_RNIQR5\[7\]/B  SD_WrAddr_col_RNIQR5\[7\]/Y  SD_WrAddr_col_RNIFD7\[8\]/B  SD_WrAddr_col_RNIFD7\[8\]/Y  SD_WrAddr_col_RNI539\[9\]/B  SD_WrAddr_col_RNI539\[9\]/Y  SD_WrAddr_col_RNO\[10\]/A  SD_WrAddr_col_RNO\[10\]/Y  SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIRVO5\[10\]/A  SD_WrAddr_col_RNIRVO5\[10\]/Y  SD_WrAddr_col_RNO\[3\]/A  SD_WrAddr_col_RNO\[3\]/Y  SD_WrAddr_col\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIRVO5\[10\]/A  SD_WrAddr_col_RNIRVO5\[10\]/Y  SD_WrAddr_col_RNO\[10\]/C  SD_WrAddr_col_RNO\[10\]/Y  SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIRVO5\[10\]/A  SD_WrAddr_col_RNIRVO5\[10\]/Y  SD_WrAddr_col_RNO\[6\]/C  SD_WrAddr_col_RNO\[6\]/Y  SD_WrAddr_col\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIRVO5\[10\]/A  SD_WrAddr_col_RNIRVO5\[10\]/Y  SD_WrAddr_col_RNO\[7\]/C  SD_WrAddr_col_RNO\[7\]/Y  SD_WrAddr_col\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIRVO5\[10\]/A  SD_WrAddr_col_RNIRVO5\[10\]/Y  SD_WrAddr_col_RNO\[8\]/C  SD_WrAddr_col_RNO\[8\]/Y  SD_WrAddr_col\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIRVO5\[10\]/A  SD_WrAddr_col_RNIRVO5\[10\]/Y  SD_WrAddr_col_RNO\[9\]/C  SD_WrAddr_col_RNO\[9\]/Y  SD_WrAddr_col\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  SD_WrAddr_col_RNIRVO5\[10\]/A  SD_WrAddr_col_RNIRVO5\[10\]/Y  SD_WrAddr_col_RNO\[4\]/C  SD_WrAddr_col_RNO\[4\]/Y  SD_WrAddr_col\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/C  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[5\]/CLK  SD_WrAddr_col\[5\]/Q  SD_WrAddr_col_RNIJ43\[5\]/C  SD_WrAddr_col_RNIJ43\[5\]/Y  SD_WrAddr_col_RNI6E4\[6\]/B  SD_WrAddr_col_RNI6E4\[6\]/Y  SD_WrAddr_col_RNIQR5\[7\]/B  SD_WrAddr_col_RNIQR5\[7\]/Y  SD_WrAddr_col_RNIFD7\[8\]/B  SD_WrAddr_col_RNIFD7\[8\]/Y  SD_WrAddr_col_RNI539\[9\]/B  SD_WrAddr_col_RNI539\[9\]/Y  SD_WrAddr_col_RNO\[10\]/A  SD_WrAddr_col_RNO\[10\]/Y  SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[4\]/CLK  SD_rdAddr_col\[4\]/Q  SD_rdAddr_col_RNI3C18\[3\]/A  SD_rdAddr_col_RNI3C18\[3\]/Y  SD_rdAddr_col_RNI682C\[5\]/B  SD_rdAddr_col_RNI682C\[5\]/Y  SD_rdAddr_col_RNIFC4K\[7\]/A  SD_rdAddr_col_RNIFC4K\[7\]/Y  SD_rdAddr_col_RNILK5O\[8\]/B  SD_rdAddr_col_RNILK5O\[8\]/Y  SD_rdAddr_col_RNO_0\[10\]/B  SD_rdAddr_col_RNO_0\[10\]/Y  SD_rdAddr_col_RNO\[10\]/A  SD_rdAddr_col_RNO\[10\]/Y  SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I48_Y_0_0/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I48_Y_0_0/Y  SD_rdAddr_row_RNO\[11\]/B  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I47_Y_0_0/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I47_Y_0_0/Y  SD_rdAddr_row_RNO\[10\]/B  SD_rdAddr_row_RNO\[10\]/Y  SD_rdAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I49_Y_0_0/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I49_Y_0_0/Y  SD_rdAddr_row_RNO\[12\]/B  SD_rdAddr_row_RNO\[12\]/Y  SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  SD_wrAddr_row_RNO_0\[11\]/C  SD_wrAddr_row_RNO_0\[11\]/Y  SD_wrAddr_row_RNO\[11\]/B  SD_wrAddr_row_RNO\[11\]/Y  SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[3\]/CLK  SD_WrAddr_col\[3\]/Q  SD_WrAddr_col_RNIJ43\[5\]/A  SD_WrAddr_col_RNIJ43\[5\]/Y  SD_WrAddr_col_RNI6E4\[6\]/B  SD_WrAddr_col_RNI6E4\[6\]/Y  SD_WrAddr_col_RNIQR5\[7\]/B  SD_WrAddr_col_RNIQR5\[7\]/Y  SD_WrAddr_col_RNIFD7\[8\]/B  SD_WrAddr_col_RNIFD7\[8\]/Y  SD_WrAddr_col_RNI539\[9\]/B  SD_WrAddr_col_RNI539\[9\]/Y  wrrow_end_RNO/A  wrrow_end_RNO/Y  wrrow_end/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/C  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_rdAddr_row_RNO\[12\]/A  SD_rdAddr_row_RNO\[12\]/Y  SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  SD_rdAddr_col_RNI0INA2\[10\]/A  SD_rdAddr_col_RNI0INA2\[10\]/Y  SD_rdAddr_row_RNO\[0\]/A  SD_rdAddr_row_RNO\[0\]/Y  SD_rdAddr_row\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  SD_rdAddr_row_RNIHBVH\[12\]/A  SD_rdAddr_row_RNIHBVH\[12\]/Y  SD_rdAddr_row_RNI76TR\[4\]/A  SD_rdAddr_row_RNI76TR\[4\]/Y  SD_rdAddr_row_RNILI552\[4\]/C  SD_rdAddr_row_RNILI552\[4\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/C  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[4\]/CLK  SD_wrAddr_row\[4\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/C  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[3\]/CLK  SD_rdAddr_col\[3\]/Q  SD_rdAddr_col_RNI3C18\[3\]/B  SD_rdAddr_col_RNI3C18\[3\]/Y  SD_rdAddr_col_RNI682C\[5\]/B  SD_rdAddr_col_RNI682C\[5\]/Y  SD_rdAddr_col_RNIFC4K\[7\]/A  SD_rdAddr_col_RNIFC4K\[7\]/Y  SD_rdAddr_col_RNILK5O\[8\]/B  SD_rdAddr_col_RNILK5O\[8\]/Y  SD_rdAddr_col_RNO\[9\]/A  SD_rdAddr_col_RNO\[9\]/Y  SD_rdAddr_col\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  wr_state_pad_RNIRF6O\[1\]/A  wr_state_pad_RNIRF6O\[1\]/Y  SD_WrAddr_col\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  wr_state_pad_RNIRF6O\[1\]/A  wr_state_pad_RNIRF6O\[1\]/Y  SD_WrAddr_col\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  wr_state_pad_RNIRF6O\[1\]/A  wr_state_pad_RNIRF6O\[1\]/Y  SD_WrAddr_col\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  wr_state_pad_RNIRF6O\[1\]/A  wr_state_pad_RNIRF6O\[1\]/Y  SD_WrAddr_col\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  wr_state_pad_RNIRF6O\[1\]/A  wr_state_pad_RNIRF6O\[1\]/Y  SD_WrAddr_col\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  SD_WrAddr_col_RNISBU1\[10\]/B  SD_WrAddr_col_RNISBU1\[10\]/Y  wr_state_pad_RNIRF6O\[1\]/A  wr_state_pad_RNIRF6O\[1\]/Y  SD_WrAddr_col\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_rdAddr_row\[7\]/CLK  SD_rdAddr_row\[7\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[5\]/CLK  SD_wrAddr_row\[5\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/C  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[6\]/CLK  SD_rdAddr_row\[6\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[3\]/CLK  SD_WrAddr_col\[3\]/Q  SD_WrAddr_col_RNIJ43\[5\]/A  SD_WrAddr_col_RNIJ43\[5\]/Y  SD_WrAddr_col_RNI6E4\[6\]/B  SD_WrAddr_col_RNI6E4\[6\]/Y  SD_WrAddr_col_RNIQR5\[7\]/B  SD_WrAddr_col_RNIQR5\[7\]/Y  SD_WrAddr_col_RNIFD7\[8\]/B  SD_WrAddr_col_RNIFD7\[8\]/Y  SD_WrAddr_col_RNO\[9\]/A  SD_WrAddr_col_RNO\[9\]/Y  SD_WrAddr_col\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[5\]/CLK  SD_rdAddr_col\[5\]/Q  SD_rdAddr_col_RNI682C\[5\]/A  SD_rdAddr_col_RNI682C\[5\]/Y  SD_rdAddr_col_RNIFC4K\[7\]/A  SD_rdAddr_col_RNIFC4K\[7\]/Y  SD_rdAddr_col_RNILK5O\[8\]/B  SD_rdAddr_col_RNILK5O\[8\]/Y  SD_rdAddr_col_RNO_0\[10\]/B  SD_rdAddr_col_RNO_0\[10\]/Y  SD_rdAddr_col_RNO\[10\]/A  SD_rdAddr_col_RNO\[10\]/Y  SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[9\]/CLK  SD_WrAddr_col\[9\]/Q  SD_WrAddr_col_RNINK3\[4\]/C  SD_WrAddr_col_RNINK3\[4\]/Y  SD_WrAddr_col_RNIRVO5\[10\]/B  SD_WrAddr_col_RNIRVO5\[10\]/Y  SD_WrAddr_col_RNO\[5\]/C  SD_WrAddr_col_RNO\[5\]/Y  SD_WrAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[8\]/CLK  SD_wrAddr_row\[8\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I6_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I6_Y/Y  SD_wrAddr_row_RNO_3\[11\]/C  SD_wrAddr_row_RNO_3\[11\]/Y  SD_wrAddr_row_RNO_1\[11\]/C  SD_wrAddr_row_RNO_1\[11\]/Y  SD_wrAddr_row_RNO_0\[11\]/A  SD_wrAddr_row_RNO_0\[11\]/Y  SD_wrAddr_row_RNO\[11\]/B  SD_wrAddr_row_RNO\[11\]/Y  SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_row_RNO\[10\]/C  SD_rdAddr_row_RNO\[10\]/Y  SD_rdAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_row_RNO\[12\]/C  SD_rdAddr_row_RNO\[12\]/Y  SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_row_RNO\[8\]/C  SD_rdAddr_row_RNO\[8\]/Y  SD_rdAddr_row\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_row_RNO\[9\]/C  SD_rdAddr_row_RNO\[9\]/Y  SD_rdAddr_row\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_row_RNO\[7\]/C  SD_rdAddr_row_RNO\[7\]/Y  SD_rdAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_row_RNO\[6\]/C  SD_rdAddr_row_RNO\[6\]/Y  SD_rdAddr_row\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_row_RNO\[5\]/C  SD_rdAddr_row_RNO\[5\]/Y  SD_rdAddr_row\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_row_RNO\[4\]/C  SD_rdAddr_row_RNO\[4\]/Y  SD_rdAddr_row\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_row_RNO\[3\]/C  SD_rdAddr_row_RNO\[3\]/Y  SD_rdAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_row_RNO\[2\]/C  SD_rdAddr_row_RNO\[2\]/Y  SD_rdAddr_row\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_row_RNO\[1\]/C  SD_rdAddr_row_RNO\[1\]/Y  SD_rdAddr_row\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_row_RNO\[0\]/C  SD_rdAddr_row_RNO\[0\]/Y  SD_rdAddr_row\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  LVDS_enReg_RNIOTEE/B  LVDS_enReg_RNIOTEE/Y  SD_rdAddr_row_RNO\[11\]/C  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[10\]/CLK  SD_rdAddr_col\[10\]/Q  SD_rdAddr_col_RNI0INA2\[10\]/B  SD_rdAddr_col_RNI0INA2\[10\]/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I0_CO1/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I0_CO1/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_rdAddr_row_RNO\[3\]/B  SD_rdAddr_row_RNO\[3\]/Y  SD_rdAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI6E4\[6\]/A  SD_WrAddr_col_RNI6E4\[6\]/Y  SD_WrAddr_col_RNIQR5\[7\]/B  SD_WrAddr_col_RNIQR5\[7\]/Y  SD_WrAddr_col_RNIFD7\[8\]/B  SD_WrAddr_col_RNIFD7\[8\]/Y  SD_WrAddr_col_RNI539\[9\]/B  SD_WrAddr_col_RNI539\[9\]/Y  SD_WrAddr_col_RNO\[10\]/A  SD_WrAddr_col_RNO\[10\]/Y  SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[9\]/CLK  SD_wrAddr_row\[9\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I6_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I6_Y/Y  SD_wrAddr_row_RNO_3\[11\]/C  SD_wrAddr_row_RNO_3\[11\]/Y  SD_wrAddr_row_RNO_1\[11\]/C  SD_wrAddr_row_RNO_1\[11\]/Y  SD_wrAddr_row_RNO_0\[11\]/A  SD_wrAddr_row_RNO_0\[11\]/Y  SD_wrAddr_row_RNO\[11\]/B  SD_wrAddr_row_RNO\[11\]/Y  SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_WrAddr_col_RNIRVO5\[10\]/C  SD_WrAddr_col_RNIRVO5\[10\]/Y  SD_WrAddr_col_RNO\[5\]/C  SD_WrAddr_col_RNO\[5\]/Y  SD_WrAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[7\]/CLK  SD_wrAddr_row\[7\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[3\]/CLK  SD_rdAddr_col\[3\]/Q  SD_rdAddr_col_RNI3C18\[3\]/B  SD_rdAddr_col_RNI3C18\[3\]/Y  SD_rdAddr_col_RNI682C\[5\]/B  SD_rdAddr_col_RNI682C\[5\]/Y  SD_rdAddr_col_RNIFC4K\[7\]/A  SD_rdAddr_col_RNIFC4K\[7\]/Y  SD_rdAddr_col_RNO\[8\]/A  SD_rdAddr_col_RNO\[8\]/Y  SD_rdAddr_col\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[6\]/CLK  SD_wrAddr_row\[6\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[10\]/CLK  SD_rdAddr_col\[10\]/Q  SD_rdAddr_col_RNI3T0K\[10\]/A  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNIKUCL\[10\]/B  SD_rdAddr_col_RNIKUCL\[10\]/Y  SD_rdAddr_col\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_rdAddr_col\[10\]/CLK  SD_rdAddr_col\[10\]/Q  SD_rdAddr_col_RNI3T0K\[10\]/A  SD_rdAddr_col_RNI3T0K\[10\]/Y  SD_rdAddr_col_RNIKUCL\[10\]/B  SD_rdAddr_col_RNIKUCL\[10\]/Y  SD_rdAddr_col\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_wrAddr_row\[4\]/CLK  SD_wrAddr_row\[4\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/C  un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  SD_wrAddr_row_RNO_1\[11\]/A  SD_wrAddr_row_RNO_1\[11\]/Y  SD_wrAddr_row_RNO_0\[11\]/A  SD_wrAddr_row_RNO_0\[11\]/Y  SD_wrAddr_row_RNO\[11\]/B  SD_wrAddr_row_RNO\[11\]/Y  SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[3\]/CLK  SD_WrAddr_col\[3\]/Q  SD_WrAddr_col_RNIJ43\[5\]/A  SD_WrAddr_col_RNIJ43\[5\]/Y  SD_WrAddr_col_RNI6E4\[6\]/B  SD_WrAddr_col_RNI6E4\[6\]/Y  SD_WrAddr_col_RNIQR5\[7\]/B  SD_WrAddr_col_RNIQR5\[7\]/Y  SD_WrAddr_col_RNO\[8\]/A  SD_WrAddr_col_RNO\[8\]/Y  SD_WrAddr_col\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  wr_state_pad_RNI8F4M\[1\]/C  wr_state_pad_RNI8F4M\[1\]/Y  wr_state_pad_RNIRF6O\[1\]/C  wr_state_pad_RNIRF6O\[1\]/Y  SD_WrAddr_col\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_rdAddr_col\[3\]/CLK  SD_rdAddr_col\[3\]/Q  SD_rdAddr_col_RNI3C18\[3\]/B  SD_rdAddr_col_RNI3C18\[3\]/Y  SD_rdAddr_col_RNI682C\[5\]/B  SD_rdAddr_col_RNI682C\[5\]/Y  SD_rdAddr_col_RNO_0\[7\]/B  SD_rdAddr_col_RNO_0\[7\]/Y  SD_rdAddr_col_RNO\[7\]/B  SD_rdAddr_col_RNO\[7\]/Y  SD_rdAddr_col\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[3\]/CLK  SD_rdAddr_col\[3\]/Q  SD_rdAddr_col_RNI3C18\[3\]/B  SD_rdAddr_col_RNI3C18\[3\]/Y  SD_rdAddr_col_RNI682C\[5\]/B  SD_rdAddr_col_RNI682C\[5\]/Y  SD_rdAddr_col_RNIFC4K\[7\]/A  SD_rdAddr_col_RNIFC4K\[7\]/Y  SD_rdAddr_col_RNO\[7\]/A  SD_rdAddr_col_RNO\[7\]/Y  SD_rdAddr_col\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNIM1L4\[12\]/C  SD_wrAddr_row_RNIM1L4\[12\]/Y  SD_wrAddr_row_RNI89J6\[8\]/A  SD_wrAddr_row_RNI89J6\[8\]/Y  SD_wrAddr_row_RNIKOTH\[5\]/C  SD_wrAddr_row_RNIKOTH\[5\]/Y  dly1_SDoneFrameOk/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[6\]/CLK  SD_rdAddr_col\[6\]/Q  SD_rdAddr_col_RNIFC4K\[7\]/B  SD_rdAddr_col_RNIFC4K\[7\]/Y  SD_rdAddr_col_RNILK5O\[8\]/B  SD_rdAddr_col_RNILK5O\[8\]/Y  SD_rdAddr_col_RNO_0\[10\]/B  SD_rdAddr_col_RNO_0\[10\]/Y  SD_rdAddr_col_RNO\[10\]/A  SD_rdAddr_col_RNO\[10\]/Y  SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[8\]/CLK  SD_rdAddr_row\[8\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I6_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I6_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[9\]/CLK  SD_WrAddr_col\[9\]/Q  SD_WrAddr_col_RNINK3\[4\]/C  SD_WrAddr_col_RNINK3\[4\]/Y  wr_state_pad_RNIRF6O\[1\]/B  wr_state_pad_RNIRF6O\[1\]/Y  SD_WrAddr_col\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_wrAddr_row\[8\]/CLK  SD_wrAddr_row\[8\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I6_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I6_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/C  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[7\]/CLK  SD_rdAddr_col\[7\]/Q  SD_rdAddr_col_RNIFC4K\[7\]/C  SD_rdAddr_col_RNIFC4K\[7\]/Y  SD_rdAddr_col_RNILK5O\[8\]/B  SD_rdAddr_col_RNILK5O\[8\]/Y  SD_rdAddr_col_RNO_0\[10\]/B  SD_rdAddr_col_RNO_0\[10\]/Y  SD_rdAddr_col_RNO\[10\]/A  SD_rdAddr_col_RNO\[10\]/Y  SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[10\]/CLK  SD_rdAddr_col\[10\]/Q  addr_RNO_10\[10\]/A  addr_RNO_10\[10\]/Y  addr_RNO_5\[10\]/C  addr_RNO_5\[10\]/Y  addr_RNO_0\[10\]/C  addr_RNO_0\[10\]/Y  addr_RNO\[10\]/A  addr_RNO\[10\]/Y  addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[9\]/CLK  SD_WrAddr_col\[9\]/Q  SD_WrAddr_col_RNINK3\[4\]/C  SD_WrAddr_col_RNINK3\[4\]/Y  wr_state_pad_RNIRF6O\[1\]/B  wr_state_pad_RNIRF6O\[1\]/Y  SD_WrAddr_col\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_WrAddr_col\[9\]/CLK  SD_WrAddr_col\[9\]/Q  SD_WrAddr_col_RNINK3\[4\]/C  SD_WrAddr_col_RNINK3\[4\]/Y  wr_state_pad_RNIRF6O\[1\]/B  wr_state_pad_RNIRF6O\[1\]/Y  SD_WrAddr_col\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_rdAddr_row\[9\]/CLK  SD_rdAddr_row\[9\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I6_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I6_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[8\]/CLK  SD_rdAddr_row\[8\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I6_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I6_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/C  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_rdAddr_row_RNO\[12\]/A  SD_rdAddr_row_RNO\[12\]/Y  SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNI5F2\[5\]/B  SD_WrAddr_col_RNI5F2\[5\]/Y  SD_WrAddr_col_RNIEE5\[5\]/B  SD_WrAddr_col_RNIEE5\[5\]/Y  wrrow_end_RNO_0/A  wrrow_end_RNO_0/Y  wrrow_end_RNO/C  wrrow_end_RNO/Y  wrrow_end/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_WrAddr_col\[7\]/CLK  SD_WrAddr_col\[7\]/Q  SD_WrAddr_col_RNIQR5\[7\]/A  SD_WrAddr_col_RNIQR5\[7\]/Y  SD_WrAddr_col_RNIFD7\[8\]/B  SD_WrAddr_col_RNIFD7\[8\]/Y  SD_WrAddr_col_RNI539\[9\]/B  SD_WrAddr_col_RNI539\[9\]/Y  SD_WrAddr_col_RNO\[10\]/A  SD_WrAddr_col_RNO\[10\]/Y  SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[4\]/CLK  SD_rdAddr_row\[4\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I8_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I8_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I32_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I32_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I35_un1_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I35_un1_Y/Y  SD_rdAddr_row_RNO\[7\]/B  SD_rdAddr_row_RNO\[7\]/Y  SD_rdAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[4\]/CLK  SD_wrAddr_row\[4\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I32_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I32_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I35_un1_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I35_un1_Y/Y  SD_wrAddr_row_RNO\[7\]/B  SD_wrAddr_row_RNO\[7\]/Y  SD_wrAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[10\]/CLK  SD_wrAddr_row\[10\]/Q  addr_RNO_11\[10\]/A  addr_RNO_11\[10\]/Y  addr_RNO_9\[10\]/C  addr_RNO_9\[10\]/Y  addr_RNO_2\[10\]/C  addr_RNO_2\[10\]/Y  addr_RNO\[10\]/C  addr_RNO\[10\]/Y  addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[9\]/CLK  SD_WrAddr_col\[9\]/Q  SD_WrAddr_col_RNINK3\[4\]/C  SD_WrAddr_col_RNINK3\[4\]/Y  wrrow_end_RNO_0/B  wrrow_end_RNO_0/Y  wrrow_end_RNO/C  wrrow_end_RNO/Y  wrrow_end/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNO_2\[11\]/C  SD_wrAddr_row_RNO_2\[11\]/Y  SD_wrAddr_row_RNO_1\[11\]/B  SD_wrAddr_row_RNO_1\[11\]/Y  SD_wrAddr_row_RNO_0\[11\]/A  SD_wrAddr_row_RNO_0\[11\]/Y  SD_wrAddr_row_RNO\[11\]/B  SD_wrAddr_row_RNO\[11\]/Y  SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[0\]/CLK  SD_wrAddr_row\[0\]/Q  SD_wrAddr_row_RNO_3\[11\]/A  SD_wrAddr_row_RNO_3\[11\]/Y  SD_wrAddr_row_RNO_1\[11\]/C  SD_wrAddr_row_RNO_1\[11\]/Y  SD_wrAddr_row_RNO_0\[11\]/A  SD_wrAddr_row_RNO_0\[11\]/Y  SD_wrAddr_row_RNO\[11\]/B  SD_wrAddr_row_RNO\[11\]/Y  SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[10\]/CLK  SD_wrAddr_row\[10\]/Q  SD_wrAddr_row_RNO_3\[11\]/B  SD_wrAddr_row_RNO_3\[11\]/Y  SD_wrAddr_row_RNO_1\[11\]/C  SD_wrAddr_row_RNO_1\[11\]/Y  SD_wrAddr_row_RNO_0\[11\]/A  SD_wrAddr_row_RNO_0\[11\]/Y  SD_wrAddr_row_RNO\[11\]/B  SD_wrAddr_row_RNO\[11\]/Y  SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[0\]/CLK  SD_wrAddr_row\[0\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_wrAddr_row_RNO\[3\]/B  SD_wrAddr_row_RNO\[3\]/Y  SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[2\]/CLK  SD_wrAddr_row\[2\]/Q  SD_wrAddr_row_RNO_2\[11\]/A  SD_wrAddr_row_RNO_2\[11\]/Y  SD_wrAddr_row_RNO_1\[11\]/B  SD_wrAddr_row_RNO_1\[11\]/Y  SD_wrAddr_row_RNO_0\[11\]/A  SD_wrAddr_row_RNO_0\[11\]/Y  SD_wrAddr_row_RNO\[11\]/B  SD_wrAddr_row_RNO\[11\]/Y  SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[3\]/CLK  SD_wrAddr_row\[3\]/Q  SD_wrAddr_row_RNO_2\[11\]/B  SD_wrAddr_row_RNO_2\[11\]/Y  SD_wrAddr_row_RNO_1\[11\]/B  SD_wrAddr_row_RNO_1\[11\]/Y  SD_wrAddr_row_RNO_0\[11\]/A  SD_wrAddr_row_RNO_0\[11\]/Y  SD_wrAddr_row_RNO\[11\]/B  SD_wrAddr_row_RNO\[11\]/Y  SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[0\]/CLK  SD_rdAddr_row\[0\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I0_CO1/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I0_CO1/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_rdAddr_row_RNO\[3\]/B  SD_rdAddr_row_RNO\[3\]/Y  SD_rdAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[3\]/CLK  SD_WrAddr_col\[3\]/Q  SD_WrAddr_col_RNIJ43\[5\]/A  SD_WrAddr_col_RNIJ43\[5\]/Y  SD_WrAddr_col_RNI6E4\[6\]/B  SD_WrAddr_col_RNI6E4\[6\]/Y  SD_WrAddr_col_RNO\[7\]/A  SD_WrAddr_col_RNO\[7\]/Y  SD_WrAddr_col\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[8\]/CLK  SD_wrAddr_row\[8\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I6_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I6_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  SD_wrAddr_row_RNO\[10\]/A  SD_wrAddr_row_RNO\[10\]/Y  SD_wrAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[3\]/CLK  SD_rdAddr_col\[3\]/Q  SD_rdAddr_col_RNI3C18\[3\]/B  SD_rdAddr_col_RNI3C18\[3\]/Y  SD_rdAddr_col_RNI682C\[5\]/B  SD_rdAddr_col_RNI682C\[5\]/Y  SD_rdAddr_col_RNO\[6\]/A  SD_rdAddr_col_RNO\[6\]/Y  SD_rdAddr_col\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/Phase1Cnt\[0\]/CLK  UU/Phase1Cnt\[0\]/Q  UU/Phase1Cnt_RNIJOM7\[1\]/B  UU/Phase1Cnt_RNIJOM7\[1\]/Y  UU/Phase1Cnt_RNIU4IB\[2\]/B  UU/Phase1Cnt_RNIU4IB\[2\]/Y  UU/PrState_RNO_1\[2\]/B  UU/PrState_RNO_1\[2\]/Y  UU/PrState_RNO\[2\]/C  UU/PrState_RNO\[2\]/Y  UU/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[10\]/CLK  SD_rdAddr_col\[10\]/Q  addr_RNO_6\[10\]/B  addr_RNO_6\[10\]/Y  addr_RNO_1\[10\]/A  addr_RNO_1\[10\]/Y  addr_RNO\[10\]/B  addr_RNO\[10\]/Y  addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Rfifo_weEN/CLK  Rfifo_weEN/Q  UU/PrState_RNIBBDA\[2\]/B  UU/PrState_RNIBBDA\[2\]/Y  UU/PrState_RNO_1\[2\]/A  UU/PrState_RNO_1\[2\]/Y  UU/PrState_RNO\[2\]/C  UU/PrState_RNO\[2\]/Y  UU/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  addr_RNO_3\[10\]/C  addr_RNO_3\[10\]/Y  addr_RNO_0\[10\]/A  addr_RNO_0\[10\]/Y  addr_RNO\[10\]/A  addr_RNO\[10\]/Y  addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_wrAddr_row_RNO\[3\]/B  SD_wrAddr_row_RNO\[3\]/Y  SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[9\]/CLK  SD_rdAddr_col\[9\]/Q  addr_RNO_5\[9\]/C  addr_RNO_5\[9\]/Y  addr_RNO_2\[9\]/C  addr_RNO_2\[9\]/Y  addr_RNO\[9\]/C  addr_RNO\[9\]/Y  addr\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  addr_RNO_5\[6\]/C  addr_RNO_5\[6\]/Y  addr_RNO_2\[6\]/C  addr_RNO_2\[6\]/Y  addr_RNO\[6\]/C  addr_RNO\[6\]/Y  addr\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[8\]/CLK  SD_WrAddr_col\[8\]/Q  addr_RNO_5\[8\]/C  addr_RNO_5\[8\]/Y  addr_RNO_2\[8\]/C  addr_RNO_2\[8\]/Y  addr_RNO\[8\]/C  addr_RNO\[8\]/Y  addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[3\]/CLK  SD_rdAddr_col\[3\]/Q  addr_RNO_5\[3\]/C  addr_RNO_5\[3\]/Y  addr_RNO_2\[3\]/C  addr_RNO_2\[3\]/Y  addr_RNO\[3\]/C  addr_RNO\[3\]/Y  addr\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[4\]/CLK  SD_rdAddr_col\[4\]/Q  addr_RNO_5\[4\]/C  addr_RNO_5\[4\]/Y  addr_RNO_2\[4\]/C  addr_RNO_2\[4\]/Y  addr_RNO\[4\]/C  addr_RNO\[4\]/Y  addr\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[7\]/CLK  SD_rdAddr_col\[7\]/Q  addr_RNO_5\[7\]/C  addr_RNO_5\[7\]/Y  addr_RNO_2\[7\]/C  addr_RNO_2\[7\]/Y  addr_RNO\[7\]/C  addr_RNO\[7\]/Y  addr\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[8\]/CLK  SD_WrAddr_col\[8\]/Q  SD_WrAddr_col_RNIFD7\[8\]/A  SD_WrAddr_col_RNIFD7\[8\]/Y  SD_WrAddr_col_RNI539\[9\]/B  SD_WrAddr_col_RNI539\[9\]/Y  SD_WrAddr_col_RNO\[10\]/A  SD_WrAddr_col_RNO\[10\]/Y  SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[11\]/CLK  SD_rdAddr_row\[11\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_rdAddr_row_RNO\[12\]/A  SD_rdAddr_row_RNO\[12\]/Y  SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  addr_RNO_6\[10\]/A  addr_RNO_6\[10\]/Y  addr_RNO_1\[10\]/A  addr_RNO_1\[10\]/Y  addr_RNO\[10\]/B  addr_RNO\[10\]/Y  addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[4\]/CLK  SD_WrAddr_col\[4\]/Q  addr_RNO_4\[4\]/C  addr_RNO_4\[4\]/Y  addr_RNO_0\[4\]/C  addr_RNO_0\[4\]/Y  addr_RNO\[4\]/A  addr_RNO\[4\]/Y  addr\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[6\]/CLK  SD_rdAddr_col\[6\]/Q  addr_RNO_4\[6\]/C  addr_RNO_4\[6\]/Y  addr_RNO_0\[6\]/C  addr_RNO_0\[6\]/Y  addr_RNO\[6\]/A  addr_RNO\[6\]/Y  addr\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_rdAddr_row_RNO\[12\]/A  SD_rdAddr_row_RNO\[12\]/Y  SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[1\]/CLK  SD_rdAddr_row\[1\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  un1_SD_rdAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_rdAddr_row_RNO\[3\]/B  SD_rdAddr_row_RNO\[3\]/Y  SD_rdAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[2\]/CLK  SD_rdAddr_row\[2\]/Q  addr_RNO_4\[2\]/A  addr_RNO_4\[2\]/Y  addr_RNO_2\[2\]/C  addr_RNO_2\[2\]/Y  addr_RNO\[2\]/C  addr_RNO\[2\]/Y  addr\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/Phase1Cnt\[1\]/CLK  UU/Phase1Cnt\[1\]/Q  UU/Phase1Cnt_RNIJOM7\[1\]/A  UU/Phase1Cnt_RNIJOM7\[1\]/Y  UU/Phase1Cnt_RNIU4IB\[2\]/B  UU/Phase1Cnt_RNIU4IB\[2\]/Y  UU/PrState_RNO_1\[2\]/B  UU/PrState_RNO_1\[2\]/Y  UU/PrState_RNO\[2\]/C  UU/PrState_RNO\[2\]/Y  UU/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[1\]/CLK  SD_rdAddr_row\[1\]/Q  addr_RNO_2\[1\]/A  addr_RNO_2\[1\]/Y  addr_RNO_0\[1\]/C  addr_RNO_0\[1\]/Y  addr_RNO\[1\]/C  addr_RNO\[1\]/Y  addr\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[0\]/CLK  SD_rdAddr_row\[0\]/Q  addr_RNO_2\[0\]/A  addr_RNO_2\[0\]/Y  addr_RNO_0\[0\]/C  addr_RNO_0\[0\]/Y  addr_RNO\[0\]/C  addr_RNO\[0\]/Y  addr\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[11\]/CLK  SD_wrAddr_row\[11\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[11\]/CLK  SD_rdAddr_row\[11\]/Q  addr_RNO_2\[11\]/C  addr_RNO_2\[11\]/Y  addr_RNO_0\[11\]/C  addr_RNO_0\[11\]/Y  addr_RNO\[11\]/C  addr_RNO\[11\]/Y  addr\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[8\]/CLK  SD_rdAddr_col\[8\]/Q  addr_RNO_4\[8\]/C  addr_RNO_4\[8\]/Y  addr_RNO_0\[8\]/C  addr_RNO_0\[8\]/Y  addr_RNO\[8\]/A  addr_RNO\[8\]/Y  addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[8\]/CLK  SD_rdAddr_col\[8\]/Q  SD_rdAddr_col_RNILK5O\[8\]/A  SD_rdAddr_col_RNILK5O\[8\]/Y  SD_rdAddr_col_RNO_0\[10\]/B  SD_rdAddr_col_RNO_0\[10\]/Y  SD_rdAddr_col_RNO\[10\]/A  SD_rdAddr_col_RNO\[10\]/Y  SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/PrState\[2\]/CLK  UU/PrState\[2\]/Q  UU/PrState_RNIBBDA\[2\]/A  UU/PrState_RNIBBDA\[2\]/Y  UU/PrState_RNO_1\[2\]/A  UU/PrState_RNO_1\[2\]/Y  UU/PrState_RNO\[2\]/C  UU/PrState_RNO\[2\]/Y  UU/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[10\]/CLK  SD_wrAddr_row\[10\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  SD_wrAddr_row_RNO\[12\]/A  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[10\]/CLK  SD_WrAddr_col\[10\]/Q  addr_RNO_7\[10\]/C  addr_RNO_7\[10\]/Y  addr_RNO_2\[10\]/A  addr_RNO_2\[10\]/Y  addr_RNO\[10\]/C  addr_RNO\[10\]/Y  addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[5\]/CLK  SD_WrAddr_col\[5\]/Q  addr_RNO_5\[5\]/B  addr_RNO_5\[5\]/Y  addr_RNO_2\[5\]/C  addr_RNO_2\[5\]/Y  addr_RNO\[5\]/C  addr_RNO\[5\]/Y  addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[5\]/CLK  SD_rdAddr_row\[5\]/Q  addr_RNO_4\[5\]/A  addr_RNO_4\[5\]/Y  addr_RNO_0\[5\]/C  addr_RNO_0\[5\]/Y  addr_RNO\[5\]/A  addr_RNO\[5\]/Y  addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[3\]/CLK  SD_WrAddr_col\[3\]/Q  SD_WrAddr_col_RNIJ43\[5\]/A  SD_WrAddr_col_RNIJ43\[5\]/Y  SD_WrAddr_col_RNO\[6\]/A  SD_WrAddr_col_RNO\[6\]/Y  SD_WrAddr_col\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[9\]/CLK  SD_rdAddr_row\[9\]/Q  addr_RNO_4\[9\]/A  addr_RNO_4\[9\]/Y  addr_RNO_0\[9\]/C  addr_RNO_0\[9\]/Y  addr_RNO\[9\]/A  addr_RNO\[9\]/Y  addr\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[3\]/CLK  SD_rdAddr_row\[3\]/Q  addr_RNO_4\[3\]/A  addr_RNO_4\[3\]/Y  addr_RNO_0\[3\]/C  addr_RNO_0\[3\]/Y  addr_RNO\[3\]/A  addr_RNO\[3\]/Y  addr\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[7\]/CLK  SD_rdAddr_row\[7\]/Q  addr_RNO_4\[7\]/A  addr_RNO_4\[7\]/Y  addr_RNO_0\[7\]/C  addr_RNO_0\[7\]/Y  addr_RNO\[7\]/A  addr_RNO\[7\]/Y  addr\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  SD_rdAddr_row_RNO\[11\]/A  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT temp_w\[0\]/CLK  temp_w\[0\]/Q  temp_w_RNI97R3\[1\]/B  temp_w_RNI97R3\[1\]/Y  temp_w_RNIVQO5\[2\]/B  temp_w_RNIVQO5\[2\]/Y  temp_w_RNO\[3\]/A  temp_w_RNO\[3\]/Y  temp_w\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[2\]/CLK  SD_wrAddr_row\[2\]/Q  addr_RNO_2\[2\]/B  addr_RNO_2\[2\]/Y  addr_RNO\[2\]/C  addr_RNO\[2\]/Y  addr\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[3\]/CLK  SD_WrAddr_col\[3\]/Q  SD_WrAddr_col_RNO_0\[5\]/B  SD_WrAddr_col_RNO_0\[5\]/Y  SD_WrAddr_col_RNO\[5\]/B  SD_WrAddr_col_RNO\[5\]/Y  SD_WrAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT temp_w\[0\]/CLK  temp_w\[0\]/Q  temp_w_RNI97R3\[1\]/B  temp_w_RNI97R3\[1\]/Y  temp_w_RNIVQO5\[2\]/B  temp_w_RNIVQO5\[2\]/Y  WFifo_re_RNO/A  WFifo_re_RNO/Y  WFifo_re/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_WrAddr_col\[3\]/CLK  SD_WrAddr_col\[3\]/Q  SD_WrAddr_col_RNIJ43\[5\]/A  SD_WrAddr_col_RNIJ43\[5\]/Y  SD_WrAddr_col_RNO\[5\]/A  SD_WrAddr_col_RNO\[5\]/Y  SD_WrAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/Phase1Cnt\[0\]/CLK  UU/Phase1Cnt\[0\]/Q  UU/Phase1Cnt_RNIJOM7\[1\]/B  UU/Phase1Cnt_RNIJOM7\[1\]/Y  UU/Phase1Cnt_RNIU4IB\[2\]/B  UU/Phase1Cnt_RNIU4IB\[2\]/Y  UU/PrState_RNO\[1\]/A  UU/PrState_RNO\[1\]/Y  UU/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_wrAddr_row_RNO\[1\]/C  SD_wrAddr_row_RNO\[1\]/Y  SD_wrAddr_row\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_wrAddr_row_RNO\[12\]/C  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_wrAddr_row_RNO\[10\]/C  SD_wrAddr_row_RNO\[10\]/Y  SD_wrAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_wrAddr_row_RNO\[5\]/C  SD_wrAddr_row_RNO\[5\]/Y  SD_wrAddr_row\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_wrAddr_row_RNO\[8\]/C  SD_wrAddr_row_RNO\[8\]/Y  SD_wrAddr_row\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_wrAddr_row_RNO\[9\]/C  SD_wrAddr_row_RNO\[9\]/Y  SD_wrAddr_row\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_wrAddr_row_RNO\[7\]/C  SD_wrAddr_row_RNO\[7\]/Y  SD_wrAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_wrAddr_row_RNO\[6\]/C  SD_wrAddr_row_RNO\[6\]/Y  SD_wrAddr_row\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_wrAddr_row_RNO\[4\]/C  SD_wrAddr_row_RNO\[4\]/Y  SD_wrAddr_row\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_wrAddr_row_RNO\[3\]/C  SD_wrAddr_row_RNO\[3\]/Y  SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_wrAddr_row_RNO\[2\]/C  SD_wrAddr_row_RNO\[2\]/Y  SD_wrAddr_row\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_wrAddr_row_RNO\[0\]/C  SD_wrAddr_row_RNO\[0\]/Y  SD_wrAddr_row\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sdram_enReg/CLK  sdram_enReg/Q  sdram_enReg_RNI8VM3/A  sdram_enReg_RNI8VM3/Y  SD_wrAddr_row_RNO\[11\]/C  SD_wrAddr_row_RNO\[11\]/Y  SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[8\]/CLK  SD_rdAddr_row\[8\]/Q  addr_RNO_2\[8\]/B  addr_RNO_2\[8\]/Y  addr_RNO\[8\]/C  addr_RNO\[8\]/Y  addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[4\]/CLK  SD_rdAddr_row\[4\]/Q  addr_RNO_2\[4\]/B  addr_RNO_2\[4\]/Y  addr_RNO\[4\]/C  addr_RNO\[4\]/Y  addr\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[3\]/CLK  SD_wrAddr_row\[3\]/Q  addr_RNO_2\[3\]/B  addr_RNO_2\[3\]/Y  addr_RNO\[3\]/C  addr_RNO\[3\]/Y  addr\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[6\]/CLK  SD_wrAddr_row\[6\]/Q  addr_RNO_2\[6\]/B  addr_RNO_2\[6\]/Y  addr_RNO\[6\]/C  addr_RNO\[6\]/Y  addr\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[10\]/CLK  SD_rdAddr_col\[10\]/Q  rdrow_end_RNO_2/C  rdrow_end_RNO_2/Y  rdrow_end_RNO/C  rdrow_end_RNO/Y  rdrow_end/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT UU/PrState\[1\]/CLK  UU/PrState\[1\]/Q  UU/PrState_RNIQG17\[1\]/A  UU/PrState_RNIQG17\[1\]/Y  UU/PrState_RNO_0\[2\]/A  UU/PrState_RNO_0\[2\]/Y  UU/PrState_RNO\[2\]/A  UU/PrState_RNO\[2\]/Y  UU/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[5\]/CLK  SD_wrAddr_row\[5\]/Q  addr_RNO_2\[5\]/A  addr_RNO_2\[5\]/Y  addr_RNO\[5\]/C  addr_RNO\[5\]/Y  addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[3\]/CLK  SD_WrAddr_col\[3\]/Q  addr_RNO_1\[3\]/C  addr_RNO_1\[3\]/Y  addr_RNO\[3\]/B  addr_RNO\[3\]/Y  addr\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[4\]/CLK  SD_WrAddr_col\[4\]/Q  SD_WrAddr_col_RNO_0\[5\]/A  SD_WrAddr_col_RNO_0\[5\]/Y  SD_WrAddr_col_RNO\[5\]/B  SD_WrAddr_col_RNO\[5\]/Y  SD_WrAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[6\]/CLK  SD_rdAddr_col\[6\]/Q  SD_rdAddr_col_RNO_0\[7\]/A  SD_rdAddr_col_RNO_0\[7\]/Y  SD_rdAddr_col_RNO\[7\]/B  SD_rdAddr_col_RNO\[7\]/Y  SD_rdAddr_col\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Rfifo_weEN/CLK  Rfifo_weEN/Q  UU/PrState_RNO_0\[1\]/C  UU/PrState_RNO_0\[1\]/Y  UU/PrState_RNO\[1\]/C  UU/PrState_RNO\[1\]/Y  UU/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[9\]/CLK  SD_wrAddr_row\[9\]/Q  addr_RNO_2\[9\]/B  addr_RNO_2\[9\]/Y  addr_RNO\[9\]/C  addr_RNO\[9\]/Y  addr\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[7\]/CLK  SD_wrAddr_row\[7\]/Q  addr_RNO_2\[7\]/B  addr_RNO_2\[7\]/Y  addr_RNO\[7\]/C  addr_RNO\[7\]/Y  addr\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Rfifo_weEN/CLK  Rfifo_weEN/Q  UU/PrState_RNIBBDA\[2\]/B  UU/PrState_RNIBBDA\[2\]/Y  UU/PrState_RNO\[1\]/B  UU/PrState_RNO\[1\]/Y  UU/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT addr\[10\]/CLK  addr\[10\]/Q  addr_RNO_4\[10\]/B  addr_RNO_4\[10\]/Y  addr_RNO_0\[10\]/B  addr_RNO_0\[10\]/Y  addr_RNO\[10\]/A  addr_RNO\[10\]/Y  addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[2\]/CLK  SD_wrAddr_row\[2\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_wrAddr_row_RNO\[3\]/B  SD_wrAddr_row_RNO\[3\]/Y  SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[10\]/CLK  SD_WrAddr_col\[10\]/Q  wrrow_end_RNO_0/C  wrrow_end_RNO_0/Y  wrrow_end_RNO/C  wrrow_end_RNO/Y  wrrow_end/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_WrAddr_col\[9\]/CLK  SD_WrAddr_col\[9\]/Q  addr_RNO_1\[9\]/C  addr_RNO_1\[9\]/Y  addr_RNO\[9\]/B  addr_RNO\[9\]/Y  addr\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[9\]/CLK  SD_WrAddr_col\[9\]/Q  SD_WrAddr_col_RNI539\[9\]/A  SD_WrAddr_col_RNI539\[9\]/Y  SD_WrAddr_col_RNO\[10\]/A  SD_WrAddr_col_RNO\[10\]/Y  SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[3\]/CLK  SD_rdAddr_col\[3\]/Q  SD_rdAddr_col_RNI3C18\[3\]/B  SD_rdAddr_col_RNI3C18\[3\]/Y  SD_rdAddr_col_RNO\[5\]/A  SD_rdAddr_col_RNO\[5\]/Y  SD_rdAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/Phase2Cnt\[0\]/CLK  UU/Phase2Cnt\[0\]/Q  UU/PrState_RNIQG17\[1\]/B  UU/PrState_RNIQG17\[1\]/Y  UU/PrState_RNO_0\[2\]/A  UU/PrState_RNO_0\[2\]/Y  UU/PrState_RNO\[2\]/A  UU/PrState_RNO\[2\]/Y  UU/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[7\]/CLK  SD_WrAddr_col\[7\]/Q  addr_RNO_1\[7\]/C  addr_RNO_1\[7\]/Y  addr_RNO\[7\]/B  addr_RNO\[7\]/Y  addr\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/PrState\[3\]/CLK  UU/PrState\[3\]/Q  UU/PrState_RNIANB6\[3\]/A  UU/PrState_RNIANB6\[3\]/Y  UU/PrState_RNO_0\[2\]/C  UU/PrState_RNO_0\[2\]/Y  UU/PrState_RNO\[2\]/A  UU/PrState_RNO\[2\]/Y  UU/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[2\]/CLK  SD_rdAddr_row\[2\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I37_un1_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  SD_rdAddr_row_RNO\[3\]/B  SD_rdAddr_row_RNO\[3\]/Y  SD_rdAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[4\]/CLK  SD_rdAddr_row\[4\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I36_un1_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I36_un1_Y/Y  SD_rdAddr_row_RNO\[5\]/B  SD_rdAddr_row_RNO\[5\]/Y  SD_rdAddr_row\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[6\]/CLK  SD_rdAddr_row\[6\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I35_un1_Y/B  un1_SD_rdAddr_row_ADD_13x13_medium_area_I35_un1_Y/Y  SD_rdAddr_row_RNO\[7\]/B  SD_rdAddr_row_RNO\[7\]/Y  SD_rdAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[6\]/CLK  SD_wrAddr_row\[6\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I35_un1_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I35_un1_Y/Y  SD_wrAddr_row_RNO\[7\]/B  SD_wrAddr_row_RNO\[7\]/Y  SD_wrAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[4\]/CLK  SD_wrAddr_row\[4\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I36_un1_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I36_un1_Y/Y  SD_wrAddr_row_RNO\[5\]/B  SD_wrAddr_row_RNO\[5\]/Y  SD_wrAddr_row\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[8\]/CLK  SD_wrAddr_row\[8\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I34_un1_Y/B  un1_SD_wrAddr_row_ADD_13x13_medium_area_I34_un1_Y/Y  SD_wrAddr_row_RNO\[9\]/B  SD_wrAddr_row_RNO\[9\]/Y  SD_wrAddr_row\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[8\]/CLK  SD_rdAddr_row\[8\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I34_un1_Y/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I34_un1_Y/Y  SD_rdAddr_row_RNO\[9\]/B  SD_rdAddr_row_RNO\[9\]/Y  SD_rdAddr_row\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT addr\[0\]/CLK  addr\[0\]/Q  addr_RNO_1\[0\]/B  addr_RNO_1\[0\]/Y  addr_RNO_0\[0\]/A  addr_RNO_0\[0\]/Y  addr_RNO\[0\]/C  addr_RNO\[0\]/Y  addr\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT addr\[1\]/CLK  addr\[1\]/Q  addr_RNO_1\[1\]/B  addr_RNO_1\[1\]/Y  addr_RNO_0\[1\]/A  addr_RNO_0\[1\]/Y  addr_RNO\[1\]/C  addr_RNO\[1\]/Y  addr\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT addr\[11\]/CLK  addr\[11\]/Q  addr_RNO_1\[11\]/A  addr_RNO_1\[11\]/Y  addr_RNO_0\[11\]/B  addr_RNO_0\[11\]/Y  addr_RNO\[11\]/C  addr_RNO\[11\]/Y  addr\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT temp_w\[1\]/CLK  temp_w\[1\]/Q  temp_w_RNI97R3\[1\]/A  temp_w_RNI97R3\[1\]/Y  temp_w_RNIVQO5\[2\]/B  temp_w_RNIVQO5\[2\]/Y  temp_w_RNO\[3\]/A  temp_w_RNO\[3\]/Y  temp_w\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[4\]/CLK  SD_rdAddr_col\[4\]/Q  rdrow_end_RNO_2/B  rdrow_end_RNO_2/Y  rdrow_end_RNO/C  rdrow_end_RNO/Y  rdrow_end/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_rdAddr_col\[5\]/CLK  SD_rdAddr_col\[5\]/Q  addr_RNO_1\[5\]/B  addr_RNO_1\[5\]/Y  addr_RNO\[5\]/B  addr_RNO\[5\]/Y  addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/Phase1Cnt\[2\]/CLK  UU/Phase1Cnt\[2\]/Q  UU/Phase1Cnt_RNIU4IB\[2\]/A  UU/Phase1Cnt_RNIU4IB\[2\]/Y  UU/PrState_RNO_1\[2\]/B  UU/PrState_RNO_1\[2\]/Y  UU/PrState_RNO\[2\]/C  UU/PrState_RNO\[2\]/Y  UU/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[10\]/CLK  SD_wrAddr_row\[10\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I47_Y_0_0/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I47_Y_0_0/Y  SD_wrAddr_row_RNO\[10\]/B  SD_wrAddr_row_RNO\[10\]/Y  SD_wrAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[6\]/CLK  SD_rdAddr_row\[6\]/Q  addr_RNO_1\[6\]/A  addr_RNO_1\[6\]/Y  addr_RNO\[6\]/B  addr_RNO\[6\]/Y  addr\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[4\]/CLK  SD_wrAddr_row\[4\]/Q  addr_RNO_1\[4\]/A  addr_RNO_1\[4\]/Y  addr_RNO\[4\]/B  addr_RNO\[4\]/Y  addr\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[8\]/CLK  SD_wrAddr_row\[8\]/Q  addr_RNO_1\[8\]/A  addr_RNO_1\[8\]/Y  addr_RNO\[8\]/B  addr_RNO\[8\]/Y  addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT addr\[3\]/CLK  addr\[3\]/Q  addr_RNO_3\[3\]/C  addr_RNO_3\[3\]/Y  addr_RNO_0\[3\]/A  addr_RNO_0\[3\]/Y  addr_RNO\[3\]/A  addr_RNO\[3\]/Y  addr\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT addr\[4\]/CLK  addr\[4\]/Q  addr_RNO_3\[4\]/C  addr_RNO_3\[4\]/Y  addr_RNO_0\[4\]/A  addr_RNO_0\[4\]/Y  addr_RNO\[4\]/A  addr_RNO\[4\]/Y  addr\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT addr\[6\]/CLK  addr\[6\]/Q  addr_RNO_3\[6\]/C  addr_RNO_3\[6\]/Y  addr_RNO_0\[6\]/A  addr_RNO_0\[6\]/Y  addr_RNO\[6\]/A  addr_RNO\[6\]/Y  addr\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT addr\[7\]/CLK  addr\[7\]/Q  addr_RNO_3\[7\]/C  addr_RNO_3\[7\]/Y  addr_RNO_0\[7\]/A  addr_RNO_0\[7\]/Y  addr_RNO\[7\]/A  addr_RNO\[7\]/Y  addr\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT addr\[8\]/CLK  addr\[8\]/Q  addr_RNO_3\[8\]/C  addr_RNO_3\[8\]/Y  addr_RNO_0\[8\]/A  addr_RNO_0\[8\]/Y  addr_RNO\[8\]/A  addr_RNO\[8\]/Y  addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT addr\[9\]/CLK  addr\[9\]/Q  addr_RNO_3\[9\]/C  addr_RNO_3\[9\]/Y  addr_RNO_0\[9\]/A  addr_RNO_0\[9\]/Y  addr_RNO\[9\]/A  addr_RNO\[9\]/Y  addr\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[10\]/CLK  SD_rdAddr_row\[10\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I47_Y_0_0/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I47_Y_0_0/Y  SD_rdAddr_row_RNO\[10\]/B  SD_rdAddr_row_RNO\[10\]/Y  SD_rdAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT addr\[5\]/CLK  addr\[5\]/Q  addr_RNO_3\[5\]/B  addr_RNO_3\[5\]/Y  addr_RNO_0\[5\]/A  addr_RNO_0\[5\]/Y  addr_RNO\[5\]/A  addr_RNO\[5\]/Y  addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[9\]/CLK  SD_rdAddr_col\[9\]/Q  SD_rdAddr_col_RNO_0\[10\]/A  SD_rdAddr_col_RNO_0\[10\]/Y  SD_rdAddr_col_RNO\[10\]/A  SD_rdAddr_col_RNO\[10\]/Y  SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[7\]/CLK  SD_rdAddr_col\[7\]/Q  rdrow_end_RNO_1/B  rdrow_end_RNO_1/Y  rdrow_end_RNO/B  rdrow_end_RNO/Y  rdrow_end/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT addr\[2\]/CLK  addr\[2\]/Q  addr_RNO_3\[2\]/A  addr_RNO_3\[2\]/Y  addr_RNO_0\[2\]/C  addr_RNO_0\[2\]/Y  addr_RNO\[2\]/A  addr_RNO\[2\]/Y  addr\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[11\]/CLK  SD_rdAddr_row\[11\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I48_Y_0_0/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I48_Y_0_0/Y  SD_rdAddr_row_RNO\[11\]/B  SD_rdAddr_row_RNO\[11\]/Y  SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[5\]/CLK  SD_WrAddr_col\[5\]/Q  SD_WrAddr_col_RNO_0\[5\]/C  SD_WrAddr_col_RNO_0\[5\]/Y  SD_WrAddr_col_RNO\[5\]/B  SD_WrAddr_col_RNO\[5\]/Y  SD_WrAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[7\]/CLK  SD_rdAddr_col\[7\]/Q  SD_rdAddr_col_RNO_0\[7\]/C  SD_rdAddr_col_RNO_0\[7\]/Y  SD_rdAddr_col_RNO\[7\]/B  SD_rdAddr_col_RNO\[7\]/Y  SD_rdAddr_col\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[6\]/CLK  SD_rdAddr_col\[6\]/Q  rdrow_end_RNO_1/A  rdrow_end_RNO_1/Y  rdrow_end_RNO/B  rdrow_end_RNO/Y  rdrow_end/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT UU/DelayCnt\[0\]/CLK  UU/DelayCnt\[0\]/Q  UU/PrState_RNIANB6\[3\]/B  UU/PrState_RNIANB6\[3\]/Y  UU/PrState_RNO_0\[2\]/C  UU/PrState_RNO_0\[2\]/Y  UU/PrState_RNO\[2\]/A  UU/PrState_RNO\[2\]/Y  UU/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[9\]/CLK  SD_rdAddr_col\[9\]/Q  rdrow_end_RNO_0/B  rdrow_end_RNO_0/Y  rdrow_end_RNO/A  rdrow_end_RNO/Y  rdrow_end/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_rdAddr_col\[5\]/CLK  SD_rdAddr_col\[5\]/Q  rdrow_end_RNO_2/A  rdrow_end_RNO_2/Y  rdrow_end_RNO/C  rdrow_end_RNO/Y  rdrow_end/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_rdAddr_row\[12\]/CLK  SD_rdAddr_row\[12\]/Q  addr_RNO_1\[12\]/C  addr_RNO_1\[12\]/Y  addr_RNO\[12\]/B  addr_RNO\[12\]/Y  addr\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/PrState\[1\]/CLK  UU/PrState\[1\]/Q  UU/PrState_RNIQG17\[1\]/A  UU/PrState_RNIQG17\[1\]/Y  UU/CycCnt_RNO\[0\]/B  UU/CycCnt_RNO\[0\]/Y  UU/CycCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[8\]/CLK  SD_rdAddr_col\[8\]/Q  rdrow_end_RNO_0/A  rdrow_end_RNO_0/Y  rdrow_end_RNO/A  rdrow_end_RNO/Y  rdrow_end/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT addr\[12\]/CLK  addr\[12\]/Q  addr_RNO_2\[12\]/A  addr_RNO_2\[12\]/Y  addr_RNO\[12\]/C  addr_RNO\[12\]/Y  addr\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/Phase1Cnt\[0\]/CLK  UU/Phase1Cnt\[0\]/Q  UU/Phase1Cnt_RNIJOM7\[1\]/B  UU/Phase1Cnt_RNIJOM7\[1\]/Y  UU/Phase1Cnt_RNO\[2\]/A  UU/Phase1Cnt_RNO\[2\]/Y  UU/Phase1Cnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT temp_w\[0\]/CLK  temp_w\[0\]/Q  temp_w_RNI97R3\[1\]/B  temp_w_RNI97R3\[1\]/Y  temp_w_RNO\[2\]/A  temp_w_RNO\[2\]/Y  temp_w\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  SD_wrAddr_row_RNO\[1\]/A  SD_wrAddr_row_RNO\[1\]/Y  SD_wrAddr_row\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[12\]/CLK  SD_rdAddr_row\[12\]/Q  un1_SD_rdAddr_row_ADD_13x13_medium_area_I49_Y_0_0/A  un1_SD_rdAddr_row_ADD_13x13_medium_area_I49_Y_0_0/Y  SD_rdAddr_row_RNO\[12\]/B  SD_rdAddr_row_RNO\[12\]/Y  SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[12\]/CLK  SD_wrAddr_row\[12\]/Q  un1_SD_wrAddr_row_ADD_13x13_medium_area_I49_Y_0_0/A  un1_SD_wrAddr_row_ADD_13x13_medium_area_I49_Y_0_0/Y  SD_wrAddr_row_RNO\[12\]/B  SD_wrAddr_row_RNO\[12\]/Y  SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[2\]/CLK  SD_wrAddr_row\[2\]/Q  SD_wrAddr_row_RNO\[2\]/A  SD_wrAddr_row_RNO\[2\]/Y  SD_wrAddr_row\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[3\]/CLK  SD_WrAddr_col\[3\]/Q  SD_WrAddr_col_RNO\[4\]/A  SD_WrAddr_col_RNO\[4\]/Y  SD_WrAddr_col\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/PrState\[3\]/CLK  UU/PrState\[3\]/Q  UU/PrState_RNO_0\[3\]/A  UU/PrState_RNO_0\[3\]/Y  UU/PrState_RNO\[3\]/A  UU/PrState_RNO\[3\]/Y  UU/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[11\]/CLK  SD_wrAddr_row\[11\]/Q  addr_RNO\[11\]/B  addr_RNO\[11\]/Y  addr\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[8\]/CLK  SD_rdAddr_row\[8\]/Q  SD_rdAddr_row_RNO\[8\]/A  SD_rdAddr_row_RNO\[8\]/Y  SD_rdAddr_row\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[3\]/CLK  SD_wrAddr_row\[3\]/Q  SD_wrAddr_row_RNO\[3\]/A  SD_wrAddr_row_RNO\[3\]/Y  SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Rfifo_weEN/CLK  Rfifo_weEN/Q  UU/PrState_RNO\[3\]/C  UU/PrState_RNO\[3\]/Y  UU/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[2\]/CLK  SD_rdAddr_row\[2\]/Q  SD_rdAddr_row_RNO\[2\]/A  SD_rdAddr_row_RNO\[2\]/Y  SD_rdAddr_row\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[1\]/CLK  SD_rdAddr_row\[1\]/Q  SD_rdAddr_row_RNO\[1\]/A  SD_rdAddr_row_RNO\[1\]/Y  SD_rdAddr_row\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[4\]/CLK  SD_rdAddr_row\[4\]/Q  SD_rdAddr_row_RNO\[4\]/A  SD_rdAddr_row_RNO\[4\]/Y  SD_rdAddr_row\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[6\]/CLK  SD_rdAddr_row\[6\]/Q  SD_rdAddr_row_RNO\[6\]/A  SD_rdAddr_row_RNO\[6\]/Y  SD_rdAddr_row\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[6\]/CLK  SD_wrAddr_row\[6\]/Q  SD_wrAddr_row_RNO\[6\]/A  SD_wrAddr_row_RNO\[6\]/Y  SD_wrAddr_row\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[4\]/CLK  SD_wrAddr_row\[4\]/Q  SD_wrAddr_row_RNO\[4\]/A  SD_wrAddr_row_RNO\[4\]/Y  SD_wrAddr_row\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[8\]/CLK  SD_wrAddr_row\[8\]/Q  SD_wrAddr_row_RNO\[8\]/A  SD_wrAddr_row_RNO\[8\]/Y  SD_wrAddr_row\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[10\]/CLK  SD_WrAddr_col\[10\]/Q  wrrow_end_RNO/B  wrrow_end_RNO/Y  wrrow_end/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT UU/DelayCnt\[0\]/CLK  UU/DelayCnt\[0\]/Q  UU/PrState_RNO_0\[3\]/B  UU/PrState_RNO_0\[3\]/Y  UU/PrState_RNO\[3\]/A  UU/PrState_RNO\[3\]/Y  UU/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[0\]/CLK  SD_wrAddr_row\[0\]/Q  SD_wrAddr_row_RNO\[0\]/B  SD_wrAddr_row_RNO\[0\]/Y  SD_wrAddr_row\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[3\]/CLK  SD_WrAddr_col\[3\]/Q  SD_WrAddr_col_RNO\[3\]/B  SD_WrAddr_col_RNO\[3\]/Y  SD_WrAddr_col\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[1\]/CLK  SD_wrAddr_row\[1\]/Q  addr_RNO\[1\]/B  addr_RNO\[1\]/Y  addr\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[0\]/CLK  SD_wrAddr_row\[0\]/Q  addr_RNO\[0\]/B  addr_RNO\[0\]/Y  addr\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Rfifo_weEN/CLK  Rfifo_weEN/Q  UU/PrState_RNO\[2\]/B  UU/PrState_RNO\[2\]/Y  UU/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[3\]/CLK  SD_rdAddr_row\[3\]/Q  SD_rdAddr_row_RNO\[3\]/A  SD_rdAddr_row_RNO\[3\]/Y  SD_rdAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[5\]/CLK  SD_rdAddr_row\[5\]/Q  SD_rdAddr_row_RNO\[5\]/A  SD_rdAddr_row_RNO\[5\]/Y  SD_rdAddr_row\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[7\]/CLK  SD_rdAddr_row\[7\]/Q  SD_rdAddr_row_RNO\[7\]/A  SD_rdAddr_row_RNO\[7\]/Y  SD_rdAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[11\]/CLK  SD_wrAddr_row\[11\]/Q  SD_wrAddr_row_RNO\[11\]/A  SD_wrAddr_row_RNO\[11\]/Y  SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[9\]/CLK  SD_wrAddr_row\[9\]/Q  SD_wrAddr_row_RNO\[9\]/A  SD_wrAddr_row_RNO\[9\]/Y  SD_wrAddr_row\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[5\]/CLK  SD_wrAddr_row\[5\]/Q  SD_wrAddr_row_RNO\[5\]/A  SD_wrAddr_row_RNO\[5\]/Y  SD_wrAddr_row\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[7\]/CLK  SD_wrAddr_row\[7\]/Q  SD_wrAddr_row_RNO\[7\]/A  SD_wrAddr_row_RNO\[7\]/Y  SD_wrAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_wrAddr_row\[12\]/CLK  SD_wrAddr_row\[12\]/Q  addr_RNO_0\[12\]/A  addr_RNO_0\[12\]/Y  addr_RNO\[12\]/A  addr_RNO\[12\]/Y  addr\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/PrState\[2\]/CLK  UU/PrState\[2\]/Q  UU/Phase1Cnt_RNO\[2\]/C  UU/Phase1Cnt_RNO\[2\]/Y  UU/Phase1Cnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/PrState\[2\]/CLK  UU/PrState\[2\]/Q  UU/Phase1Cnt_RNO\[1\]/C  UU/Phase1Cnt_RNO\[1\]/Y  UU/Phase1Cnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[10\]/CLK  SD_WrAddr_col\[10\]/Q  SD_WrAddr_col_RNO\[10\]/B  SD_WrAddr_col_RNO\[10\]/Y  SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[9\]/CLK  SD_rdAddr_row\[9\]/Q  SD_rdAddr_row_RNO\[9\]/A  SD_rdAddr_row_RNO\[9\]/Y  SD_rdAddr_row\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/Phase2Cnt\[0\]/CLK  UU/Phase2Cnt\[0\]/Q  UU/PrState_RNO_0\[1\]/B  UU/PrState_RNO_0\[1\]/Y  UU/PrState_RNO\[1\]/C  UU/PrState_RNO\[1\]/Y  UU/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Rfifo_weEN/CLK  Rfifo_weEN/Q  Rfifo_weEN_RNO/A  Rfifo_weEN_RNO/Y  Rfifo_weEN/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/PrState\[2\]/CLK  UU/PrState\[2\]/Q  UU/Phase1Cnt_RNO\[0\]/A  UU/Phase1Cnt_RNO\[0\]/Y  UU/Phase1Cnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_row\[0\]/CLK  SD_rdAddr_row\[0\]/Q  SD_rdAddr_row_RNO\[0\]/B  SD_rdAddr_row_RNO\[0\]/Y  SD_rdAddr_row\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[3\]/CLK  SD_rdAddr_col\[3\]/Q  SD_rdAddr_col_RNO\[4\]/A  SD_rdAddr_col_RNO\[4\]/Y  SD_rdAddr_col\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Rfifo_weEN/CLK  Rfifo_weEN/Q  UU/PrState_RNO\[4\]/A  UU/PrState_RNO\[4\]/Y  UU/PrState\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[9\]/CLK  SD_WrAddr_col\[9\]/Q  SD_WrAddr_col_RNO\[9\]/B  SD_WrAddr_col_RNO\[9\]/Y  SD_WrAddr_col\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[4\]/CLK  SD_WrAddr_col\[4\]/Q  SD_WrAddr_col_RNO\[4\]/B  SD_WrAddr_col_RNO\[4\]/Y  SD_WrAddr_col\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[6\]/CLK  SD_rdAddr_col\[6\]/Q  SD_rdAddr_col_RNO\[6\]/B  SD_rdAddr_col_RNO\[6\]/Y  SD_rdAddr_col\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/PrState\[1\]/CLK  UU/PrState\[1\]/Q  UU/PrState_RNO_0\[1\]/A  UU/PrState_RNO_0\[1\]/Y  UU/PrState_RNO\[1\]/C  UU/PrState_RNO\[1\]/Y  UU/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/CycCnt\[0\]/CLK  UU/CycCnt\[0\]/Q  UU/PrState_RNO_0\[2\]/B  UU/PrState_RNO_0\[2\]/Y  UU/PrState_RNO\[2\]/A  UU/PrState_RNO\[2\]/Y  UU/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT temp_w\[3\]/CLK  temp_w\[3\]/Q  WFifo_re_RNO_0/B  WFifo_re_RNO_0/Y  WFifo_re_RNO/B  WFifo_re_RNO/Y  WFifo_re/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SD_WrAddr_col\[6\]/CLK  SD_WrAddr_col\[6\]/Q  SD_WrAddr_col_RNO\[6\]/B  SD_WrAddr_col_RNO\[6\]/Y  SD_WrAddr_col\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[8\]/CLK  SD_WrAddr_col\[8\]/Q  SD_WrAddr_col_RNO\[8\]/B  SD_WrAddr_col_RNO\[8\]/Y  SD_WrAddr_col\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[7\]/CLK  SD_WrAddr_col\[7\]/Q  SD_WrAddr_col_RNO\[7\]/B  SD_WrAddr_col_RNO\[7\]/Y  SD_WrAddr_col\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[4\]/CLK  SD_rdAddr_col\[4\]/Q  SD_rdAddr_col_RNO\[4\]/B  SD_rdAddr_col_RNO\[4\]/Y  SD_rdAddr_col\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[5\]/CLK  SD_rdAddr_col\[5\]/Q  SD_rdAddr_col_RNO\[5\]/B  SD_rdAddr_col_RNO\[5\]/Y  SD_rdAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[9\]/CLK  SD_rdAddr_col\[9\]/Q  SD_rdAddr_col_RNO\[9\]/B  SD_rdAddr_col_RNO\[9\]/Y  SD_rdAddr_col\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[8\]/CLK  SD_rdAddr_col\[8\]/Q  SD_rdAddr_col_RNO\[8\]/B  SD_rdAddr_col_RNO\[8\]/Y  SD_rdAddr_col\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT temp_w\[2\]/CLK  temp_w\[2\]/Q  temp_w_RNIVQO5\[2\]/A  temp_w_RNIVQO5\[2\]/Y  temp_w_RNO\[3\]/A  temp_w_RNO\[3\]/Y  temp_w\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[3\]/CLK  SD_rdAddr_col\[3\]/Q  SD_rdAddr_col_RNO\[3\]/A  SD_rdAddr_col_RNO\[3\]/Y  SD_rdAddr_col\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/PrState\[1\]/CLK  UU/PrState\[1\]/Q  UU/PrState_RNIQG17\[1\]/A  UU/PrState_RNIQG17\[1\]/Y  UU/Phase2Cnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/Phase1Cnt\[1\]/CLK  UU/Phase1Cnt\[1\]/Q  UU/Phase1Cnt_RNO\[1\]/B  UU/Phase1Cnt_RNO\[1\]/Y  UU/Phase1Cnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT temp_w\[1\]/CLK  temp_w\[1\]/Q  temp_w_RNO\[1\]/B  temp_w_RNO\[1\]/Y  temp_w\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/Phase1Cnt\[2\]/CLK  UU/Phase1Cnt\[2\]/Q  UU/Phase1Cnt_RNO\[2\]/B  UU/Phase1Cnt_RNO\[2\]/Y  UU/Phase1Cnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT temp_w\[2\]/CLK  temp_w\[2\]/Q  temp_w_RNO\[2\]/B  temp_w_RNO\[2\]/Y  temp_w\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT temp_w\[3\]/CLK  temp_w\[3\]/Q  temp_w_RNO\[3\]/B  temp_w_RNO\[3\]/Y  temp_w\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/Phase1Cnt\[0\]/CLK  UU/Phase1Cnt\[0\]/Q  UU/Phase1Cnt_RNO\[1\]/A  UU/Phase1Cnt_RNO\[1\]/Y  UU/Phase1Cnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT temp_w\[0\]/CLK  temp_w\[0\]/Q  temp_w_RNO\[1\]/A  temp_w_RNO\[1\]/Y  temp_w\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_rdAddr_col\[10\]/CLK  SD_rdAddr_col\[10\]/Q  rdrow_end/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/Phase1Cnt\[0\]/CLK  UU/Phase1Cnt\[0\]/Q  UU/Phase1Cnt_RNO\[0\]/B  UU/Phase1Cnt_RNO\[0\]/Y  UU/Phase1Cnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT temp_w\[0\]/CLK  temp_w\[0\]/Q  temp_w_RNO\[0\]/B  temp_w_RNO\[0\]/Y  temp_w\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/CycCnt\[0\]/CLK  UU/CycCnt\[0\]/Q  UU/CycCnt_RNO\[0\]/A  UU/CycCnt_RNO\[0\]/Y  UU/CycCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/PrState\[4\]/CLK  UU/PrState\[4\]/Q  UU/PrState_RNO\[3\]/B  UU/PrState_RNO\[3\]/Y  UU/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/PrState\[3\]/CLK  UU/PrState\[3\]/Q  UU/PrState_RNIANB6\[3\]/A  UU/PrState_RNIANB6\[3\]/Y  UU/DelayCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/PrState\[2\]/CLK  UU/PrState\[2\]/Q  UU/WFO/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SD_WrAddr_col\[9\]/CLK  SD_WrAddr_col\[9\]/Q  wrrow_end/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UU/PrState\[4\]/CLK  UU/PrState\[4\]/Q  UU/CycCnt_RNO\[0\]/C  UU/CycCnt_RNO\[0\]/Y  UU/CycCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT dly2_SDoneFrameOk/CLK  dly2_SDoneFrameOk/Q  dly3_SDoneFrameOk/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT dly3_SDoneFrameOk/CLK  dly3_SDoneFrameOk/Q  SDoneFrameOk/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT dly1_SDoneFrameOk/CLK  dly1_SDoneFrameOk/Q  dly2_SDoneFrameOk/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT addr\[0\]/CLK  addr\[0\]/Q  addr_pad\[0\]/D  addr_pad\[0\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT addr\[1\]/CLK  addr\[1\]/Q  addr_pad\[1\]/D  addr_pad\[1\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT addr\[11\]/CLK  addr\[11\]/Q  addr_pad\[11\]/D  addr_pad\[11\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT addr\[3\]/CLK  addr\[3\]/Q  addr_pad\[3\]/D  addr_pad\[3\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT addr\[4\]/CLK  addr\[4\]/Q  addr_pad\[4\]/D  addr_pad\[4\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT addr\[6\]/CLK  addr\[6\]/Q  addr_pad\[6\]/D  addr_pad\[6\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT addr\[7\]/CLK  addr\[7\]/Q  addr_pad\[7\]/D  addr_pad\[7\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT addr\[8\]/CLK  addr\[8\]/Q  addr_pad\[8\]/D  addr_pad\[8\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT addr\[9\]/CLK  addr\[9\]/Q  addr_pad\[9\]/D  addr_pad\[9\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT addr\[5\]/CLK  addr\[5\]/Q  addr_pad\[5\]/D  addr_pad\[5\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT addr\[2\]/CLK  addr\[2\]/Q  addr_pad\[2\]/D  addr_pad\[2\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT addr\[12\]/CLK  addr\[12\]/Q  addr_pad\[12\]/D  addr_pad\[12\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT addr\[10\]/CLK  addr\[10\]/Q  addr_pad\[10\]/D  addr_pad\[10\]/PAD  	(10.0:10.0:10.0) )

  )
)
)
