wb_dma_ch_pri_enc/wire_pri27_out -0.843254 0.424437 -0.190689 0.367055 -0.256178 1.617015 -1.517998 -0.990561 -2.508224 -0.153146 -2.218580 1.277309 -0.928777 -1.705188 -1.768835 0.952168 0.425542 0.086183 1.751621 -0.244215
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.109915 -0.902869 -2.224691 -2.650914 3.511519 1.698607 -1.535882 0.584968 -2.148032 3.092020 -3.461488 -0.025009 1.203058 -2.218168 -2.471454 -0.419268 0.736175 1.921164 -0.874881 -0.485657
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.594660 1.119354 2.239919 -0.294241 -1.319096 0.930343 0.424699 -1.846973 -0.399880 -0.913134 0.027926 0.892698 -1.896098 0.453707 -1.323920 -0.462426 0.302125 -1.200921 1.888045 -0.295522
wb_dma_ch_sel/always_5/stmt_1/expr_1 -0.307471 1.221388 1.286960 -3.373030 2.707204 3.485279 2.061992 -1.135116 -2.066268 -2.200404 -0.688131 -0.914553 0.642364 -1.926962 -3.142856 -2.504319 -1.797842 -1.961775 -2.050443 0.037600
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.614002 1.145265 2.261244 -0.351454 -1.330499 0.783470 0.380120 -1.803559 -0.366036 -0.920509 0.081020 0.764141 -1.786173 0.477390 -1.279206 -0.484281 0.319355 -1.174255 1.772396 -0.284030
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -2.242774 1.784820 -0.420717 1.063629 -0.516036 -1.218182 -0.919354 -0.827478 -1.750964 0.200778 -0.332297 1.260688 -3.362990 -1.894148 -3.405663 2.384232 2.957552 1.047683 1.531752 0.751748
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.550759 -0.637285 -2.957209 0.337093 -0.783165 -0.741415 -0.708598 -0.339917 -1.851640 1.610269 -2.393773 -0.297465 -0.363947 -1.453108 -1.335928 2.202706 0.867381 2.208813 -0.821751 0.046901
wb_dma_ch_rf/assign_1_ch_adr0 -4.684151 0.492159 -0.374188 -0.818681 -4.297826 -4.868852 0.965586 -0.939738 0.660539 -0.567646 1.610646 -3.526624 2.543334 1.821110 1.022009 -0.615991 0.357582 -0.250344 -0.965491 -0.011847
wb_dma_ch_rf/reg_ch_busy -2.770869 3.691459 0.186059 -0.336248 1.104652 -0.545290 4.549571 -3.193192 0.216754 1.269639 2.783114 -1.338604 0.262890 1.740631 -0.885009 0.305695 2.350835 -4.104207 -1.088656 1.780873
wb_dma_wb_slv/always_5 4.232900 0.370619 1.865761 3.145032 1.315241 -1.122723 0.586371 1.582216 -3.644444 1.463714 0.680810 2.363093 1.369684 1.295939 3.506032 -3.021580 -2.018243 0.146300 -0.090564 -1.936612
wb_dma_wb_slv/always_4 0.219982 0.282193 0.981297 -1.388989 -0.374221 -6.022320 2.714197 3.446612 -1.383537 4.574664 -1.517392 -4.283180 1.580984 1.608800 0.429879 -5.219632 1.425928 -2.322319 0.768941 -7.237881
wb_dma_wb_slv/always_3 -2.164752 3.841980 1.794018 -2.258100 -2.733947 -3.952463 0.957988 2.072149 2.383638 4.242192 0.189423 -0.334417 2.728936 1.838634 -2.599073 0.766033 2.514133 -0.740153 -0.901124 1.812743
wb_dma_wb_slv/always_1 -2.380978 2.128578 5.246383 -2.278386 -2.723950 -2.784867 3.189571 -0.713358 -0.566144 2.833987 1.340071 -3.325986 1.855806 0.681470 -1.932477 -4.888211 3.156501 -3.859815 1.502102 -3.533954
wb_dma_ch_sel/always_44/case_1/cond -3.189471 -0.388872 -1.004700 -0.124420 -3.491230 -6.430462 0.618695 0.469986 0.718083 2.186404 2.527573 -2.910769 -0.265404 0.555408 -1.410806 0.673797 1.846858 2.027947 -1.009258 -1.295679
wb_dma_rf/wire_ch0_csr -1.451147 2.335763 4.442947 -2.033617 -0.787307 -1.215179 0.844234 -2.068609 2.670508 1.673455 2.428142 -3.318290 3.102916 0.332649 0.850195 -2.154531 2.077722 -4.615393 0.249201 -0.093020
wb_dma_de/wire_done 0.517746 1.036479 0.719396 -2.189673 1.722602 0.915196 -0.152023 -2.627404 -1.031351 -1.090322 -3.384096 0.001300 0.313314 -0.486207 1.106006 -1.894753 0.080173 -0.800907 -0.672129 1.438748
wb_dma_ch_pri_enc/wire_pri11_out -0.890950 0.507131 0.033487 0.260385 -0.379108 1.564205 -1.385480 -1.030239 -2.514615 -0.134491 -2.175272 1.188443 -0.979693 -1.612017 -1.869987 0.817616 0.453781 -0.055775 1.857131 -0.395359
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.856734 2.233716 1.313535 -0.832114 3.711291 -0.197276 -0.404784 -2.075661 1.081820 -2.848115 0.234482 1.396141 -2.091818 -0.703917 1.398829 -0.629579 1.564711 -0.424093 -0.648922 4.128936
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.004786 0.520300 -1.691671 2.022619 3.045812 -0.217530 -2.053707 1.263868 -0.131371 -0.977440 1.296146 1.870982 -1.576192 -2.317740 -0.175892 2.607662 1.712787 1.413641 0.160898 2.683276
wb_dma_de/always_13/stmt_1 -1.223252 1.688735 0.690420 -2.471084 1.045723 3.590361 0.406342 -0.590269 -1.020521 -0.847145 -2.359825 -0.807329 3.203366 -2.815558 -2.178416 -0.390700 -0.495838 -2.388669 -1.835827 1.714049
wb_dma_de/always_4/if_1 -0.997059 1.936722 0.589305 0.484489 0.598307 0.613656 0.735867 -2.101439 -3.066822 -2.042045 -2.078033 0.579782 1.039434 -0.841682 1.244459 -1.093001 -0.349705 -1.607221 -0.672258 1.370875
wb_dma_ch_arb/input_req 0.408524 3.984065 2.027145 -0.984507 -0.548884 -4.448990 -3.562635 -2.361406 1.097411 2.643145 0.847380 0.038222 -4.125731 -2.154326 -1.387881 1.661818 1.861905 0.778848 0.675397 2.604832
wb_dma_wb_mast/input_mast_din 2.518411 -1.917499 0.764716 -3.939516 1.230731 0.698614 -3.095571 -0.272632 2.743078 1.481250 -3.547171 -0.321204 0.219031 0.542191 1.265431 -1.783255 1.301357 0.185994 2.184515 -0.207539
wb_dma_ch_pri_enc/wire_pri20_out -0.844108 0.471657 -0.080396 0.326330 -0.299309 1.631498 -1.506583 -1.029897 -2.609664 -0.151524 -2.264879 1.274999 -0.997328 -1.659182 -1.853082 0.898251 0.435394 0.037698 1.851573 -0.372924
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.830335 1.498464 0.513532 1.122975 1.340266 -2.087184 -1.558687 -0.219768 -2.373029 -0.945081 0.196288 0.505488 2.007052 -0.793078 3.130474 -1.675952 -1.474955 0.555731 -1.402266 1.650819
wb_dma_ch_rf/always_26/if_1/if_1 0.164941 3.057503 2.747347 -1.740494 -1.333019 2.816574 2.429561 0.533486 0.256843 0.769212 -1.830373 0.029661 1.480947 -2.418508 -3.639659 0.268489 -0.720381 -2.147948 -2.996711 0.935764
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -1.751969 0.037588 -0.945596 -1.718215 -1.201858 0.011165 1.959234 -0.601862 2.730540 -1.341621 -2.030750 -3.329905 -2.654110 -1.514413 -1.217828 0.878357 1.145869 -1.292780 -1.426072 -0.500916
wb_dma_ch_sel/assign_145_req_p0/expr_1 1.449689 1.568485 -0.698003 2.125561 1.220880 -1.010208 1.480511 1.161110 -2.724487 0.200646 -1.093852 0.304634 1.997877 -0.640132 2.191148 -0.840545 -1.528846 -0.277215 -3.007265 0.203875
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.321231 -0.655848 -1.903922 1.037059 1.633477 1.007476 -1.542503 -0.045153 -0.883045 -0.602075 -0.786652 1.215642 -0.092195 -1.376903 0.886336 1.627695 -0.281182 1.448094 -0.549922 1.672911
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.324499 0.495369 0.534499 -1.012571 0.347065 0.756730 1.256655 -0.448964 0.349016 -0.990419 0.387164 -1.561052 -1.802695 -0.431572 -0.951872 -0.656441 -1.129903 -2.102907 0.454155 -1.769626
wb_dma_ch_sel/wire_ch_sel -3.548837 2.793341 1.058251 -0.134626 -0.856899 -2.094154 1.335073 -1.244400 -0.471422 1.054719 4.453496 -1.993078 3.246440 0.343671 -1.568130 -0.292384 1.694493 -2.305772 -0.846428 1.523852
wb_dma_rf/inst_u19 -0.123450 2.012842 0.580740 1.252686 0.907210 -0.492220 -2.780519 -1.296603 -4.590593 -1.075099 -1.915061 1.595412 0.910963 -2.302132 1.104339 -0.763849 -0.910702 0.412412 0.436470 1.252988
wb_dma_rf/inst_u18 -0.035903 1.878875 0.482312 1.364220 1.020852 -0.406557 -2.878266 -1.270056 -4.718430 -1.067728 -1.955041 1.731752 0.892515 -2.330243 1.157250 -0.702610 -0.944610 0.541485 0.504384 1.258800
wb_dma_rf/inst_u17 -0.106838 1.948012 0.560619 1.236120 0.887804 -0.408888 -2.835958 -1.278150 -4.695066 -0.986446 -2.031036 1.653931 0.884791 -2.303862 1.023176 -0.807955 -0.910925 0.428484 0.541535 1.143110
wb_dma_rf/inst_u16 -0.044347 1.890787 0.539675 1.360622 1.026413 -0.285967 -2.913929 -1.322330 -4.813690 -1.075316 -2.089479 1.773026 0.856926 -2.400605 1.128207 -0.740117 -0.916907 0.456538 0.619406 1.247439
wb_dma_rf/inst_u15 -0.115883 1.910061 0.483594 1.348542 0.900582 -0.458531 -2.843440 -1.194732 -4.780084 -0.950588 -2.008854 1.645388 0.928858 -2.356820 1.103925 -0.762620 -0.952374 0.449096 0.542214 1.175974
wb_dma_rf/inst_u14 -0.157738 1.958815 0.467475 1.289974 0.931446 -0.401724 -2.845292 -1.283211 -4.689487 -1.039420 -2.061575 1.634910 0.884291 -2.365966 1.056725 -0.671540 -0.906896 0.440585 0.539332 1.190517
wb_dma_rf/inst_u13 -0.185508 2.044076 0.536204 1.268335 0.856212 -0.473025 -2.804154 -1.333004 -4.647594 -1.076886 -1.959215 1.593085 0.828935 -2.349766 1.090101 -0.679333 -0.928286 0.427566 0.452581 1.275831
wb_dma_rf/inst_u12 -0.152071 1.946347 0.506372 1.310659 0.890564 -0.439678 -2.857530 -1.269539 -4.646537 -1.051418 -1.961748 1.631052 0.822519 -2.379436 1.045357 -0.673660 -0.882791 0.448496 0.508608 1.206518
wb_dma_rf/inst_u11 -0.111142 1.942827 0.543839 1.336605 0.885937 -0.498700 -2.798257 -1.305845 -4.636241 -1.059651 -1.914356 1.648544 0.845068 -2.285427 1.105989 -0.744034 -0.892167 0.433113 0.531154 1.231703
wb_dma_rf/inst_u10 -0.003116 1.882481 0.506414 1.447166 1.060364 -0.311521 -2.961655 -1.315796 -4.890520 -1.133738 -2.009919 1.856858 0.864083 -2.369911 1.244908 -0.703607 -1.051964 0.529215 0.541427 1.342900
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -0.028775 1.663890 2.788063 2.807766 0.155832 -2.884106 -1.469793 1.567490 -0.660099 -3.807408 0.669601 0.803454 3.503571 0.336794 6.077579 -2.816667 0.630348 -2.707857 1.677560 1.349149
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -0.280798 1.451472 -5.350358 -0.478842 0.577160 -0.687436 -1.718498 2.346686 0.974653 1.653817 -5.362872 -2.948739 -1.066798 -2.539720 -0.900563 3.357763 -1.875804 0.101076 -1.486526 -2.164151
wb_dma/input_wb1_ack_i -1.082726 5.372196 1.593801 -1.621071 -1.469923 -1.457028 0.934733 -2.753509 0.434652 1.179671 -1.831065 -1.131671 -3.417494 -0.815773 -2.109275 0.333236 0.756316 -1.918739 0.216725 -0.281314
wb_dma/wire_slv0_we -2.230325 3.793442 1.418547 -2.368830 -2.392532 -4.052769 1.831594 2.114012 2.624103 3.982223 0.049624 -0.658575 3.325381 2.222600 -2.244491 0.530509 2.912740 -1.114236 -1.597433 2.103849
wb_dma_ch_rf/reg_ch_sz_inf -0.963377 0.093851 0.145550 -0.884619 -0.350753 1.004601 3.613840 -0.864014 1.767426 -1.002849 0.028714 -1.152172 0.066003 1.518608 0.061774 -0.375772 0.642756 -2.129130 -1.173539 0.143690
wb_dma_ch_rf -2.059305 3.694407 1.552946 -2.784992 -1.751786 -3.747730 2.980778 -0.225688 3.644727 1.716217 0.594043 -4.259359 -0.485902 0.651989 -2.388963 -0.630996 2.522482 -2.374637 -2.304203 0.388530
wb_dma_ch_sel/wire_gnt_p1_d -0.563629 1.131553 2.220398 -0.323556 -1.315641 0.749825 0.415481 -1.752445 -0.290039 -0.893607 0.112974 0.735543 -1.781485 0.476746 -1.267948 -0.469413 0.299230 -1.184982 1.752174 -0.284727
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.644189 1.582879 -1.247906 -1.401107 5.477535 -0.714127 0.251841 1.004979 -1.632523 0.800947 -0.864907 -0.062532 1.653962 -2.018339 -0.414386 -1.490319 1.869283 0.262455 -2.475807 1.896744
wb_dma_ch_sel/input_ch1_txsz 0.356043 0.259316 1.820819 -3.631914 -0.714572 0.966167 -0.919877 -1.518792 0.511374 1.416722 -3.000845 -0.591268 -1.597194 0.016613 -2.833807 -1.505735 1.131659 -0.584059 2.151920 -1.858316
wb_dma/wire_ch3_txsz -0.284448 -0.694370 -2.433383 0.696110 1.063646 0.879627 -1.980664 0.783905 -2.266693 0.794262 -2.366112 0.520570 0.823511 -2.251511 -0.527947 1.461769 0.150718 1.260104 0.036022 0.054374
wb_dma_ch_sel/assign_7_pri2 0.325186 -0.629629 -1.899995 0.968373 1.598080 0.944216 -1.461390 -0.024981 -0.830687 -0.550709 -0.759025 1.112176 -0.049936 -1.321610 0.836021 1.547131 -0.275351 1.388864 -0.579275 1.658449
wb_dma_ch_pri_enc/inst_u30 -0.863876 0.530839 -0.077516 0.336029 -0.327152 1.586697 -1.527556 -0.982365 -2.664546 -0.124351 -2.228819 1.267468 -0.907241 -1.699101 -1.823558 0.869671 0.427866 -0.001687 1.847163 -0.331081
wb_dma/assign_3_dma_nd 1.080942 0.930943 -1.154068 2.047529 2.858684 -1.212858 -2.933538 -0.302343 -3.175056 -1.461843 -0.506096 1.578789 1.934597 -2.017889 3.917455 -0.244545 -1.718302 1.799149 -1.910043 3.150198
wb_dma_ch_rf/assign_6_pointer -3.104354 0.755033 -2.887288 -0.058103 -0.169946 0.853775 -0.067027 0.964206 3.410463 -1.266732 -2.695472 -3.323126 -3.044799 -4.698299 -1.898304 4.393087 3.032950 -2.493863 -0.025376 0.466087
wb_dma_ch_pri_enc/always_2/if_1/cond -0.863627 0.492402 -0.050064 0.259789 -0.383626 1.534317 -1.411641 -1.015584 -2.474865 -0.067549 -2.211499 1.178656 -0.960202 -1.662794 -1.904008 0.895320 0.485897 -0.035144 1.833102 -0.350707
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -1.448184 -0.189762 -2.779992 0.775628 -0.311808 1.573564 -2.236720 1.019745 -0.148477 1.336309 -3.107479 -0.776590 0.921676 -3.180151 -0.592975 3.407175 0.726601 -0.908756 0.929421 0.000441
wb_dma_ch_sel/input_ch0_txsz 0.967198 0.547376 -1.492360 -2.543607 4.310441 0.701329 0.773008 -0.516037 -2.442153 1.226491 -3.160748 -0.700790 3.031475 -1.254645 0.562505 -2.405452 0.034125 0.273955 -3.283198 1.187144
wb_dma_ch_sel/always_2 1.055305 0.839697 -1.338238 2.022302 2.877239 -1.166540 -2.986107 -0.324688 -3.061346 -1.505571 -0.547367 1.565744 1.875366 -2.110194 3.866288 -0.069971 -1.671302 1.900088 -1.946470 3.257799
wb_dma_ch_sel/always_3 1.575112 1.160928 -1.263274 -0.093211 4.526859 -2.216536 -4.495153 1.267790 -1.341935 0.373401 -1.043935 0.919749 0.328377 -3.202704 1.115356 -0.027954 1.203883 2.282518 -0.585164 2.557251
wb_dma_rf/input_de_txsz_we 3.292043 -1.817254 -0.622384 -0.712533 4.367149 1.982604 0.841315 -1.417140 -0.372541 -0.637011 -2.148859 1.322590 1.340186 1.355293 4.735974 -2.398943 -0.380000 0.141383 -1.460970 1.583766
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.539927 -0.656416 -2.978577 0.335325 -0.736164 -0.701861 -0.764200 -0.374845 -1.888371 1.529742 -2.393234 -0.281137 -0.341799 -1.460510 -1.305440 2.163023 0.780888 2.239814 -0.847359 0.082708
wb_dma_ch_sel/assign_145_req_p0 1.129917 1.758919 -0.673709 1.827058 1.004760 -1.218519 1.515980 1.137982 -2.517606 0.234929 -1.160468 -0.029242 1.953491 -0.697964 1.943682 -0.784843 -1.474367 -0.410510 -3.063751 0.204427
wb_dma_de/always_3/if_1/if_1/cond 1.758773 0.851172 1.043612 1.178113 -0.746444 -0.878404 1.258965 1.454406 -0.130149 1.334932 0.963843 0.405291 -0.753533 0.711118 -0.393938 -0.327016 -0.871581 0.035178 -0.577695 -1.587744
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.534918 -0.558454 -2.874379 0.281519 -0.785971 -0.754682 -0.735343 -0.303692 -1.763338 1.617499 -2.308380 -0.378082 -0.374663 -1.445257 -1.419325 2.174788 0.877258 2.149146 -0.803429 0.004131
wb_dma_rf/always_1/case_1 -5.039920 4.069982 5.365462 -2.474066 -1.573298 -3.828899 7.296990 -0.264964 3.517620 0.443741 2.564700 -3.544642 -1.988274 -0.470860 -1.899338 -1.902414 4.498782 -5.961532 -0.570205 -1.376386
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.100610 1.820987 1.056269 0.544462 0.362410 0.284894 3.453462 0.751893 -1.172812 1.324811 0.451734 -0.572514 -0.401582 -0.376455 -0.879269 -0.198383 0.456535 -3.918604 0.473159 -1.788665
wb_dma_ch_sel/assign_99_valid/expr_1 -1.875629 1.850730 -2.214189 -0.085330 -0.282786 -5.652093 0.969414 3.584691 -1.335658 -0.903112 2.287125 -3.241153 3.577620 0.222700 -0.774715 -1.501338 -2.217432 1.892274 -4.851927 -0.831635
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.684685 1.487394 0.477844 0.997509 1.239949 -2.108098 -1.538057 -0.244161 -2.203911 -0.972528 0.193039 0.384100 1.926031 -0.799299 2.932858 -1.527459 -1.403399 0.525191 -1.373872 1.651122
wb_dma_wb_slv/reg_slv_adr -2.343618 2.085253 5.024552 -1.997632 -2.661919 -2.782772 3.246738 -0.610261 -1.029603 3.081872 1.105324 -3.165273 1.977063 0.646328 -1.805120 -4.900465 3.252321 -3.860327 1.606160 -3.616185
wb_dma_ch_sel/assign_8_pri2 0.310390 -0.668644 -1.910184 1.005342 1.643893 0.981372 -1.499397 -0.065140 -0.811071 -0.580912 -0.730233 1.160917 -0.119221 -1.311895 0.909081 1.609101 -0.254610 1.398624 -0.557806 1.691489
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -0.919730 0.096911 0.082742 -0.807256 -0.268101 1.027168 3.731144 -0.898576 1.698288 -1.067303 0.013444 -1.118122 0.174342 1.508206 0.162812 -0.429083 0.588870 -2.125966 -1.237589 0.226930
wb_dma_wb_mast/wire_wb_cyc_o -0.560604 1.135518 2.247167 -0.341802 -1.332711 0.856821 0.413096 -1.830138 -0.396654 -0.915186 0.058487 0.832740 -1.820476 0.477577 -1.308908 -0.476696 0.328515 -1.157251 1.842520 -0.311106
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.186754 1.228014 0.012482 -1.259227 -1.456007 -1.361474 1.495876 0.513371 2.208776 1.416241 -0.532178 -1.072677 -1.115247 0.740568 -1.427415 0.796112 1.140905 -0.096381 -1.313582 0.607318
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.897882 0.534167 0.021261 0.251798 -0.419897 1.546896 -1.344709 -1.014045 -2.551360 -0.087375 -2.202292 1.158163 -0.939549 -1.587862 -1.880371 0.795546 0.474226 -0.109568 1.860553 -0.470656
wb_dma/wire_paused -0.346432 0.418297 0.542466 -0.899565 0.316960 0.888101 1.350077 -0.474682 0.404040 -1.010362 0.443078 -1.408395 -1.932894 -0.381893 -0.924718 -0.535003 -1.049760 -2.083539 0.557107 -1.669850
wb_dma_ch_rf/always_8/stmt_1/expr_1 -2.741776 3.602868 0.127916 -0.472192 1.149834 -0.442046 4.502100 -3.235016 0.273637 1.209160 2.703514 -1.436611 0.194225 1.711980 -0.993470 0.298994 2.305294 -4.021430 -1.097103 1.760147
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.617242 1.166175 2.300711 -0.379983 -1.350045 0.820547 0.498423 -1.839027 -0.257697 -0.899191 0.085207 0.740769 -1.856411 0.553619 -1.325257 -0.495105 0.370313 -1.258025 1.816374 -0.336578
wb_dma_de/assign_67_dma_done_all 0.891039 0.074979 -1.537404 -2.158321 2.940698 0.112922 -0.371590 -1.032939 -0.198030 -0.226922 -3.432975 -1.026288 1.943052 -0.936889 2.253925 -1.309517 -0.125637 0.221710 -2.671800 1.951480
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -1.750018 2.514083 -0.893120 -3.051172 0.665278 -2.235106 -1.658898 -0.991201 1.759297 -1.652384 2.138999 -4.515532 -0.189075 0.214963 -1.367325 -1.009274 -2.229902 -1.938421 -0.061373 -1.001055
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -1.802011 0.675652 -2.732846 1.275765 0.746158 -1.961435 -1.338752 0.913552 -1.316525 1.269669 -0.511426 0.413196 -1.740521 -2.473198 -2.402172 3.015096 2.855478 2.147466 -0.133670 1.000552
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -2.309144 1.780488 -0.503963 1.102563 -0.461817 -1.192735 -0.916301 -0.777655 -1.690972 0.287622 -0.350894 1.250112 -3.499645 -1.956584 -3.501179 2.503387 3.059970 1.092518 1.584673 0.726188
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.580642 1.987810 0.285746 2.315436 0.879566 -5.350151 -3.188341 1.318523 -2.476508 2.171349 1.741127 0.988495 -0.495618 -2.092987 0.194575 0.046959 1.084152 3.610921 -1.329603 1.405711
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -1.578179 -0.616665 -3.046339 0.389580 -0.737702 -0.720960 -0.797149 -0.431970 -1.877027 1.579554 -2.378890 -0.268455 -0.443023 -1.538714 -1.346536 2.315080 0.860748 2.315722 -0.874451 0.197295
wb_dma_ch_sel/always_39/case_1/stmt_4 0.328042 -0.662857 -1.883592 1.000086 1.611388 0.950849 -1.440282 -0.049626 -0.811910 -0.585587 -0.726015 1.118965 -0.066169 -1.338796 0.914537 1.589744 -0.295070 1.400581 -0.569298 1.686087
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.855387 0.559822 -0.023826 0.325434 -0.321127 1.596442 -1.466190 -1.090930 -2.609407 -0.144830 -2.221422 1.243322 -0.971107 -1.661244 -1.825445 0.870550 0.425398 -0.037869 1.863021 -0.300904
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 3.666941 1.630108 3.183039 1.219457 0.461397 -3.821297 -2.129072 0.517556 -1.657713 1.061217 2.263709 0.758590 1.483169 0.143984 2.765284 -3.302453 -1.832741 1.592342 -1.385295 0.491613
wb_dma_ch_pri_enc/wire_pri14_out -0.856024 0.473695 -0.159079 0.327191 -0.256649 1.620558 -1.498933 -1.003363 -2.598590 -0.121173 -2.233070 1.257698 -0.930573 -1.734690 -1.806786 0.938513 0.448342 0.047416 1.766730 -0.283892
wb_dma_ch_sel/always_39/case_1/stmt_1 1.147982 0.758515 -1.279910 2.073840 2.934670 -1.105188 -2.950278 -0.243233 -3.159668 -1.430774 -0.552557 1.666485 1.887063 -1.985774 3.951598 -0.161396 -1.697128 1.902623 -1.833749 3.129857
wb_dma_rf/wire_ch6_csr -0.945434 2.212030 0.446061 -2.750210 -2.480909 -2.974875 0.659996 0.519104 3.706091 -0.211292 -1.118235 -4.156949 0.754941 0.083988 -1.401564 -0.727776 0.175314 -0.539152 -2.759832 0.009680
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 2.602063 -0.524023 0.872899 2.077735 2.147638 -0.283507 -0.672535 0.190178 -3.730163 0.076143 -0.179461 2.059253 2.232794 0.699396 4.064391 -2.851036 -1.249978 0.207229 0.433036 -0.401041
wb_dma_wb_if/input_wb_we_i 4.215860 -0.037986 3.444309 1.251473 -0.630507 0.471954 -2.377053 -0.782028 -4.171986 0.342395 -2.880051 2.878230 2.418643 3.587054 5.467411 -5.038350 -2.313514 -2.187567 4.914045 -2.747925
wb_dma_ch_sel/assign_141_req_p0 1.270987 1.660335 -0.680109 1.971567 1.163536 -1.043183 1.499628 1.172611 -2.738410 0.296371 -1.201537 0.134955 2.045965 -0.709948 1.961108 -0.822678 -1.439534 -0.354444 -2.931372 0.103698
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.963066 0.821107 2.107963 0.210347 1.297661 -2.999895 -3.567179 -0.890261 -1.731908 -0.366570 1.443288 0.444985 2.283789 -0.623030 3.291899 -2.926203 -1.063736 1.724646 -0.870992 2.194442
wb_dma_ch_sel_checker -0.559371 -0.106846 -0.623790 -0.241177 -0.475660 0.009068 -0.556752 0.874255 -1.487765 1.368122 -1.646894 -0.570813 0.924321 -0.956961 -1.422908 -0.101601 0.404847 -0.136418 0.619939 -1.663048
wb_dma_ch_rf/reg_ch_dis 0.688965 2.242079 1.466727 -1.218652 0.717392 3.111858 1.370480 0.784474 -1.447108 0.381238 -1.582848 -0.073756 2.497327 -2.272946 -2.554027 -0.618555 -1.393638 -2.142286 -2.305528 0.253980
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -1.608224 1.076853 -2.369647 1.753001 1.197864 0.287778 -2.673244 2.330661 0.666052 0.909572 -0.897505 -0.044330 -0.491561 -3.957891 -1.495657 4.184008 2.640197 -0.977156 1.605896 0.979678
wb_dma_rf/wire_ch0_am1 -0.917591 0.981248 1.789797 -0.872059 -2.053080 1.528141 1.258013 0.911321 0.825793 -1.243860 0.612916 0.342825 1.188777 -1.617633 -3.053057 0.922749 -0.803014 0.136039 -2.745811 1.761483
wb_dma_ch_rf/wire_pointer_we -0.223588 1.274422 0.032090 -1.286481 -1.463156 -1.470777 1.499876 0.564789 2.243962 1.498316 -0.540938 -1.126461 -1.111478 0.743036 -1.552460 0.849732 1.234646 -0.105056 -1.348654 0.616980
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.269156 -0.413326 -0.998624 -0.283401 -0.616166 0.135742 -1.263771 -0.786584 -1.124374 -0.972453 -1.410208 -0.526144 2.352821 1.700383 2.442155 -1.112237 -1.689775 -0.764312 0.920948 -0.239008
wb_dma_wb_slv/always_3/stmt_1 -2.054487 3.625855 1.724080 -2.072819 -2.589698 -4.009812 0.593001 2.109061 2.277719 4.035337 0.293426 -0.238262 2.676474 1.612259 -2.396910 0.789431 2.420211 -0.480048 -0.881853 1.823220
wb_dma_ch_rf/always_2/if_1/if_1 -1.824506 1.174581 -2.432245 1.647171 1.030485 0.257812 -2.695819 2.352611 0.619960 0.989855 -1.075745 -0.243163 -0.363329 -4.068477 -1.587304 4.203293 2.705941 -1.134112 1.597291 0.897874
wb_dma_pri_enc_sub/assign_1_pri_out -0.817798 0.470928 -0.052589 0.395631 -0.269536 1.640175 -1.466141 -1.052776 -2.569381 -0.229383 -2.144640 1.327361 -0.959380 -1.588621 -1.702493 0.888136 0.398761 0.002420 1.811012 -0.266301
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.685514 1.601292 3.104921 1.227525 0.487184 -3.803314 -2.284484 0.469962 -1.678807 1.023933 2.249717 0.743731 1.560053 0.136202 2.871823 -3.250862 -1.811267 1.634973 -1.316594 0.566495
wb_dma_ch_sel/input_ch0_adr1 1.799462 0.946355 1.029128 1.142136 -0.715399 -0.924927 1.294744 1.452518 -0.079051 1.409516 0.892019 0.348815 -0.787862 0.637094 -0.449409 -0.314648 -0.869175 -0.019598 -0.618134 -1.562590
wb_dma_wb_slv/assign_4 -0.608223 3.786286 2.433649 -2.959290 0.898821 -4.081686 1.159468 -3.276270 4.426720 1.337186 2.532265 -2.329600 -3.910018 1.832304 0.453967 -0.871807 2.297415 -1.525748 0.223014 -0.349965
wb_dma_wb_mast/input_wb_data_i -0.591809 3.092244 1.192384 -3.758419 -2.261669 -2.403254 1.835705 0.287722 4.932853 2.353900 -2.063340 -3.758788 -0.548585 -0.539236 -0.507846 0.091261 1.185449 -3.686277 -0.877140 -0.040141
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -1.798422 0.707555 -2.666125 1.263472 0.719692 -2.027900 -1.329536 0.889845 -1.192527 1.213469 -0.330980 0.374370 -1.713590 -2.426580 -2.272269 2.997490 2.752852 2.166323 -0.188346 1.098437
wb_dma_de/wire_adr1_cnt_next1 0.724326 0.042500 2.039994 0.324519 1.342652 -0.317380 -3.082821 1.934749 0.293874 -1.731269 4.238285 1.319777 1.135340 -2.082905 -1.950507 -0.218272 0.706087 1.786108 -0.271724 2.582786
wb_dma_ch_sel/inst_u2 -0.557206 1.110150 2.231070 -0.320791 -1.295550 0.815501 0.350919 -1.763270 -0.370355 -0.900577 0.033472 0.810144 -1.815654 0.451457 -1.313416 -0.461412 0.315277 -1.142807 1.798145 -0.283476
wb_dma_ch_sel/inst_u1 1.142380 1.682495 0.376451 -0.031984 -0.373039 -4.970479 -5.302605 2.084049 0.462198 2.760453 2.524156 -1.055879 1.155491 -3.931281 -1.809009 1.555175 0.436454 3.269898 -2.340685 2.493067
wb_dma_ch_sel/inst_u0 -0.927248 0.518132 -0.000110 0.252401 -0.401905 1.565204 -1.366530 -1.015555 -2.518452 -0.120782 -2.153089 1.198896 -1.026552 -1.593538 -1.925967 0.837589 0.481480 -0.111662 1.855657 -0.393560
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.880927 0.559356 0.025729 0.258212 -0.371332 1.512154 -1.437666 -1.010762 -2.493585 -0.150351 -2.151350 1.151710 -0.969676 -1.610062 -1.862620 0.800600 0.418954 -0.024982 1.829231 -0.347393
wb_dma/wire_adr0 -3.241088 -0.279538 -1.029420 -0.159662 -3.518085 -6.502436 0.652534 0.540485 0.826771 2.366008 2.611310 -2.996440 -0.398053 0.434972 -1.701960 0.770341 2.039950 2.081871 -1.030067 -1.324276
wb_dma/wire_adr1 1.528661 2.047523 1.067002 2.259583 0.931045 -1.926283 0.496426 2.777297 0.336353 0.960585 2.727965 1.272900 -2.108211 -0.481466 -1.363629 0.732743 1.059680 0.061692 0.161735 -0.452680
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.011821 1.906644 0.356966 1.746767 0.776785 -4.387172 -0.157395 0.562372 -1.096593 1.179515 1.605372 0.155284 -0.114176 -0.781382 0.685036 -0.407232 1.523477 1.845499 -2.479621 1.762872
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.613381 -0.678871 -2.960471 0.326885 -0.869906 -0.692468 -0.698135 -0.366643 -1.790772 1.603277 -2.389541 -0.309482 -0.382126 -1.414889 -1.419875 2.158373 0.876966 2.201682 -0.777680 -0.029567
wb_dma_ch_rf/assign_18_pointer_we -0.196171 1.299762 0.043589 -1.341573 -1.470482 -1.478579 1.512586 0.507167 2.293144 1.428011 -0.551225 -1.185055 -1.133869 0.766738 -1.486766 0.811657 1.154385 -0.126408 -1.393684 0.669855
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.318582 -0.513869 -1.053908 -0.213335 -0.704913 0.145895 -1.324196 -0.773836 -1.131229 -1.054913 -1.368255 -0.483712 2.484360 1.810847 2.597484 -1.119948 -1.775684 -0.714331 0.957977 -0.236630
wb_dma_ch_sel/wire_req_p0 0.869435 3.011090 0.132291 -0.795198 0.543045 -5.279140 -3.901897 -0.673670 1.632544 3.641261 0.813572 -0.750072 -2.484750 -2.524216 -0.255287 2.067674 1.767379 1.668637 -0.808340 2.787433
wb_dma_ch_sel/wire_req_p1 -0.622304 1.145408 2.285358 -0.368914 -1.364882 0.872079 0.442365 -1.847593 -0.320131 -0.910605 0.061242 0.820528 -1.856554 0.514455 -1.343770 -0.471162 0.347187 -1.202885 1.841338 -0.343481
wb_dma/wire_ndnr 1.647346 1.201035 -1.237772 -0.269805 4.643406 -2.356180 -4.413131 1.267117 -1.176617 0.481778 -1.054388 0.825544 0.430295 -3.126620 1.221205 -0.233705 1.229261 2.280298 -0.759452 2.538745
wb_dma_de/reg_mast0_drdy_r 1.250609 -1.451099 -2.077067 -2.237547 2.140697 1.104347 -2.659518 0.106156 0.000844 1.614017 -3.593290 -0.176360 0.028166 -1.665418 -0.649203 0.490461 0.555279 1.905372 -0.135480 0.161903
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.897135 0.457903 -0.097742 0.273042 -0.369055 1.566024 -1.359620 -0.955392 -2.439808 -0.044561 -2.203960 1.126229 -0.943913 -1.596337 -1.870747 0.883632 0.459341 -0.046506 1.791006 -0.383326
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -4.676967 0.406473 -0.319716 -0.697873 -4.219143 -4.858443 0.927451 -0.812455 0.642046 -0.628121 1.712697 -3.453866 2.578844 1.701256 0.922724 -0.660545 0.437214 -0.202562 -0.890225 -0.037326
wb_dma_ch_rf/assign_23_ch_csr_dewe 1.606550 -0.387368 -1.035407 -2.147086 1.750061 -0.009085 -5.964133 0.414312 0.799685 1.967972 -5.737873 -0.847680 2.752568 -2.922899 3.323015 0.003916 0.696557 -0.472720 1.608825 1.211121
wb_dma_rf/wire_pointer2 -0.525875 -0.078926 -0.538629 -0.273505 -0.508523 -0.023374 -0.505449 0.845116 -1.487602 1.340140 -1.619627 -0.546838 0.922762 -0.904466 -1.360989 -0.093151 0.385314 -0.125691 0.615203 -1.653947
wb_dma_rf/wire_pointer3 -1.531012 -0.103074 -2.688679 0.740480 -0.390442 1.480060 -2.142302 1.008121 -0.013048 1.325004 -2.990031 -0.864241 1.005533 -3.060816 -0.498539 3.366564 0.719828 -1.015308 0.916057 -0.012518
wb_dma_rf/wire_pointer0 -2.157411 0.162787 -2.816833 -0.168692 1.144264 0.214819 0.163527 0.729841 1.561355 -1.852623 -2.037269 -2.202262 -3.671220 -3.849025 -2.115843 2.803447 2.669983 -0.435244 -0.700219 0.387324
wb_dma_rf/wire_pointer1 -0.248642 -0.744109 -2.441653 0.721333 1.106346 0.941553 -1.989990 0.835116 -2.315610 0.760096 -2.377683 0.547384 0.847101 -2.215911 -0.529430 1.430039 0.109556 1.262704 0.050236 -0.010344
wb_dma_rf/wire_sw_pointer0 -0.613422 1.517899 1.698614 -0.922172 -1.930213 -0.061948 1.607749 -0.204146 1.256245 0.583159 -0.471168 -0.025299 -0.487752 -0.564147 -1.867947 0.592449 0.626964 -0.369370 -1.405632 0.865366
wb_dma_de/always_21/stmt_1 1.158560 -1.457523 -2.097905 -2.321032 2.042291 1.021327 -2.619259 0.166094 0.135715 1.730274 -3.632058 -0.290316 0.079511 -1.680520 -0.688328 0.491478 0.572358 1.868477 -0.159862 0.073200
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.343606 1.728923 -1.337608 -0.791537 5.622236 -1.677328 -3.053717 1.687570 -2.991668 1.924785 -0.855722 0.820660 1.290384 -3.468739 -0.860578 -0.905802 1.390751 2.208642 -1.380068 1.779065
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.947786 -0.489954 0.405093 0.833579 1.186058 0.816400 2.666172 0.081657 -3.188633 0.384305 -1.838830 0.249776 3.163816 1.349330 2.648426 -3.225036 -0.134477 -2.138667 -0.196419 -1.800946
wb_dma_ch_arb/input_advance 1.124761 0.736173 -1.346703 2.121911 2.957076 -1.070901 -2.992419 -0.246163 -3.194911 -1.493444 -0.575591 1.699808 1.880587 -2.091793 3.958124 -0.063691 -1.679776 1.945854 -1.871352 3.264376
wb_dma_de/always_7/stmt_1 1.515971 0.175658 -0.958232 -1.555812 3.560731 0.046280 -0.129887 -1.690012 0.720577 -1.630677 -1.759638 -0.190104 1.299280 -0.190056 3.768388 -1.308887 -0.684759 0.536173 -3.225065 3.533271
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -0.058461 1.869226 0.393612 1.438979 1.007019 -0.449152 -2.965277 -1.208787 -4.772190 -1.055041 -1.936294 1.722883 0.948012 -2.341838 1.281678 -0.666389 -0.988564 0.601866 0.447180 1.278463
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -1.591014 -0.586034 -2.900563 0.289660 -0.870240 -0.720124 -0.678989 -0.394989 -1.821247 1.652023 -2.414393 -0.363034 -0.448055 -1.434100 -1.427050 2.175436 0.922848 2.172120 -0.733575 -0.059574
wb_dma_de/always_3/if_1/cond 1.730409 0.833083 0.996523 1.164594 -0.724124 -0.870189 1.244507 1.378326 -0.125549 1.321489 0.926867 0.399922 -0.740166 0.673607 -0.361105 -0.304172 -0.847122 -0.019522 -0.546479 -1.539890
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.125602 0.754773 2.204433 0.261980 1.383984 -2.993998 -3.563319 -0.872016 -1.798399 -0.355753 1.460159 0.514798 2.383507 -0.507255 3.406401 -3.091966 -1.112264 1.771765 -0.837045 2.108900
wb_dma_ch_sel/assign_101_valid -2.024640 2.075794 -2.026279 -0.098186 -0.312687 -5.687705 1.177210 3.532141 -1.231323 -0.787679 2.496052 -3.154666 3.453293 0.214080 -1.016726 -1.406648 -2.022573 1.726879 -4.853879 -0.653435
wb_dma_ch_sel/assign_98_valid -1.801835 2.067219 -2.171309 -0.048586 -0.040422 -5.569456 1.111632 3.411963 -1.429932 -0.719841 2.210446 -3.015061 3.250978 0.108288 -0.904503 -1.429107 -2.071609 1.847354 -4.849791 -0.720863
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.781658 1.433328 0.528396 1.091040 1.288836 -2.048429 -1.506913 -0.241955 -2.271907 -0.909215 0.182347 0.476262 1.910257 -0.709158 2.986527 -1.610888 -1.409289 0.534023 -1.312962 1.586056
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.600751 1.569252 3.176640 1.129155 0.458971 -3.774949 -2.266274 0.435147 -1.584789 1.044342 2.232134 0.688343 1.453249 0.110596 2.725861 -3.249784 -1.762362 1.599121 -1.333191 0.568250
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -0.793002 0.451645 -0.055514 0.333426 -0.297446 1.618988 -1.447277 -1.019346 -2.548040 -0.118038 -2.204267 1.268939 -0.987938 -1.619439 -1.816782 0.892150 0.433801 0.016645 1.840197 -0.318393
wb_dma_rf/wire_ch7_csr -1.021108 2.162981 0.381874 -2.597850 -2.450433 -3.047538 0.642870 0.507155 3.500993 -0.360511 -1.246159 -4.187737 0.886146 0.108239 -1.140803 -0.881449 0.110558 -0.468963 -2.787256 -0.030371
wb_dma_ch_sel/reg_csr -0.929261 0.021837 3.024130 -1.933468 -3.585235 -0.713526 -0.416144 -2.743922 4.198617 -0.740054 -2.602480 -3.406319 2.034227 0.392191 3.121966 -1.904463 2.343022 -2.885186 0.769545 0.864043
wb_dma_de/reg_next_state -0.931617 3.806442 0.318578 -1.608921 1.978936 -1.769157 -0.779031 0.327535 1.289012 -0.401909 2.041037 -2.716531 0.661690 -0.125545 0.256986 -0.631057 -1.296026 -4.719932 0.878870 -0.454089
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -1.808554 0.069276 -0.606284 2.727060 0.295619 -2.843976 -5.560483 3.443445 -0.914829 -1.412325 -1.670087 -0.892749 6.234662 -2.873737 6.212228 -0.298151 1.370535 -2.323771 3.041388 0.818830
wb_dma_de/always_11/stmt_1/expr_1 1.836149 0.886037 1.046687 1.204351 -0.709688 -0.898021 1.280373 1.481352 -0.118839 1.414679 0.896657 0.384414 -0.801231 0.696369 -0.432103 -0.360103 -0.872305 0.023729 -0.619074 -1.588379
wb_dma_ch_rf/input_ptr_set -0.268413 -0.703725 -2.407532 0.670035 1.078913 0.813632 -1.900200 0.812731 -2.251305 0.812437 -2.307956 0.480341 0.877779 -2.185101 -0.531503 1.421669 0.158610 1.202761 0.016565 -0.027916
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 1.495487 2.162822 1.176620 2.114529 0.762084 -2.048879 0.558337 2.763540 0.468232 1.028826 2.778798 1.122199 -2.152642 -0.437892 -1.422276 0.711759 1.107534 -0.052834 0.075939 -0.483574
wb_dma_ch_sel/assign_12_pri3 -0.271704 -0.673957 -2.369130 0.718566 1.065940 0.851504 -1.904549 0.801973 -2.246468 0.780090 -2.328888 0.519856 0.832385 -2.155525 -0.485656 1.400612 0.117136 1.184301 0.022363 0.010024
wb_dma_de/assign_65_done/expr_1/expr_1 -0.984660 1.841274 0.636088 0.520749 0.585453 0.756052 0.822551 -2.120547 -3.040137 -1.997989 -2.075270 0.682145 0.876411 -0.759487 1.195840 -1.084712 -0.261469 -1.635549 -0.469872 1.249700
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -0.253618 -0.683885 -2.376648 0.686166 1.099831 0.865229 -1.954818 0.777335 -2.246662 0.775796 -2.320506 0.508611 0.846292 -2.223520 -0.541799 1.427421 0.147264 1.188853 0.012700 0.027644
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.589692 1.102410 2.233818 -0.320848 -1.299291 0.867022 0.386962 -1.787686 -0.415475 -0.922894 0.027622 0.840233 -1.805571 0.482714 -1.276612 -0.472425 0.310002 -1.144230 1.827028 -0.309696
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.043592 0.790363 2.171369 0.177695 1.320145 -3.059903 -3.524619 -0.894810 -1.748582 -0.343875 1.345015 0.433485 2.375158 -0.518128 3.427647 -3.107930 -1.091470 1.657361 -0.856534 2.068464
assert_wb_dma_ch_sel/input_valid 0.318325 -0.629920 -1.825552 0.934682 1.561515 0.897454 -1.424122 -0.070210 -0.757167 -0.532804 -0.716528 1.121259 -0.093958 -1.301497 0.821840 1.578542 -0.278369 1.374667 -0.581009 1.642608
wb_dma/input_wb0_stb_i 4.239268 0.362539 1.907705 3.124774 1.282665 -1.161206 0.660107 1.549722 -3.611073 1.472412 0.683458 2.338980 1.402241 1.384435 3.562100 -3.093025 -2.014843 0.094491 -0.092410 -1.990318
wb_dma/wire_ch1_csr 0.402434 0.958040 1.139725 -2.650590 -2.901893 -0.551462 0.638006 1.490481 3.599778 -0.255791 -2.274961 -4.457174 3.067600 0.256894 -0.733455 -2.191105 -1.433475 -1.026667 -2.691889 -1.799706
wb_dma_rf/assign_5_pause_req -3.416320 4.980981 0.525659 -0.037068 0.568071 0.495635 2.186677 -3.806399 -0.942932 0.320344 0.593677 -2.211106 -0.876230 -1.193356 -0.839607 1.053106 0.771721 -6.208669 0.859249 0.639240
wb_dma_de/always_12/stmt_1 -1.034823 1.936509 0.453848 0.524977 0.629443 0.593018 0.507448 -2.055851 -3.089775 -2.038973 -2.085410 0.593691 1.077747 -1.041876 1.217843 -0.980024 -0.373946 -1.404962 -0.711197 1.509090
wb_dma_wb_if/wire_wb_ack_o 0.136691 3.551028 -0.047587 -1.670686 0.176397 -0.961042 1.702924 -1.449862 2.056326 1.727503 -1.223637 -1.414538 -2.644283 0.028069 -0.835716 0.546641 0.824927 -1.380695 -0.958681 -0.110299
wb_dma_ch_rf/always_5/if_1/block_1 -0.188121 1.281256 0.010164 -1.280086 -1.405291 -1.413176 1.432798 0.562003 2.196719 1.464304 -0.581709 -1.112783 -1.076454 0.696749 -1.486092 0.808684 1.153548 -0.070355 -1.344242 0.662404
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -0.092976 1.853943 0.441138 1.370040 0.965363 -0.267529 -2.931144 -1.288894 -4.807998 -1.013281 -2.107484 1.754349 0.809059 -2.426126 1.038693 -0.653722 -0.889426 0.529917 0.631172 1.213390
wb_dma_ch_arb/assign_1_gnt 0.686979 2.913388 2.484488 -0.409419 -1.640281 -4.659537 -4.973865 0.364078 0.301670 1.967170 2.531194 -0.539616 -0.645786 -3.344746 -2.721905 0.924512 0.662505 2.199604 -0.743905 2.134381
wb_dma_rf/input_dma_err -0.104008 1.907953 0.486453 1.278397 0.921990 -0.439613 -2.846437 -1.258903 -4.602009 -1.017607 -1.964320 1.656405 0.850991 -2.353472 1.134235 -0.682205 -0.960729 0.471497 0.492782 1.240697
wb_dma/wire_wb0_addr_o 1.823540 0.924015 1.016415 1.178908 -0.743560 -0.889873 1.300363 1.472938 -0.105630 1.392161 0.883721 0.377133 -0.802747 0.654227 -0.478023 -0.295859 -0.877837 0.019299 -0.620175 -1.598127
wb_dma_de/assign_73_dma_busy/expr_1 -2.263243 2.740164 -1.474464 0.460566 2.417164 0.363468 3.301173 -3.175502 -0.221555 0.711732 2.225400 -0.359215 0.081450 0.846991 -0.052997 1.615462 2.038149 -2.670028 -1.600309 3.137486
wb_dma/input_dma_nd_i 1.179884 0.852081 -1.219851 2.110205 2.954566 -1.243844 -2.951684 -0.300139 -3.203428 -1.453417 -0.539365 1.630394 2.015196 -2.018842 4.048938 -0.258953 -1.727968 1.861977 -1.927986 3.244216
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.849451 0.015217 0.095271 -0.748615 -0.242419 1.081015 3.572734 -0.852530 1.617571 -1.053997 -0.042934 -1.049717 0.123162 1.460314 0.168950 -0.365012 0.582568 -2.020346 -1.160735 0.214550
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.943698 0.119280 0.135711 -0.884799 -0.340730 1.015192 3.691954 -0.889600 1.732775 -0.999765 -0.013844 -1.142717 0.124187 1.480225 0.109356 -0.406181 0.653670 -2.110566 -1.206919 0.237283
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.627411 1.191550 2.341030 -0.360385 -1.388423 0.817252 0.430025 -1.872848 -0.323748 -0.945189 0.050854 0.815242 -1.845617 0.489348 -1.327806 -0.482193 0.297412 -1.199290 1.834818 -0.322480
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -0.187652 1.984745 0.470060 1.332954 0.913878 -0.448602 -2.857339 -1.244389 -4.690575 -1.012354 -1.985541 1.625643 0.862768 -2.389232 1.015436 -0.640138 -0.893848 0.487356 0.497741 1.270496
wb_dma_ch_sel/assign_3_pri0 1.160596 0.819265 -1.268036 2.115290 2.956690 -1.128773 -2.946719 -0.252436 -3.204907 -1.488544 -0.542699 1.631612 1.992107 -2.021145 4.005037 -0.202281 -1.736265 1.888107 -1.884362 3.185761
wb_dma_de/always_23/block_1/stmt_8 1.749714 0.874303 1.043573 1.169348 -0.801363 -0.870573 1.276081 1.429439 -0.048639 1.367058 0.930033 0.336742 -0.809857 0.727205 -0.427680 -0.322264 -0.863150 -0.061857 -0.567947 -1.624087
wb_dma_ch_arb/always_2/block_1/stmt_1 0.812009 2.701282 2.371300 -0.088414 -1.407948 -4.468554 -5.348434 0.542112 -0.039531 1.743342 2.749879 -0.208579 -0.409101 -3.598619 -2.656555 1.056478 0.484721 2.545586 -0.818822 2.438791
wb_dma_de/always_23/block_1/stmt_1 -1.074339 3.639005 0.144077 -1.466471 2.069752 -1.483019 -0.930925 0.252748 1.162890 -0.687252 2.178638 -2.545882 0.416227 -0.262112 -0.028485 -0.393643 -1.384161 -4.383256 0.954086 -0.386208
wb_dma_de/always_23/block_1/stmt_2 1.013617 0.103166 -1.423710 -2.034555 3.003308 -0.094948 -0.573397 -0.956155 -0.477498 -0.303697 -3.345123 -0.896277 2.126082 -0.984128 2.405160 -1.499810 -0.270816 0.376336 -2.720130 1.949550
wb_dma_de/always_23/block_1/stmt_4 -0.173686 1.051427 -1.820014 -2.198162 2.819477 1.272233 0.450887 -0.170789 -0.401800 1.854730 -3.775394 -1.972086 3.193102 -2.165186 0.584481 -0.427292 0.529816 -1.835016 -2.304715 0.997210
wb_dma_de/always_23/block_1/stmt_5 1.686740 -0.497029 -1.228016 0.662142 2.456261 -0.580610 -5.415630 0.846354 -3.738996 0.511717 -4.192723 1.440738 3.436234 -2.672534 3.762444 -1.037925 -0.336948 1.232078 1.112842 1.223502
wb_dma_de/always_23/block_1/stmt_6 2.551967 -0.540868 0.861557 2.115108 2.124263 -0.257033 -0.737259 0.203477 -3.681380 0.031493 -0.217287 2.079492 2.188817 0.667308 4.003119 -2.795687 -1.204028 0.222988 0.481009 -0.400262
wb_dma_ch_rf/wire_ch_am1_we -0.934934 0.983175 1.879473 -0.803017 -2.148900 1.430175 1.280175 0.960636 0.778623 -1.195677 0.736183 0.357235 1.282961 -1.527336 -3.037081 0.836783 -0.792610 0.117662 -2.650926 1.677960
wb_dma_wb_mast/input_mast_go -0.598854 1.168143 2.315867 -0.303742 -1.355319 0.887590 0.393109 -1.868172 -0.394551 -0.958157 0.070320 0.854304 -1.866257 0.492064 -1.373678 -0.456645 0.349710 -1.197531 1.868432 -0.301851
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.391961 -0.157874 0.779613 0.395020 0.671859 1.016597 3.586684 -0.996407 -0.140872 -0.910217 0.173968 0.082678 1.168535 1.914508 2.316680 -1.822320 0.004826 -2.124424 -0.982369 0.123800
wb_dma_ch_sel/assign_125_de_start/expr_1 1.303735 1.954736 2.214825 -2.256814 2.081617 2.993448 3.066908 0.196338 -2.343608 -1.175903 0.027592 -0.430360 0.084871 -1.490017 -3.501406 -2.707504 -2.725494 -1.930528 -2.645540 -1.330725
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.131276 3.960630 0.789282 -0.900957 1.260629 -0.650676 2.586615 -2.783870 -0.336478 1.054990 2.866394 -1.997766 -1.663346 0.054833 -1.907940 0.012338 0.611232 -4.072085 0.131810 0.030105
wb_dma_ch_sel/assign_151_req_p0 1.335611 1.596800 -0.634207 2.072294 1.162647 -0.943804 1.783960 1.100747 -2.663741 0.181454 -1.102196 0.210711 2.000832 -0.562735 2.115655 -0.863937 -1.507222 -0.495266 -3.027366 0.132814
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.327500 1.197283 0.702803 -1.451987 1.996727 -0.239999 -3.598260 -1.862397 -2.555413 -0.185617 -3.208490 1.000954 0.206457 -1.910104 1.084000 -1.614535 -0.597578 1.195891 0.233558 1.430655
wb_dma_wb_mast/reg_mast_dout -0.551043 2.923318 1.074137 -3.764396 -2.117154 -2.115589 1.546599 0.245254 4.784876 2.366270 -2.365426 -3.532511 -0.489957 -0.785653 -0.494813 0.228688 1.276028 -3.617196 -0.775778 0.158220
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -4.584884 0.534647 -0.315372 -0.802142 -4.163859 -4.867820 1.178068 -0.926213 0.649396 -0.581012 1.560804 -3.529623 2.585209 1.835743 1.057813 -0.778965 0.333587 -0.287631 -1.071236 -0.078920
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.534091 1.118724 2.216939 -0.305163 -1.270827 0.794699 0.333284 -1.780294 -0.420560 -0.918841 0.019254 0.813332 -1.731269 0.443945 -1.274709 -0.488705 0.288647 -1.100500 1.778538 -0.259041
wb_dma_ch_sel/assign_100_valid -1.974994 1.975943 -2.277947 -0.236379 -0.304309 -5.744633 0.926492 3.478179 -1.227259 -0.829747 2.083650 -3.303147 3.364488 0.112190 -0.974084 -1.375569 -2.102481 1.927665 -4.879261 -0.717360
wb_dma_ch_sel/assign_131_req_p0 0.909985 1.940760 0.161936 1.850127 0.862225 -4.380560 -0.287142 0.703202 -1.307979 1.278041 1.537467 0.210230 -0.176279 -1.018441 0.460632 -0.185855 1.606663 1.963471 -2.438556 1.745604
wb_dma_ch_sel/assign_135_req_p0/expr_1 1.139516 1.698073 -0.713774 1.795283 1.030790 -0.975921 1.684139 1.051818 -2.593431 0.271597 -1.316157 -0.017313 2.001622 -0.697522 1.889998 -0.791677 -1.379578 -0.581298 -2.981310 0.110229
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.844639 1.383110 0.499677 1.129972 1.353379 -1.989491 -1.504083 -0.217798 -2.353339 -0.926920 0.124505 0.524460 1.974694 -0.761779 3.066826 -1.646796 -1.457935 0.557498 -1.303824 1.559584
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 0.968230 -0.746622 -2.225974 -2.595863 3.440791 1.719449 -1.443711 0.589013 -2.312761 3.150935 -3.442270 -0.054649 1.209733 -2.322479 -2.649808 -0.354890 0.785370 1.804029 -0.860079 -0.542406
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 1.699976 -0.506415 -1.060292 -2.190603 1.737508 0.088138 -6.083318 0.431566 0.846510 2.048941 -5.903643 -0.835724 2.768628 -2.923225 3.380661 -0.033685 0.745485 -0.495623 1.740850 1.107487
wb_dma_pri_enc_sub/wire_pri_out -0.780684 0.427576 -0.183301 0.370997 -0.196381 1.713346 -1.575479 -1.004916 -2.689106 -0.176729 -2.308751 1.365494 -0.932017 -1.755782 -1.785726 0.930734 0.397383 0.103192 1.838006 -0.262597
wb_dma_ch_rf/input_wb_rf_din 1.237321 -0.837734 0.510266 -2.575482 -0.710081 -6.270206 2.729494 3.514873 -0.039369 4.025275 -2.272984 -4.779866 2.695340 3.015249 0.539213 -6.414014 1.580141 -0.347738 -0.730684 -6.919041
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.517164 1.199392 0.839801 -2.287692 1.745476 0.663997 -0.025859 -2.665286 -0.835998 -1.207540 -3.160836 -0.143252 0.443102 -0.351264 1.314138 -2.120896 0.051946 -0.868414 -0.970475 1.639490
wb_dma_ch_sel/assign_157_req_p0/expr_1 1.276249 1.670879 -0.691524 1.938356 1.108445 -1.132564 1.423669 1.229429 -2.631510 0.258354 -1.117311 0.106013 1.965130 -0.745687 1.973978 -0.740981 -1.463056 -0.286551 -3.026436 0.177091
wb_dma_ch_sel/assign_139_req_p0 1.244227 1.661335 -0.717527 1.949490 1.096534 -1.025729 1.527122 1.144073 -2.697237 0.282450 -1.234428 0.116895 1.970441 -0.735616 1.962962 -0.790485 -1.423137 -0.386238 -2.983527 0.099798
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.550453 1.171067 2.275025 -0.335189 -1.336040 0.834575 0.365899 -1.835912 -0.404312 -0.924696 0.035763 0.805622 -1.815809 0.471983 -1.323972 -0.514613 0.296375 -1.183957 1.825571 -0.301607
wb_dma_ch_sel/always_38/case_1 1.210987 2.191086 2.310062 -2.233357 1.918670 2.878911 3.056854 0.102847 -2.472637 -1.072825 -0.078068 -0.487504 -0.120151 -1.543583 -3.667919 -2.745095 -2.713552 -2.101865 -2.450469 -1.516930
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -2.055585 3.309659 -0.760758 -2.115079 0.319111 -3.125969 -2.046510 -1.061429 0.602661 -1.611559 3.796733 -4.450058 -1.228802 -0.542731 -2.539411 -0.565337 -3.372026 -0.564318 -0.733660 -1.395275
wb_dma/constraint_wb0_cyc_o -0.621087 1.166524 2.328096 -0.366263 -1.397657 0.820109 0.467574 -1.806087 -0.285029 -0.932052 0.102797 0.775200 -1.861834 0.526210 -1.336729 -0.507487 0.324973 -1.206769 1.833155 -0.342362
wb_dma/input_wb0_addr_i -1.516649 3.764178 4.184517 -2.391172 -2.325732 -2.480761 3.445219 -1.089603 1.260136 3.022789 0.764683 -3.332249 0.266328 0.686483 -1.761919 -3.445292 2.929765 -3.646783 0.561062 -2.716119
wb_dma_de/input_mast1_drdy -1.537069 2.761134 2.135531 -0.379307 -1.655741 -1.084177 -0.925798 -1.496063 -2.346286 -0.502620 -0.985520 -0.178918 -0.104820 -1.314520 -1.406453 -0.931602 -0.141677 -1.034453 0.851539 -0.095537
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.909349 0.051570 0.058840 -0.846861 -0.243633 1.056249 3.657879 -0.888288 1.661027 -1.088394 -0.057644 -1.127819 0.168792 1.463177 0.175605 -0.402151 0.601260 -2.122175 -1.257919 0.237897
wb_dma_wb_if/input_wb_ack_i 0.359184 7.121518 0.519044 -4.115855 -0.478491 -3.190928 2.413746 -1.054507 4.146812 3.570829 -3.612664 -3.481018 -3.600192 -0.195709 -1.044188 0.116314 0.185148 -3.683066 -1.239733 -0.914801
wb_dma_ch_sel/wire_pri_out -0.849960 0.482801 -0.058211 0.301923 -0.328280 1.579911 -1.400711 -0.989343 -2.492787 -0.094431 -2.177931 1.184930 -0.949763 -1.620903 -1.839248 0.851151 0.459240 -0.034384 1.770795 -0.364385
wb_dma_ch_rf/assign_3_ch_am0 -0.282125 -0.514227 -1.002425 -0.292931 -0.665130 0.148052 -1.332925 -0.822694 -1.107564 -1.077537 -1.452315 -0.535347 2.507924 1.795553 2.625043 -1.142254 -1.734402 -0.820396 0.979322 -0.220634
wb_dma_rf/input_ch_sel -2.663050 2.370812 -1.997101 -1.876727 1.842643 1.330193 1.785273 -2.823950 2.177121 3.097102 -0.661536 -2.371274 0.343201 -0.370973 -1.132786 2.623123 3.253573 -4.312397 0.025201 1.709902
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -5.716497 0.934594 -0.594234 -1.306451 -3.682206 -3.003255 2.501217 -2.580391 1.290746 -1.864205 1.124746 -2.687054 0.843791 2.306069 1.203001 0.414385 0.308145 -1.619681 -0.524799 1.084058
wb_dma_de/always_23/block_1/case_1 -1.001575 3.593883 0.198199 -1.582881 2.003961 -1.796046 -0.953366 0.411594 1.501631 -0.716031 2.132943 -2.698528 0.679604 -0.168169 0.276616 -0.516314 -1.236514 -4.477233 0.879487 -0.242677
wb_dma/wire_pause_req -3.374528 4.885451 0.707208 0.063525 0.531285 0.612798 2.390264 -3.881479 -1.045556 0.336948 0.544597 -2.019568 -1.020770 -1.064302 -0.803035 1.052135 0.882755 -6.262315 1.014846 0.528668
wb_dma_wb_if/input_mast_go -0.558733 1.155899 2.341371 -0.298742 -1.317432 0.843069 0.340663 -1.860468 -0.461180 -0.955622 0.019134 0.881502 -1.789617 0.445595 -1.298716 -0.500994 0.290997 -1.175676 1.848846 -0.282885
wb_dma_ch_rf/input_de_csr -0.004787 -0.850111 -2.345565 -2.177403 0.671394 1.609709 -2.891259 0.359727 2.199446 2.183350 -4.308058 -1.619795 0.312585 -2.593542 -0.559897 2.337778 1.082036 -0.331317 0.692781 0.104543
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.867315 0.462120 -0.088679 0.363140 -0.278784 1.668291 -1.500257 -1.094135 -2.627986 -0.221560 -2.224905 1.338853 -1.025345 -1.685118 -1.784661 0.923131 0.431492 0.036671 1.861060 -0.249792
wb_dma_de/input_mast0_din 0.904387 -1.827354 -1.704691 -3.091511 0.679405 1.933869 -4.860210 0.669000 2.736725 2.705571 -6.098969 -1.162844 1.165770 -2.363116 0.662486 1.488672 1.994823 -0.821439 2.882458 -0.120531
wb_dma_pri_enc_sub/always_3 -0.901783 0.462051 -0.138830 0.300857 -0.317895 1.613261 -1.469449 -1.008228 -2.550184 -0.069023 -2.266400 1.224941 -0.959020 -1.722270 -1.913991 0.933072 0.471074 0.020343 1.835992 -0.324286
wb_dma_pri_enc_sub/always_1 -0.836100 0.435687 -0.158077 0.347215 -0.256502 1.634153 -1.561585 -0.978707 -2.633560 -0.121280 -2.327277 1.254008 -0.883064 -1.749648 -1.820816 0.900757 0.398131 0.050542 1.785084 -0.320551
wb_dma_ch_sel/reg_adr0 -3.210158 -0.216239 -0.952801 -0.212749 -3.557605 -6.545970 0.590184 0.374719 0.816712 2.254551 2.547677 -2.975194 -0.234327 0.540034 -1.468587 0.627944 1.959954 2.009272 -1.051047 -1.211033
wb_dma_ch_sel/reg_adr1 1.481958 2.107552 1.072635 2.165989 0.845735 -1.976002 0.438324 2.737199 0.424926 0.973632 2.765028 1.198526 -2.130337 -0.523191 -1.460479 0.756909 1.114026 0.062176 0.125945 -0.412086
wb_dma_ch_sel/assign_1_pri0 1.136836 0.760990 -1.305518 2.105561 2.936679 -1.112485 -2.891618 -0.282037 -3.117083 -1.499829 -0.522906 1.642846 1.870804 -2.032642 3.926207 -0.112667 -1.723995 1.900318 -1.869067 3.231956
wb_dma_ch_pri_enc/wire_pri26_out -0.866125 0.438496 -0.187143 0.333106 -0.273968 1.599196 -1.468564 -0.939809 -2.601221 -0.097439 -2.246224 1.243400 -0.931112 -1.702456 -1.861507 0.959813 0.443915 0.036772 1.784701 -0.337788
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.871886 1.423476 0.565316 1.054447 1.327020 -2.034490 -1.454279 -0.192630 -2.357924 -0.908146 0.140440 0.516217 2.010168 -0.710294 3.092928 -1.725851 -1.418319 0.511752 -1.329496 1.541952
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -0.847204 1.817153 0.422454 0.696285 0.769628 0.701660 0.585842 -2.027980 -3.228081 -2.033106 -2.054614 0.758423 1.102782 -0.962046 1.369821 -1.014124 -0.425298 -1.399445 -0.669454 1.479644
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 3.952243 -2.834417 2.346535 1.153489 -0.722160 -4.071992 -2.645039 2.708673 -3.425359 2.714295 -1.826873 -0.667358 7.149031 2.835974 6.753166 -7.033014 -0.073997 -1.046366 2.914752 -4.684732
wb_dma/wire_ptr_set -0.245305 -0.751176 -2.460339 0.724653 1.106505 0.929637 -2.016008 0.792126 -2.328823 0.793216 -2.432335 0.552483 0.850204 -2.282113 -0.547601 1.480194 0.108902 1.237396 0.060198 0.006259
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -0.842583 0.524016 -0.022528 0.311593 -0.343157 1.511300 -1.502337 -1.014137 -2.587048 -0.144260 -2.186331 1.207644 -0.901746 -1.659485 -1.833936 0.858972 0.438055 0.018840 1.808779 -0.318542
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.497663 1.091432 0.715378 -2.263604 1.784034 0.924159 0.026313 -2.701863 -0.954505 -1.211007 -3.332113 -0.034884 0.334497 -0.418050 1.234541 -1.988337 0.070042 -0.875012 -0.882759 1.534453
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.764783 1.454763 0.539008 1.087684 1.279866 -2.052534 -1.460862 -0.211374 -2.264433 -0.944803 0.205225 0.488759 1.942596 -0.736691 3.006675 -1.643592 -1.450300 0.531225 -1.320657 1.572882
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 0.752227 1.512069 0.584311 1.052926 1.278633 -2.158253 -1.489816 -0.223979 -2.301049 -0.952231 0.216716 0.402223 2.018026 -0.729073 3.038919 -1.687012 -1.430529 0.513821 -1.426548 1.600749
wb_dma_de/reg_ptr_set -0.264673 -1.273150 -1.708715 -3.275255 2.754465 4.294294 1.717138 1.056830 -0.969684 0.100218 -1.892139 -0.585594 3.250273 -1.839131 -3.811337 -0.415987 -0.057005 0.379468 -3.405587 0.754365
wb_dma/wire_dma_nd 1.064951 0.816665 -1.277282 2.002832 2.842755 -1.133675 -2.852256 -0.288801 -2.967971 -1.456341 -0.509090 1.554730 1.812118 -1.994469 3.835850 -0.041044 -1.628444 1.841604 -1.893456 3.223265
wb_dma_rf/assign_3_csr -0.341122 0.463906 0.552511 -0.925483 0.343221 0.824407 1.342485 -0.459063 0.375149 -0.992708 0.463276 -1.456033 -1.819443 -0.414238 -0.917025 -0.540131 -1.095222 -2.101714 0.412100 -1.642120
wb_dma_rf/assign_4_dma_abort -0.073423 1.940307 0.492570 1.334222 1.015784 -0.462807 -2.851791 -1.242892 -4.772975 -1.015260 -1.982347 1.691643 0.964829 -2.350748 1.171566 -0.756178 -0.959834 0.494687 0.496791 1.222575
wb_dma_ch_sel/assign_123_valid -0.420290 0.800599 -1.718447 0.871124 1.971096 -0.101814 0.332067 -0.363201 -2.691989 -1.191510 -2.093068 -0.128047 2.768698 -1.380745 2.520088 -0.537197 -0.629133 -0.411091 -2.414623 1.766417
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.064985 0.778798 2.192027 0.155601 1.275756 -3.088312 -3.611588 -0.863341 -1.686764 -0.388714 1.451558 0.455149 2.354792 -0.527911 3.426760 -3.085125 -1.074830 1.732099 -0.826686 2.165031
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -0.870954 0.025873 0.067513 -0.759494 -0.259879 1.051787 3.513962 -0.823923 1.543310 -1.014466 -0.030034 -1.009900 0.158084 1.428337 0.136277 -0.369824 0.574616 -1.984334 -1.184335 0.243073
wb_dma_rf/wire_ch4_csr -1.018765 2.251312 0.530668 -2.690680 -2.520614 -3.083249 0.512295 0.515165 3.758494 -0.328609 -1.066818 -4.101499 0.638272 0.082837 -1.242999 -0.755991 0.159338 -0.562942 -2.575221 -0.008181
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.918240 0.068514 0.081611 -0.827747 -0.255401 1.042920 3.663706 -0.882103 1.643195 -1.032245 -0.020327 -1.117425 0.140604 1.469528 0.151189 -0.406563 0.617439 -2.079254 -1.222086 0.227233
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -4.621857 0.299756 -0.546514 -0.653516 -4.274115 -4.809969 0.697125 -0.813548 0.524914 -0.635161 1.698939 -3.447481 2.724992 1.752915 1.045493 -0.545014 0.229676 -0.016306 -0.913126 -0.036518
wb_dma_ch_pri_enc/wire_pri0_out -0.797980 0.414533 -0.116033 0.375861 -0.225832 1.636554 -1.491569 -0.984018 -2.638818 -0.125088 -2.271910 1.277875 -0.941244 -1.702172 -1.802435 0.910739 0.395585 0.061123 1.825715 -0.306750
wb_dma_ch_rf/assign_10_ch_enable -2.138790 3.399448 -0.769292 -2.172952 0.322164 -3.052717 -1.729478 -1.065189 0.569946 -1.592995 3.664075 -4.602867 -0.954112 -0.427176 -2.292041 -0.727992 -3.340260 -0.918084 -0.788370 -1.451281
wb_dma_wb_slv/reg_slv_we -2.104217 3.772916 1.675555 -2.267259 -2.594592 -3.796173 0.926526 1.936396 2.384387 4.149450 0.081024 -0.337833 2.634109 1.729346 -2.472470 0.738508 2.399757 -0.646298 -0.962221 1.850814
wb_dma_de/input_txsz 0.260121 2.647059 0.701244 -1.630653 4.448851 0.359113 0.465130 -0.722362 -2.340664 0.011005 -1.160870 0.891822 -0.095357 -1.772698 -1.779098 -1.833256 2.121217 -0.676568 -0.704815 1.576265
wb_dma_wb_if/wire_mast_dout -0.651244 3.089401 1.220236 -3.970808 -2.380773 -2.304898 1.554770 0.202731 5.208443 2.426818 -2.444064 -3.854688 -0.448308 -0.776409 -0.438950 0.221534 1.340404 -3.883211 -0.693236 0.097090
wb_dma_ch_rf/wire_ch_enable -2.179699 3.174637 -0.969328 -1.956500 0.402437 -2.893759 -1.873015 -1.137714 0.613001 -1.795521 3.642585 -4.267129 -1.243103 -0.615159 -2.285656 -0.306445 -3.358427 -0.489007 -0.888633 -1.119936
wb_dma_rf/wire_csr_we -2.587025 3.106056 0.555213 2.306025 -0.744157 1.288164 2.696131 -0.705449 -2.140187 0.920083 -2.677604 0.568657 2.038689 -1.361099 1.391952 1.493949 1.857597 -5.307323 0.720395 0.915491
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.598546 1.196185 2.412398 -0.365985 -1.383267 0.824882 0.417220 -1.894094 -0.354881 -0.972846 0.064663 0.803685 -1.889116 0.499605 -1.378726 -0.522063 0.312949 -1.228527 1.924396 -0.331485
wb_dma_ch_sel_checker/input_dma_busy -0.589230 -0.072761 -0.561823 -0.269841 -0.572345 -0.041969 -0.517412 0.884597 -1.488920 1.407280 -1.625028 -0.646561 0.946201 -0.880381 -1.440518 -0.130940 0.396680 -0.129757 0.605313 -1.702569
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.559548 1.105091 2.310721 -0.258155 -1.303791 0.944427 0.273517 -1.897130 -0.565830 -0.969103 -0.036021 0.990749 -1.865406 0.411850 -1.291614 -0.443803 0.293406 -1.157264 1.941544 -0.257472
wb_dma_ch_rf/assign_9_ch_txsz 0.014813 2.919311 0.509753 -1.800930 3.214869 0.701618 3.159612 -0.059670 -1.984239 1.657036 -0.925082 1.396996 -1.049495 -0.597902 -4.347044 -1.433332 2.805559 -0.438458 -0.959010 1.287788
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.656939 -0.619773 -2.983127 0.302002 -0.875098 -0.783972 -0.663117 -0.474671 -1.852363 1.603381 -2.397726 -0.332107 -0.421791 -1.401092 -1.406251 2.203618 0.864799 2.287907 -0.871550 0.074424
wb_dma_de/assign_65_done 0.450342 1.166207 0.893064 -2.450768 1.601758 0.909604 0.103023 -2.786937 -0.722459 -1.111944 -3.332677 -0.157572 0.219592 -0.331645 1.091234 -2.032331 0.122612 -0.998541 -0.793973 1.414583
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 1.412311 2.264262 1.499911 -0.577538 0.714319 2.089715 -1.574035 1.546036 -2.541773 1.203943 -1.295818 0.681114 2.268473 -3.365825 -2.701037 -0.294042 -2.071080 -0.448585 -1.348749 0.022931
wb_dma_de/always_2/if_1/if_1 -3.924272 0.634084 -0.375714 -1.346169 -4.282446 -1.193817 0.178524 -0.641477 -0.333062 -1.928773 2.084146 -2.539241 4.121244 0.615357 -1.907763 0.084835 -2.085010 0.922340 -2.994165 1.755258
wb_dma_ch_sel/assign_154_req_p0/expr_1 1.386484 1.617344 -0.682425 2.108493 1.204245 -0.982498 1.535189 1.200661 -2.800812 0.235632 -1.131079 0.315395 1.967149 -0.704364 2.045858 -0.811651 -1.486258 -0.357257 -2.992647 0.178560
wb_dma_ch_sel/assign_156_req_p0/expr_1 1.268275 1.584619 -0.719966 1.999271 1.184862 -0.816081 1.590716 1.071475 -2.722453 0.128985 -1.195897 0.234913 1.992356 -0.653344 2.081460 -0.775975 -1.445016 -0.417332 -2.985496 0.232704
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.857733 0.485601 0.006852 0.312056 -0.363970 1.663796 -1.380928 -1.088617 -2.533022 -0.168889 -2.171680 1.274307 -1.024369 -1.627378 -1.843651 0.909345 0.479349 -0.060651 1.877391 -0.324849
wb_dma_ch_rf/always_9/stmt_1/expr_1 -0.054658 1.874499 0.398365 1.356800 0.984170 -0.341820 -2.956966 -1.241637 -4.754577 -1.069504 -2.075289 1.729021 0.902839 -2.398924 1.102276 -0.598280 -0.959573 0.571378 0.481244 1.252450
wb_dma_ch_sel/assign_112_valid -0.381888 0.747133 -1.678654 0.935583 1.980627 -0.104208 0.337063 -0.312555 -2.800174 -1.141837 -2.123515 -0.106601 2.817450 -1.303617 2.573426 -0.618555 -0.632052 -0.381204 -2.410033 1.677406
wb_dma_de/always_23/block_1/case_1/block_8 0.975112 -0.758397 -2.174030 -2.587834 3.284181 1.526701 -1.343876 0.668718 -2.128951 3.137330 -3.298513 -0.155763 1.216987 -2.163760 -2.573764 -0.417625 0.796567 1.791000 -0.901963 -0.585306
wb_dma_de/always_23/block_1/case_1/block_9 1.029294 -0.790680 -2.200463 -2.794123 3.434967 1.611039 -1.427486 0.579080 -2.048878 3.189795 -3.331377 -0.142000 1.156697 -2.202262 -2.626467 -0.422682 0.862733 1.854734 -0.926163 -0.478907
wb_dma_ch_rf/assign_28_this_ptr_set -1.533940 -0.103054 -2.661295 0.708057 -0.352968 1.506608 -2.160346 0.930738 -0.034856 1.258833 -3.020987 -0.832938 0.913236 -3.089708 -0.541470 3.351530 0.781200 -0.989041 0.924808 0.066090
wb_dma_ch_rf/always_22 -0.265819 -0.529928 -0.967294 -0.205212 -0.703666 0.114112 -1.343550 -0.784628 -1.124807 -1.067761 -1.434653 -0.477550 2.468519 1.844968 2.665758 -1.146793 -1.769700 -0.787697 0.994959 -0.236051
wb_dma_de/always_23/block_1/case_1/block_1 -0.051550 2.151109 0.856405 -2.395439 1.075411 -1.895103 -2.155593 2.220855 1.798003 -2.348861 0.274526 -3.039165 0.730530 -1.424796 0.432410 -1.584579 -2.512149 -3.091357 0.404131 -1.354360
wb_dma_de/always_23/block_1/case_1/block_2 -2.164383 3.941931 0.727940 -0.626349 1.461454 -0.489466 2.576870 -2.697338 -0.662803 1.152902 2.745096 -1.643436 -1.447009 -0.013457 -1.782613 0.116361 0.719025 -4.049340 0.153340 0.208095
wb_dma_de/always_23/block_1/case_1/block_3 0.207787 0.707324 3.725861 -1.228088 0.082074 -2.503689 -3.480409 0.354312 0.368325 -2.677886 1.340765 0.191189 3.231331 -0.340776 2.943473 -3.042564 0.489279 -1.473124 1.461203 2.211787
wb_dma_de/always_23/block_1/case_1/block_4 -1.359091 -0.014924 2.957730 -2.200054 0.426215 -1.919234 -4.169744 -0.767528 0.579365 -3.675001 1.113073 -0.282772 3.653428 -0.718725 2.774324 -2.826219 1.175581 -1.210980 1.710566 3.242023
wb_dma_de/always_23/block_1/case_1/block_5 -4.210229 1.435464 1.273288 -1.973739 -0.186936 1.233588 -1.950287 -1.391530 2.454877 -4.917767 -1.411104 -0.648147 2.305965 -1.353247 3.168765 0.800869 1.182205 -5.600072 2.870312 3.772452
wb_dma_de/always_23/block_1/case_1/block_7 0.823549 1.469515 -4.796618 -3.531770 2.631885 -0.163585 -1.318895 1.996310 1.170580 3.677257 -5.971375 -3.433477 -0.579764 -2.478442 -2.618089 1.549334 -1.082276 0.547230 -2.259322 -2.323904
wb_dma/assign_4_dma_rest -1.287599 0.597879 -0.312655 -0.025028 -1.426940 0.638441 -0.223459 0.216523 2.191969 0.604253 -0.797810 -1.414724 0.110183 -0.928033 -0.093085 1.946542 0.611922 -2.216979 0.849594 -0.069607
wb_dma_ch_rf/always_23/if_1 1.472091 2.057125 1.085620 2.189054 0.849966 -2.016343 0.460247 2.762712 0.508685 0.926778 2.805082 1.155293 -2.122388 -0.440875 -1.349281 0.719576 1.158192 -0.014069 0.219592 -0.465486
wb_dma_ch_sel/reg_ndr_r 1.017156 0.800929 -1.341198 2.047302 2.843204 -1.119653 -2.937607 -0.325588 -3.023609 -1.511452 -0.558747 1.560670 1.805436 -2.089136 3.835922 0.046202 -1.680560 1.931908 -1.916310 3.287887
wb_dma_de/assign_66_dma_done/expr_1 -1.137978 1.625533 0.750725 -2.364160 1.094006 3.714651 0.524079 -0.625588 -1.201743 -0.919802 -2.234631 -0.667210 3.263700 -2.744410 -2.237086 -0.514082 -0.600155 -2.344230 -1.915867 1.652370
wb_dma_ch_sel/reg_req_r -0.242096 -0.143430 -2.313530 -2.585873 1.762753 2.044747 -1.531247 0.791049 0.201162 3.614150 -3.873062 -1.522375 1.328590 -2.923341 -2.445153 1.412131 1.350992 -0.465375 -0.007977 -0.571841
wb_dma_ch_rf/reg_pointer_r -1.881639 1.445841 -0.522373 -2.692072 -2.461936 -1.665797 3.291085 -0.087603 4.257686 -0.213418 -2.416302 -4.329206 -3.250235 -0.958819 -2.255026 1.136763 2.179942 -1.559076 -2.737474 0.163853
wb_dma_ch_sel/assign_105_valid -0.363209 0.778076 -1.671849 0.920835 1.996372 -0.113285 0.299787 -0.286540 -2.785230 -1.122584 -2.108696 -0.121309 2.832137 -1.350900 2.589139 -0.608509 -0.639010 -0.400093 -2.387888 1.711369
wb_dma_ch_pri_enc/wire_pri5_out -0.849553 0.406937 -0.207411 0.364371 -0.252394 1.686379 -1.503771 -0.970792 -2.551577 -0.147011 -2.264937 1.295431 -0.991390 -1.724429 -1.821382 0.980134 0.458427 0.059327 1.821663 -0.305553
wb_dma_ch_sel/always_39/case_1 1.124056 0.804726 -1.293957 2.068292 2.919414 -1.195024 -2.918958 -0.301231 -3.144228 -1.475460 -0.536360 1.590722 1.946087 -2.024310 4.010061 -0.141272 -1.697246 1.867734 -1.903103 3.245215
wb_dma_ch_sel/always_6 0.956396 -0.726239 -2.079101 -2.651312 3.221491 1.502776 -1.255232 0.566100 -1.988941 3.027315 -3.151114 -0.165457 1.130094 -2.039094 -2.478347 -0.458257 0.774485 1.760710 -0.922361 -0.556547
wb_dma_ch_sel/always_7 1.136924 -1.393770 -2.071959 -2.306734 2.032903 0.996854 -2.570308 0.134148 0.035666 1.690376 -3.574191 -0.321088 0.085347 -1.702698 -0.739987 0.467721 0.567881 1.814673 -0.194592 0.114700
wb_dma_ch_sel/always_4 1.585086 1.781455 1.794760 -1.548581 1.890008 2.380166 1.829699 0.525345 -3.182127 -0.233073 -0.813721 0.858176 2.402088 -1.292128 -2.683076 -2.508014 -1.871594 -0.215595 -3.284696 0.331395
wb_dma_ch_sel/always_5 -0.401748 1.299508 1.484036 -3.361559 2.573703 3.642780 2.128972 -1.089159 -2.263220 -2.316230 -0.623687 -0.905391 0.742927 -1.943185 -3.314687 -2.621615 -1.960680 -2.097593 -2.019016 -0.126859
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -3.696975 2.887829 1.110479 -0.100591 -0.820074 -1.946017 1.366166 -1.418995 -0.618538 0.872398 4.575135 -1.909968 3.291901 0.221081 -1.625728 -0.222891 1.481472 -2.369769 -0.946027 1.725591
wb_dma_ch_sel/assign_120_valid -0.440502 0.750448 -1.841599 0.871626 1.994647 -0.176506 0.223157 -0.245614 -2.725635 -1.084449 -2.182703 -0.187094 2.868601 -1.451268 2.502014 -0.507695 -0.590687 -0.305885 -2.478996 1.760243
wb_dma_ch_sel/always_1 -0.314245 -0.131933 -2.321069 -2.654510 1.708268 2.034888 -1.469736 0.809760 0.383359 3.663223 -3.901640 -1.638990 1.320105 -2.894083 -2.482210 1.476892 1.374223 -0.567568 -0.038333 -0.659307
wb_dma_ch_arb/always_2/block_1/case_1/cond -0.232385 -0.725925 -2.464121 0.684489 1.059075 0.858125 -1.972133 0.830775 -2.314251 0.797070 -2.410105 0.546048 0.858907 -2.256122 -0.557211 1.470299 0.112586 1.252763 0.032478 0.018570
wb_dma_ch_sel/always_8 -1.526216 -0.115136 -2.711322 0.728950 -0.414784 1.517101 -2.189137 1.036631 -0.014149 1.392605 -3.101066 -0.864675 0.970435 -3.128065 -0.565496 3.404066 0.755034 -1.020214 0.927977 -0.099514
wb_dma_ch_sel/always_9 -0.226770 -0.727964 -2.454376 0.669995 1.090982 0.880720 -1.964787 0.822379 -2.247571 0.796003 -2.375754 0.492662 0.827295 -2.239982 -0.518416 1.422323 0.161670 1.205681 0.044998 0.005511
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -0.882456 0.531033 -0.059303 0.287264 -0.384723 1.502292 -1.388442 -1.021684 -2.429144 -0.127231 -2.125196 1.184492 -0.985588 -1.620815 -1.804995 0.891946 0.471317 -0.024659 1.785594 -0.330543
wb_dma/wire_ch1_adr1 -0.234537 1.243182 0.235315 1.038347 1.533951 -1.216880 -0.615330 1.387312 0.641464 -0.374027 2.069707 0.790969 -1.467234 -1.043854 -1.037309 0.981839 1.952794 0.022343 0.678569 1.032667
wb_dma_ch_rf/wire_ch_txsz 0.105625 3.014194 0.494743 -1.879629 3.375587 0.675719 3.124417 -0.014829 -2.091964 1.801277 -1.025002 1.283522 -0.968691 -0.679750 -4.435321 -1.599141 2.764515 -0.532637 -0.927242 1.122144
wb_dma_ch_sel/assign_99_valid -1.981482 1.997792 -2.220287 -0.141680 -0.256722 -5.569294 1.224351 3.407413 -1.399057 -0.764174 2.297722 -3.216146 3.345017 0.271223 -1.044580 -1.413650 -2.242494 1.818818 -4.891832 -0.839832
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 1.510725 2.058506 1.083058 2.204188 0.831111 -2.068671 0.540469 2.779808 0.433727 0.976932 2.816633 1.157859 -2.130531 -0.416156 -1.374660 0.688368 1.128449 0.054628 0.133453 -0.481150
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -1.931909 2.421868 0.628750 -3.107003 0.059233 -4.518660 -2.386418 0.199829 2.002610 0.955662 1.796601 -2.637354 3.491741 1.193508 -0.289350 -1.218779 0.696609 -0.035288 -0.812105 0.938530
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 2.069438 1.432644 3.571819 1.586935 -0.855495 0.688707 4.111692 -0.257509 -3.555946 0.862073 -0.881514 1.374097 0.455028 2.380492 0.804356 -3.875905 -0.603501 -3.173078 1.121015 -3.630466
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -1.822617 0.693984 -2.712800 1.203218 0.682223 -1.935001 -1.276643 0.870367 -1.154755 1.226405 -0.482147 0.352407 -1.706718 -2.437945 -2.335043 2.999224 2.726335 2.122407 -0.235442 1.071131
wb_dma_ch_pri_enc/always_4/case_1 -0.811820 0.442106 -0.127045 0.353898 -0.258801 1.622702 -1.475689 -1.020550 -2.539725 -0.146511 -2.215289 1.254767 -0.957670 -1.701773 -1.794149 0.950886 0.440273 0.048927 1.798219 -0.248808
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -1.210208 -0.014761 2.900121 -2.009315 0.660221 -1.929077 -4.333197 -0.848719 0.299749 -3.734498 1.071143 -0.031819 3.556890 -0.757630 2.978158 -2.781596 1.124939 -1.165271 1.888317 3.397963
wb_dma_de/always_23/block_1 -1.116199 3.777264 0.363632 -1.562802 1.879375 -1.555561 -0.674682 0.362740 1.470065 -0.627319 2.156217 -2.692298 0.624331 -0.274348 0.056778 -0.435150 -1.222222 -4.747210 0.834799 -0.266698
wb_dma_ch_rf/always_22/if_1 -0.253985 -0.503610 -0.996086 -0.254919 -0.674493 0.159223 -1.368297 -0.787527 -1.150084 -1.069027 -1.433139 -0.494145 2.464510 1.786944 2.645886 -1.133543 -1.783209 -0.774572 0.953999 -0.227503
wb_dma_de/wire_mast1_dout 2.516201 -1.904070 0.800450 -3.974714 1.224433 0.647421 -3.231115 -0.264732 2.775026 1.447934 -3.600399 -0.288717 0.302377 0.522466 1.349383 -1.822991 1.350045 0.185680 2.264373 -0.125893
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.209136 1.249913 -0.000382 -1.341794 -1.555109 -1.498896 1.586539 0.599702 2.418661 1.513429 -0.516240 -1.201597 -1.163638 0.832527 -1.533471 0.886729 1.216363 -0.103383 -1.406085 0.649992
wb_dma_de/always_8/stmt_1 -0.952001 1.944853 0.619282 0.484741 0.614236 0.448723 0.920108 -2.025829 -2.841153 -1.984297 -1.887577 0.403568 1.107991 -0.688246 1.338678 -1.200805 -0.333827 -1.646532 -0.770462 1.376280
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.168935 1.261811 -0.019346 -1.311486 -1.493067 -1.438374 1.574912 0.472551 2.375762 1.426466 -0.557093 -1.144708 -1.193141 0.812658 -1.453488 0.837563 1.197603 -0.081484 -1.397128 0.671280
wb_dma_ch_rf/wire_ch_done_we 0.528336 1.053963 0.700258 -2.287310 1.770434 0.906845 -0.202669 -2.654993 -0.917871 -1.110481 -3.357571 -0.042188 0.309311 -0.457223 1.151632 -1.899215 0.081509 -0.755173 -0.788561 1.542159
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.845275 1.449473 0.551801 1.124122 1.331706 -2.101314 -1.519138 -0.207626 -2.360333 -0.937472 0.178220 0.509363 1.979938 -0.738697 3.129410 -1.680474 -1.465525 0.554650 -1.328458 1.600845
wb_dma_wb_slv/wire_wb_ack_o 0.245701 3.580184 0.132500 -1.647739 0.260323 -1.031877 1.828097 -1.552048 2.260170 1.892476 -0.954166 -1.365695 -2.832651 0.253271 -0.714859 0.485726 0.970126 -1.510088 -0.697444 -0.228216
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -1.734410 0.708656 -2.722480 1.294712 0.833507 -1.912216 -1.384203 0.900899 -1.101344 1.157599 -0.295906 0.482990 -1.794261 -2.493227 -2.284715 3.123287 2.748011 2.180662 -0.192277 1.222292
wb_dma_de/reg_ld_desc_sel -4.250483 2.622135 -0.774178 1.963596 2.264808 -2.428490 1.524048 -1.928052 -0.053954 -5.858739 2.743159 0.202567 1.343250 0.261637 6.208776 0.624197 0.385660 -3.424175 -1.016167 5.369743
wb_dma_wb_mast/assign_2_mast_pt_out 0.064259 3.387548 -0.087783 -1.407580 0.181467 -0.717197 1.812972 -1.493704 1.966898 1.662422 -1.037674 -1.202074 -2.748182 0.095040 -0.784964 0.734108 0.858555 -1.355692 -0.785638 -0.087514
wb_dma_ch_sel/input_ch0_csr -0.128152 0.696114 3.622346 -2.267807 -2.582195 1.087066 0.943567 -0.399934 2.468442 -0.884347 -0.675467 -3.799342 2.364301 -1.198974 -0.061450 -2.474615 -0.542120 -3.831850 -0.637848 -1.111786
wb_dma/wire_dma_done_all 1.145573 0.010756 -1.402553 -2.042199 3.096731 0.145502 -0.443976 -0.992058 -0.509713 -0.257828 -3.451956 -0.842815 2.121016 -0.874537 2.522369 -1.590003 -0.201455 0.256330 -2.618432 1.860042
assert_wb_dma_rf/input_ch0_am1 -0.649298 1.473684 1.582654 -0.997921 -1.927559 -0.079925 1.602349 -0.174756 1.380533 0.569687 -0.388659 -0.164541 -0.475499 -0.512415 -1.907377 0.625075 0.638929 -0.373413 -1.446126 0.848449
wb_dma_ch_arb/reg_state 0.837818 2.763081 2.318699 -0.263571 -1.425493 -4.247648 -5.114066 0.601401 0.040574 1.790241 2.534340 -0.286695 -0.470360 -3.612720 -2.961794 1.039438 0.445196 2.449341 -0.865231 2.237224
wb_dma_de/assign_83_wr_ack 0.579735 1.188250 0.880629 -2.334799 1.776050 0.725557 -0.104280 -2.737522 -0.898028 -1.211575 -3.216482 -0.063640 0.389838 -0.400894 1.238163 -2.069807 0.021170 -0.786321 -0.949129 1.595264
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.905982 -0.721465 -2.077094 -2.562574 3.228199 1.600504 -1.237827 0.629899 -2.233047 3.133685 -3.261986 -0.089958 1.221255 -2.131081 -2.627150 -0.474070 0.805240 1.686971 -0.815282 -0.670824
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.064655 1.008054 3.642915 -1.018454 0.138172 -2.298850 -3.322562 0.321145 0.226918 -2.828726 1.491940 0.378943 3.029083 -0.589985 2.679237 -2.694088 0.380336 -1.472186 1.277620 2.473180
wb_dma_ch_sel/assign_153_req_p0/expr_1 1.358727 1.559701 -0.700401 2.051394 1.216473 -0.948015 1.481285 1.146322 -2.803759 0.228665 -1.166197 0.263038 2.047110 -0.679220 2.146319 -0.862910 -1.445887 -0.377349 -2.914862 0.131113
wb_dma_wb_mast 2.112100 6.634185 1.291998 -3.287857 -0.822069 -3.449707 1.790254 -0.182402 4.064462 4.243659 -2.687762 -3.369023 -3.103814 -0.163113 -0.492600 -0.484823 -0.714202 -3.286130 -1.514262 -1.547146
wb_dma_ch_sel/assign_124_valid -0.415091 0.802647 -1.692639 0.881907 2.043866 -0.136916 0.324153 -0.314016 -2.773339 -1.202756 -2.106616 -0.131968 2.835086 -1.376446 2.605411 -0.578653 -0.694654 -0.395702 -2.496620 1.793225
wb_dma_de/always_18/stmt_1 3.040526 2.375342 -1.827541 0.018548 0.396372 -2.960569 1.078537 2.810544 0.773798 1.514699 -1.818849 -1.653034 -2.509930 0.884398 -0.481253 -0.178883 -3.556080 1.228136 -2.937207 -3.403039
wb_dma_ch_rf/wire_ch_csr_dewe 1.676870 -0.566243 -1.027670 -2.009336 1.770875 0.174384 -6.123822 0.373707 0.701115 1.927415 -5.898452 -0.655379 2.784935 -2.914554 3.506418 -0.025134 0.684244 -0.490758 1.904021 1.171633
wb_dma_ch_pri_enc/input_pri2 -0.301150 -0.691252 -2.389907 0.647198 1.021345 0.852409 -1.924555 0.822397 -2.172604 0.792612 -2.302302 0.475369 0.815265 -2.194224 -0.575469 1.443186 0.164908 1.207645 -0.008051 0.008157
wb_dma_ch_pri_enc/input_pri3 -0.264057 -0.676564 -2.385422 0.671902 1.044151 0.881465 -1.974189 0.793677 -2.356467 0.837586 -2.398592 0.506142 0.883866 -2.205384 -0.591490 1.382396 0.142735 1.192979 0.110432 -0.050836
wb_dma_ch_pri_enc/input_pri0 0.329686 -0.666561 -1.907289 0.985481 1.649303 0.968723 -1.518036 -0.059213 -0.847147 -0.585335 -0.764235 1.172270 -0.097988 -1.391727 0.895912 1.602169 -0.273806 1.426840 -0.554265 1.704030
wb_dma_ch_pri_enc/input_pri1 -0.822065 0.461787 -0.123818 0.393942 -0.245908 1.738441 -1.606967 -1.057628 -2.678413 -0.150231 -2.318936 1.362328 -1.041874 -1.757344 -1.841877 0.982153 0.468948 0.044966 1.877662 -0.281850
wb_dma_wb_if/input_slv_pt_in 0.106667 3.252973 0.020907 -1.507780 0.143284 -0.904110 1.582922 -1.415176 2.104454 1.709801 -0.961249 -1.278639 -2.642749 0.116423 -0.831631 0.648356 0.949592 -1.250110 -0.742193 -0.144029
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -0.110290 1.958601 0.489264 1.319530 0.941009 -0.486811 -2.884750 -1.272258 -4.710392 -1.019868 -2.026052 1.662718 0.890641 -2.371031 1.094274 -0.734761 -0.953872 0.446485 0.490876 1.237563
wb_dma/wire_de_adr1_we 1.726257 0.868715 0.981076 1.136223 -0.721870 -0.857364 1.271726 1.418693 -0.066554 1.343861 0.881392 0.371550 -0.789359 0.692066 -0.458844 -0.302318 -0.852144 -0.003712 -0.579468 -1.561271
wb_dma_ch_sel/assign_6_pri1 -0.793450 0.419002 -0.211916 0.360692 -0.226431 1.614223 -1.606345 -0.963148 -2.642060 -0.122051 -2.296421 1.272230 -0.872850 -1.771722 -1.770140 0.940340 0.415570 0.116728 1.730595 -0.251823
wb_dma_ch_rf/input_de_csr_we 1.551224 -0.342431 -1.004010 -1.976621 1.652687 -0.174556 -5.948472 0.482358 0.635866 2.001438 -5.657888 -0.874085 2.860947 -2.867865 3.389328 -0.065153 0.671994 -0.549671 1.721383 1.079171
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.097212 0.940203 1.371040 1.389506 1.775520 -1.787043 -0.149083 -0.401270 -0.766332 -0.550915 1.432013 0.761804 1.536938 0.301802 3.745690 -2.082841 -1.473711 0.973057 -3.019473 2.375266
wb_dma_rf/wire_csr -0.243779 0.443111 0.533935 -0.995744 0.363361 0.864389 1.296116 -0.429037 0.344281 -1.023281 0.322126 -1.508756 -1.882708 -0.377367 -0.882411 -0.707061 -1.222780 -2.091680 0.508764 -1.839347
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.496882 0.309397 -0.007773 -3.057415 2.142536 2.292735 -1.065236 -1.105289 -2.481987 2.245009 -3.274281 0.621148 -0.453310 -1.671256 -3.761122 -1.007125 1.035266 0.739730 0.778198 -0.843437
wb_dma_ch_sel/always_37/if_1 -4.853436 2.016915 0.420805 -0.904886 -0.288412 -1.466950 0.673155 -2.470572 -0.409776 0.176900 4.349286 -2.039484 3.366302 0.146564 -1.606431 -0.041833 2.458853 -2.024736 -0.340122 2.670887
wb_dma_de/always_6/if_1/cond 2.550914 -1.286018 -1.218381 -1.594765 4.909462 2.244127 1.486785 -0.076851 -3.557586 2.236277 -3.470056 0.613962 3.229492 0.097342 1.419230 -3.444068 0.281848 -0.053427 -1.540102 -0.802773
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.128370 0.774637 3.742316 -1.244764 0.042588 -2.467164 -3.388288 0.479079 0.340971 -2.668252 1.464092 0.103419 3.418401 -0.419949 2.775685 -3.030303 0.391031 -1.451745 1.237188 2.235340
wb_dma_ch_rf/always_8/stmt_1 -2.928002 3.938438 0.254785 -0.643965 1.029709 -0.821508 4.459031 -3.183619 0.406798 1.200457 2.801860 -1.675454 0.390350 1.645353 -1.079337 0.235149 2.298122 -4.168952 -1.252594 1.868699
wb_dma_ch_sel/assign_108_valid -0.384799 0.797885 -1.650641 0.886501 1.899673 -0.204561 0.349134 -0.275652 -2.647133 -1.114583 -1.996010 -0.147824 2.751941 -1.294107 2.515648 -0.610165 -0.640953 -0.386983 -2.412979 1.678368
wb_dma_ch_pri_enc/wire_pri9_out -0.886843 0.527729 -0.065451 0.275013 -0.312047 1.652569 -1.502540 -1.057682 -2.649584 -0.081121 -2.316249 1.261109 -0.974503 -1.725172 -1.918029 0.873358 0.478173 -0.025145 1.901168 -0.381121
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.572506 -0.604475 -3.026889 0.364936 -0.716126 -0.649051 -0.794907 -0.436075 -1.782646 1.577187 -2.389769 -0.238840 -0.492598 -1.543390 -1.379952 2.339502 0.896459 2.316964 -0.836359 0.192477
wb_dma_ch_sel/wire_pri2 -0.249969 -0.722545 -2.501830 0.722956 1.112979 0.899237 -1.980553 0.797083 -2.330574 0.794986 -2.399045 0.538682 0.848948 -2.261821 -0.545432 1.532001 0.151964 1.279119 0.016682 0.054626
wb_dma_ch_sel/wire_pri3 -0.257028 -0.685908 -2.384356 0.660786 1.025865 0.894347 -1.943185 0.791572 -2.270432 0.784885 -2.386127 0.482215 0.815321 -2.221869 -0.586456 1.428919 0.174517 1.198204 0.061755 -0.000405
wb_dma_ch_sel/wire_pri0 1.107118 0.865652 -1.343950 2.092884 2.961656 -1.188765 -2.984461 -0.324905 -3.167730 -1.518309 -0.527741 1.641672 1.910193 -2.077994 3.995062 -0.101051 -1.748918 1.948082 -1.951195 3.341300
wb_dma_ch_sel/wire_pri1 -0.845061 0.427950 -0.170381 0.342546 -0.286207 1.590359 -1.452644 -0.970976 -2.499210 -0.130410 -2.198305 1.197484 -0.929292 -1.664474 -1.820590 0.942494 0.445007 0.051805 1.750558 -0.312524
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -0.358502 0.838831 -1.630388 0.855910 1.943535 -0.262967 0.329713 -0.243551 -2.699142 -1.057871 -2.074776 -0.174521 2.848847 -1.305464 2.587972 -0.638392 -0.642991 -0.370942 -2.428299 1.647016
wb_dma_rf/input_ptr_set -0.240434 -0.686270 -2.388248 0.681593 1.070695 0.851068 -1.931510 0.778250 -2.258501 0.757374 -2.320947 0.517433 0.804572 -2.172854 -0.489901 1.399818 0.107044 1.216921 0.043736 0.044383
wb_dma_rf/always_2/if_1/if_1 -2.726718 3.532044 1.098169 1.084762 -0.505726 1.471622 3.409678 -0.785743 -1.620847 0.256285 -2.159495 -1.025138 0.326734 -1.868411 0.103991 0.776408 0.714184 -6.645583 0.946616 -0.722081
wb_dma_de/assign_77_read_hold -0.627714 1.192069 2.336140 -0.360431 -1.389279 0.854526 0.431673 -1.880408 -0.386460 -0.976360 0.085910 0.808215 -1.873569 0.518732 -1.360821 -0.519736 0.343026 -1.209123 1.906387 -0.322510
wb_dma_wb_slv/always_5/stmt_1 4.223477 0.343488 1.908533 3.155829 1.240430 -1.182738 0.670742 1.586022 -3.504657 1.502910 0.799812 2.319093 1.297940 1.439717 3.445140 -3.025482 -1.981783 0.184049 -0.113456 -1.995795
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -0.795829 0.419159 -0.126103 0.419235 -0.203571 1.714803 -1.545658 -1.023894 -2.674307 -0.179651 -2.238035 1.368472 -1.015013 -1.707469 -1.812285 0.956320 0.410536 0.057408 1.882462 -0.285540
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 2.410791 0.071744 0.380392 1.161572 2.887261 -2.074104 -4.908057 -0.982436 -2.503209 -0.892524 0.748286 1.602083 2.254063 -1.760071 4.273360 -1.558300 -1.332423 3.047652 -1.331241 3.697617
wb_dma_ch_rf/always_27/stmt_1 0.547917 2.371203 1.391570 -1.222249 0.620581 2.905433 1.442657 0.729553 -1.218889 0.281031 -1.492718 -0.244846 2.443651 -2.257948 -2.419576 -0.557789 -1.417805 -2.164504 -2.504828 0.372802
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -0.772161 4.075908 5.163247 -6.812093 -1.290273 -5.864222 0.578198 -5.248134 6.553738 0.793986 0.443618 -4.148293 -4.538190 1.683653 -1.357355 -3.029374 3.796354 -1.394206 -0.694295 1.472082
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 1.001013 -0.776288 -2.109750 -2.664230 3.334124 1.563158 -1.282817 0.628122 -2.156125 3.126835 -3.274039 -0.098557 1.239644 -2.099941 -2.584405 -0.475983 0.805739 1.741972 -0.872811 -0.585136
wb_dma_ch_sel/wire_valid -1.946151 3.248395 -0.822151 -2.110678 0.401757 -3.290694 -2.228195 -0.874090 0.673399 -1.589342 3.770467 -4.393932 -1.080935 -0.522369 -2.248792 -0.618641 -3.415670 -0.388977 -0.789868 -1.324919
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.614364 1.125579 2.301848 -0.392854 -1.380338 0.836127 0.497777 -1.829551 -0.261088 -0.900157 0.087574 0.769730 -1.869026 0.526757 -1.358833 -0.493237 0.332740 -1.215038 1.813255 -0.340226
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.313005 -0.651371 -1.820579 0.957543 1.593541 0.924387 -1.451867 -0.067429 -0.843981 -0.566029 -0.757041 1.108283 -0.071951 -1.307406 0.871853 1.531380 -0.250703 1.349898 -0.547783 1.652780
wb_dma_de/wire_chunk_cnt_is_0_d -0.929466 1.794950 0.498600 0.607385 0.705502 0.825741 0.693567 -2.150155 -3.115265 -2.153497 -2.075102 0.754963 1.008972 -0.850230 1.373587 -1.007097 -0.380348 -1.521829 -0.622270 1.501401
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -1.610373 -0.686335 -3.059430 0.328056 -0.793565 -0.704127 -0.767631 -0.401036 -1.837778 1.594236 -2.396376 -0.284604 -0.449285 -1.495142 -1.418866 2.297118 0.873545 2.318430 -0.802960 0.098540
wb_dma_ch_sel/assign_109_valid -0.468664 0.855588 -1.635602 0.844240 1.912615 -0.203263 0.393604 -0.330447 -2.642465 -1.083567 -2.041986 -0.216694 2.830990 -1.347603 2.533652 -0.608887 -0.614264 -0.446790 -2.444126 1.720468
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -0.805069 0.404247 -0.261837 0.384313 -0.224115 1.686361 -1.562056 -0.960038 -2.643396 -0.110744 -2.273700 1.294073 -0.891050 -1.747070 -1.815745 1.005091 0.429082 0.115338 1.815485 -0.292438
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 3.289173 1.439086 2.205304 4.472766 1.167543 -1.135731 2.976863 2.400808 -4.706344 3.370154 0.551017 3.195763 2.325943 1.431634 3.431380 -2.350279 -0.424528 -1.724770 -0.059803 -1.970415
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.502689 1.758202 3.148278 1.143539 0.508384 -3.820722 -2.188245 0.414584 -1.637006 0.985438 2.168513 0.658580 1.578682 0.069554 2.767259 -3.267806 -1.782740 1.469866 -1.401997 0.596380
wb_dma_de/assign_75_mast1_dout 2.524417 -1.894749 0.750919 -3.924413 1.239634 0.705021 -3.069236 -0.253802 2.719985 1.519871 -3.501438 -0.282422 0.203413 0.523594 1.208406 -1.797708 1.273317 0.265053 2.152126 -0.230322
wb_dma/constraint_csr -0.890426 0.064629 0.092727 -0.789323 -0.244154 1.049669 3.626267 -0.858844 1.657918 -1.039819 -0.043809 -1.073436 0.164176 1.475446 0.207945 -0.395088 0.614793 -2.047299 -1.240611 0.257340
wb_dma_ch_rf/always_5/if_1 -0.200803 1.248720 -0.015083 -1.288708 -1.408306 -1.369460 1.374734 0.526514 2.186104 1.428401 -0.595443 -1.123120 -1.080414 0.683574 -1.465217 0.842659 1.170535 -0.102730 -1.298249 0.653246
wb_dma_ch_pri_enc/wire_pri21_out -0.826702 0.467481 -0.186068 0.332759 -0.279017 1.546453 -1.585690 -0.942675 -2.685165 -0.108664 -2.336221 1.235322 -0.837541 -1.753821 -1.803197 0.896500 0.397982 0.109379 1.778448 -0.352371
wb_dma_ch_sel/assign_157_req_p0 1.268357 1.633092 -0.772332 2.037985 1.182477 -0.910009 1.597228 1.133682 -2.733758 0.242196 -1.255550 0.176836 1.971110 -0.757639 2.015846 -0.743750 -1.480471 -0.403835 -3.016763 0.169385
wb_dma_wb_mast/assign_1/expr_1 4.875957 -0.423522 5.458986 -3.648748 -0.616944 -0.405848 -3.466755 -1.190836 2.488432 2.406692 -1.279918 0.976557 -1.758559 1.635241 -0.015326 -3.846104 0.995339 0.312936 3.602259 -1.259710
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.837377 1.428740 0.523885 1.102796 1.377191 -2.044417 -1.540768 -0.215148 -2.407031 -0.946260 0.144390 0.532102 2.017515 -0.734059 3.146402 -1.682290 -1.474642 0.569317 -1.362833 1.592511
wb_dma_de/reg_mast1_adr -0.652980 0.818930 1.779130 -1.577236 -0.389067 -0.248584 -1.751678 -1.500865 0.298926 -1.126169 3.466523 0.323086 0.120129 -1.229738 -2.087703 0.471483 -0.901480 0.875793 -1.240756 3.210037
wb_dma_ch_pri_enc/wire_pri17_out -0.875747 0.527028 -0.009065 0.337193 -0.313565 1.551431 -1.467756 -1.001740 -2.616631 -0.124882 -2.206704 1.215377 -0.887539 -1.664534 -1.794795 0.799841 0.409366 -0.036876 1.830763 -0.320867
wb_dma_ch_sel/assign_141_req_p0/expr_1 1.384380 1.621399 -0.753500 2.023483 1.247514 -0.990887 1.533737 1.160690 -2.729232 0.284144 -1.244061 0.204517 1.969385 -0.721073 2.121847 -0.776516 -1.438298 -0.332766 -3.009936 0.211715
wb_dma_ch_sel/input_ch2_csr 0.526783 0.904988 1.085948 -2.644145 -3.012923 -0.661882 0.491794 1.571577 3.586656 -0.163593 -2.209571 -4.332890 2.908083 0.259118 -1.022435 -2.001795 -1.437285 -0.671306 -2.797477 -1.736825
wb_dma_ch_rf/assign_13_ch_txsz_we 0.780177 1.590947 -1.367797 -1.240283 5.739394 -0.569526 -0.020213 1.054973 -1.798892 0.828101 -0.821153 0.167439 1.545700 -2.237480 -0.518537 -1.286820 2.010193 0.525127 -2.407446 2.095710
wb_dma_ch_sel/assign_130_req_p0 3.100736 0.958017 1.459221 1.416295 1.724200 -1.819937 0.037299 -0.382427 -0.724267 -0.588754 1.590946 0.774968 1.571526 0.418337 3.800181 -2.135939 -1.493273 0.840827 -3.054713 2.281239
wb_dma_ch_arb/always_1/if_1/stmt_2 0.764773 2.845668 2.306468 -0.131646 -1.388100 -4.393686 -5.307353 0.573377 -0.124617 1.835741 2.560145 -0.228585 -0.411509 -3.693951 -2.822722 1.078093 0.507676 2.426682 -0.803666 2.313168
wb_dma_ch_sel/assign_106_valid -0.496618 0.891280 -1.665667 0.813878 1.917534 -0.249832 0.278047 -0.308829 -2.805367 -1.056085 -2.192030 -0.272589 2.884320 -1.440440 2.444620 -0.610115 -0.611086 -0.428992 -2.469904 1.706270
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.475755 -0.231513 0.745145 0.502816 0.800276 1.143972 3.516507 -1.003828 -0.296478 -0.938955 0.068995 0.198644 1.168151 1.905926 2.375598 -1.801467 -0.023901 -2.031400 -0.938081 0.125542
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.343281 -0.640000 -1.857656 1.002103 1.625676 0.922893 -1.490198 -0.047031 -0.830785 -0.557348 -0.762651 1.151879 -0.058076 -1.333849 0.875605 1.542625 -0.296312 1.380486 -0.594592 1.674153
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -0.090249 1.946661 0.471035 1.325697 0.953675 -0.543347 -2.898413 -1.217187 -4.685482 -1.067954 -1.954390 1.616771 0.961695 -2.355415 1.190312 -0.762271 -1.030258 0.517934 0.393989 1.242249
wb_dma_ch_rf/always_11/if_1/if_1 0.600314 1.955012 1.040457 1.763692 1.580979 -0.379993 -2.492338 -2.097653 -3.470863 -2.396868 -0.404327 2.394496 0.091739 -1.452142 2.700676 -0.695427 -1.426375 0.705609 -0.078383 2.885949
wb_dma_wb_if/wire_slv_adr -2.320612 2.039382 5.049758 -2.010729 -2.635797 -2.610272 3.286230 -0.789481 -0.885418 2.770515 1.270451 -3.206488 1.883762 0.705023 -1.732167 -4.905806 3.155545 -3.820377 1.519346 -3.516999
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.227596 -0.463883 -0.996759 -0.259566 -0.680911 0.141809 -1.340665 -0.806044 -1.149597 -1.026535 -1.424982 -0.482526 2.420983 1.782003 2.560745 -1.136643 -1.752920 -0.750609 0.932463 -0.184200
wb_dma_ch_sel/input_ch1_csr 0.319880 0.860142 0.931853 -2.654716 -2.919367 -0.667617 0.743938 1.524969 3.590736 -0.226492 -2.305738 -4.508132 2.974006 0.329763 -0.883902 -2.069763 -1.350649 -0.815665 -2.853890 -1.734835
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.558600 1.167263 2.333614 -0.362814 -1.367369 0.785793 0.389490 -1.822993 -0.353721 -0.913725 0.044673 0.784048 -1.828597 0.478453 -1.306913 -0.505456 0.289701 -1.187774 1.823686 -0.298243
wb_dma/wire_pt1_sel_i 3.708305 -2.445758 2.347114 -4.560221 1.261196 -0.358174 -4.922719 -0.888495 3.155515 1.950408 -2.061511 -0.300069 0.747012 0.734919 1.640275 -3.173308 1.515607 1.405287 2.470505 0.437676
wb_dma_ch_sel/always_47/case_1/stmt_1 -0.364375 -0.477843 0.266735 0.242148 -0.150684 1.783236 -0.464227 1.267954 -0.740100 -1.947449 1.251973 0.658604 2.016544 -1.270733 -1.408580 0.411656 -1.478230 0.604730 -1.399767 1.155170
wb_dma/wire_pt1_sel_o -2.109395 2.801264 2.690327 -2.965014 -3.379330 -1.986522 1.955753 -2.683748 2.108350 -1.473946 -1.145551 -2.410985 -2.601038 -0.496315 -3.496692 -0.633935 0.926756 -0.914845 -2.171075 1.515032
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.162438 0.801928 -1.191305 2.049447 2.880833 -1.169539 -2.820663 -0.275837 -3.054641 -1.431480 -0.497841 1.575444 1.897648 -1.914766 3.944252 -0.210849 -1.692217 1.812775 -1.896842 3.153992
wb_dma_de/wire_dma_err -0.131002 1.901850 0.458197 1.307714 0.927987 -0.411074 -2.934059 -1.251942 -4.738164 -1.012543 -2.048728 1.670028 0.835901 -2.422021 1.065146 -0.618386 -0.950617 0.515714 0.524852 1.236665
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -0.826308 0.498763 -0.020707 0.325341 -0.336102 1.619920 -1.496221 -1.040013 -2.617876 -0.129126 -2.218184 1.295651 -1.019157 -1.653779 -1.833573 0.859486 0.450180 -0.026708 1.883891 -0.350756
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 1.420726 2.009435 1.058477 2.180901 0.849972 -1.972775 0.498612 2.743558 0.464270 0.910040 2.745087 1.180010 -2.115657 -0.426519 -1.361504 0.751812 1.124356 -0.012698 0.198268 -0.443779
wb_dma_ch_sel/always_48/case_1 0.859958 2.800654 2.479214 -0.269282 -1.322979 -4.261434 -5.259789 0.590143 0.044171 1.761291 2.579631 -0.255105 -0.455111 -3.652175 -2.843847 0.990022 0.563537 2.334763 -0.749283 2.326896
wb_dma_ch_pri_enc/inst_u10 -0.854643 0.479010 -0.101602 0.341107 -0.260776 1.648893 -1.499650 -1.028172 -2.618247 -0.158273 -2.276009 1.317798 -0.948365 -1.701433 -1.866280 0.906758 0.460611 0.028388 1.881288 -0.304129
assert_wb_dma_rf/input_ch0_txsz -0.244759 1.328189 -0.062672 -0.788082 -0.524219 0.145695 2.713164 0.435027 -0.270938 2.111161 -0.611962 0.258672 -0.633967 0.427280 -2.999255 0.004479 0.865512 -0.146773 -0.725065 -0.060960
assert_wb_dma_rf -0.717507 2.868392 1.602669 -1.598013 -2.037255 -0.256471 3.842491 0.084499 0.806717 2.479160 -0.988846 0.178895 -0.892127 -0.116182 -4.190590 0.264067 1.461167 -0.554469 -1.989330 0.902578
wb_dma_ch_rf/reg_ch_am0_r -0.287610 -0.510573 -1.023521 -0.247265 -0.724092 0.114628 -1.323714 -0.782147 -1.142987 -1.067599 -1.368533 -0.525516 2.502300 1.817345 2.626720 -1.121251 -1.763506 -0.755346 0.985053 -0.255643
wb_dma_ch_rf/always_4/if_1 -1.987234 1.650206 -0.393805 -2.620259 -2.401337 -1.657895 3.185982 -0.197948 4.150659 -0.160155 -2.163652 -4.198203 -3.192216 -1.019358 -2.307184 1.239661 2.284912 -1.647240 -2.661461 0.355383
wb_dma_de/always_4/if_1/if_1/stmt_1 -0.450424 0.800258 -1.746492 0.911065 1.974502 -0.073812 0.363616 -0.324506 -2.781549 -1.190547 -2.174948 -0.184127 2.871897 -1.405770 2.576678 -0.568163 -0.631281 -0.421190 -2.480233 1.776384
wb_dma_de/always_14/stmt_1/expr_1 -0.156525 1.998234 0.455902 1.295436 0.931243 -0.533773 -2.956524 -1.288038 -4.728956 -1.017036 -2.035183 1.647315 0.964622 -2.447265 1.133288 -0.670890 -0.955182 0.494337 0.446657 1.309025
wb_dma_de/wire_use_ed -1.713066 -1.140375 -0.931747 1.948400 -0.892705 -1.856318 -5.565046 2.205974 -1.572145 -1.241209 -3.726689 -1.492909 7.697750 -2.450773 7.429687 -0.946069 -0.293590 -2.173944 2.398364 0.222998
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.075509 3.774500 0.669124 -0.754508 1.427662 -0.494824 2.597075 -2.702669 -0.563464 1.181561 2.955067 -1.828800 -1.439581 0.138403 -1.821567 -0.002731 0.581824 -3.982592 0.143757 0.032719
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.885454 0.558895 0.014694 0.262837 -0.341195 1.551105 -1.482806 -1.100400 -2.523692 -0.155104 -2.187267 1.227297 -0.996745 -1.651282 -1.849747 0.870002 0.466419 -0.023244 1.814635 -0.260422
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.824960 1.512657 0.531043 1.084240 1.362818 -2.158182 -1.545324 -0.222054 -2.349946 -0.943722 0.179998 0.440470 2.053725 -0.741084 3.113745 -1.698869 -1.450119 0.524026 -1.382050 1.620494
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.163537 -1.397652 -2.151026 -2.252877 2.093160 1.002912 -2.687008 0.173769 -0.002861 1.684286 -3.610914 -0.276219 0.127818 -1.753029 -0.618133 0.454584 0.533802 1.868883 -0.222235 0.144795
wb_dma_ch_sel/input_nd_i 1.095522 0.832773 -1.286195 2.068350 2.845593 -1.179232 -2.888910 -0.265417 -3.019595 -1.486775 -0.487361 1.567133 1.811572 -1.984892 3.903989 -0.096902 -1.711064 1.848812 -1.846739 3.179593
assert_wb_dma_ch_sel/input_req_i 0.327344 -0.588269 -1.823894 0.953659 1.554168 0.890630 -1.382161 -0.083895 -0.685466 -0.548269 -0.662490 1.082644 -0.103866 -1.265724 0.900980 1.528293 -0.254446 1.347097 -0.572717 1.645794
wb_dma_ch_rf/reg_ch_rl -0.893616 0.013724 0.063501 -0.762869 -0.265186 1.102631 3.552216 -0.873193 1.618333 -1.055348 -0.057790 -1.005981 0.112472 1.435755 0.164940 -0.361742 0.567018 -2.001960 -1.183204 0.265869
wb_dma_de/reg_paused -0.345103 0.442573 0.585948 -1.026170 0.254420 0.753465 1.357985 -0.434696 0.547062 -0.989416 0.514637 -1.576318 -1.914045 -0.343938 -0.986581 -0.600463 -1.087239 -2.096259 0.453599 -1.756993
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 0.565214 0.948191 0.566803 -2.158498 1.783820 0.938896 -0.107380 -2.601852 -0.860522 -1.131325 -3.298771 0.020898 0.376880 -0.414705 1.273055 -1.841057 0.015173 -0.704829 -0.898598 1.539446
wb_dma_wb_if/wire_mast_drdy 2.426283 2.322001 -2.004248 -2.562829 2.651004 -2.171330 -3.072896 -0.495988 -1.046691 0.226159 -5.283822 -1.037869 -2.170438 -1.264260 0.381203 -1.110482 -2.838518 2.334255 -1.822053 -0.760981
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.345210 -0.650472 -1.901619 1.026511 1.634387 0.973422 -1.476948 -0.055655 -0.838505 -0.611007 -0.738131 1.159530 -0.102537 -1.343147 0.887384 1.546138 -0.287387 1.422996 -0.554011 1.680794
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.125229 -1.362917 -2.112707 -2.300964 2.052076 0.909484 -2.647902 0.144680 0.146847 1.676118 -3.507138 -0.340316 0.125126 -1.678372 -0.638502 0.462251 0.551751 1.856569 -0.221627 0.179120
wb_dma_ch_sel/assign_100_valid/expr_1 -2.008857 1.894455 -2.234405 -0.059515 -0.289798 -5.468832 1.031757 3.510639 -1.348754 -0.881975 2.422731 -3.075170 3.441642 0.181916 -1.136916 -1.265904 -2.123037 1.965323 -4.855337 -0.594468
wb_dma_wb_if/inst_u1 -1.723267 3.959800 1.897679 -3.032627 -1.877342 -3.632143 1.951074 -0.422841 3.299623 1.047514 -0.013338 -3.169844 -2.497902 0.263135 -2.757442 -0.438563 1.552760 -1.984767 -1.271502 0.126683
wb_dma_wb_if/inst_u0 2.118896 6.617962 1.259822 -3.249143 -0.812110 -3.309212 1.883140 -0.340695 4.236444 4.115401 -2.490231 -3.185138 -3.211299 -0.175046 -0.545637 -0.306952 -0.636032 -3.088670 -1.746809 -1.090331
wb_dma_ch_sel -1.798136 3.532026 -0.044875 -1.950985 -0.590958 -2.416046 1.145004 -1.181752 2.585677 0.408615 1.212309 -4.398592 0.027162 0.395372 -1.203931 -0.232353 0.062152 -2.911195 -1.416379 -0.102729
wb_dma_rf/input_de_csr_we 1.627118 -0.419297 -0.936130 -2.100055 1.684356 -0.037168 -5.958887 0.396471 0.867142 1.973922 -5.638486 -0.842534 2.738415 -2.775351 3.477138 -0.101820 0.734226 -0.591644 1.800215 1.096129
wb_dma_rf/wire_ch0_adr0 -2.147227 -1.131693 0.307438 0.323904 -2.408251 -2.499622 -0.490730 1.973006 -0.013129 -1.367306 0.729609 -2.618826 5.528208 1.187921 2.554873 -2.592424 -0.420429 -0.451405 -0.083889 -1.466357
wb_dma_rf/wire_ch0_adr1 1.370832 2.414953 0.837032 0.141608 -1.039337 -0.826314 3.548544 1.637421 -0.536855 3.222942 -0.167687 0.439560 -1.028397 0.751934 -3.098695 -0.426376 -0.095130 -0.231308 -1.504300 -1.263620
wb_dma_de/always_9/stmt_1/expr_1 1.413521 0.591742 0.819499 -2.584430 2.145230 -0.606617 1.254841 -1.750208 1.495311 -1.065730 -1.213954 -1.180148 1.337459 1.202077 3.069645 -2.894746 -0.456146 -0.741641 -2.613018 1.912401
wb_dma_ch_sel/always_42/case_1/cond -1.804691 1.922493 0.228435 -2.883205 -0.641287 1.736509 0.076826 -2.766218 2.754293 -0.691752 -3.769476 -2.098055 -0.507030 -1.683333 -0.372850 1.247681 1.125982 -3.047221 -0.278432 1.928231
wb_dma_wb_slv/input_wb_cyc_i 2.530700 2.141279 4.567004 -3.919327 -0.605570 -4.882174 1.623099 -2.490906 4.308786 2.419721 -0.747018 -1.629899 -2.508821 1.905606 0.936736 -3.376822 2.704864 0.132884 -2.234691 0.964013
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -1.568246 -0.570886 -2.948058 0.321639 -0.759026 -0.730690 -0.785794 -0.407388 -1.881136 1.592990 -2.396481 -0.297708 -0.385611 -1.535280 -1.401895 2.237520 0.893532 2.203901 -0.844753 0.105814
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -1.673438 1.161947 -2.408200 1.621119 1.097663 0.276717 -2.678285 2.330367 0.685368 0.998188 -1.071425 -0.208862 -0.417715 -4.040059 -1.532867 4.197739 2.669100 -1.097073 1.568135 0.911964
wb_dma_de/reg_tsz_cnt 0.174886 2.596841 0.682257 -1.609050 4.430274 0.269970 0.569969 -0.717595 -2.145427 -0.055636 -0.881094 0.873458 -0.076647 -1.717941 -1.731475 -1.763938 2.230038 -0.638394 -0.803975 1.764764
wb_dma_ch_sel/reg_ndr 1.068388 0.843397 -1.301234 1.991874 2.847876 -1.170954 -2.942687 -0.270099 -3.087197 -1.507751 -0.553836 1.560359 1.866432 -2.111344 3.827590 -0.045215 -1.689244 1.872718 -1.929362 3.261043
wb_dma_de/assign_83_wr_ack/expr_1 0.493730 1.201746 0.806497 -2.337550 1.766347 0.739893 -0.068894 -2.692051 -0.727489 -1.274198 -3.179837 -0.149950 0.375651 -0.369391 1.290259 -2.023460 -0.009383 -0.835793 -1.009421 1.728283
wb_dma_de/reg_de_txsz_we 3.301557 -1.763533 -0.518555 -0.722139 4.254705 1.860581 0.875672 -1.399165 -0.427818 -0.551836 -2.054262 1.292513 1.366666 1.392974 4.697558 -2.526253 -0.391802 0.055785 -1.384771 1.439064
wb_dma_ch_rf/reg_pointer_sr -0.249797 1.335502 0.049842 -1.254264 -1.570120 -1.561452 1.510214 0.602667 2.296487 1.508124 -0.482149 -1.188686 -1.086751 0.792908 -1.568060 0.854501 1.212708 -0.067351 -1.450552 0.681577
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.331222 -0.671590 -1.905854 1.037096 1.647882 1.018081 -1.522451 -0.051817 -0.867290 -0.571300 -0.756619 1.200107 -0.090610 -1.367997 0.883675 1.621600 -0.292413 1.420912 -0.566535 1.715225
wb_dma_rf/input_de_adr1_we 1.807742 0.861568 1.011261 1.168944 -0.775740 -0.883960 1.270873 1.484914 -0.107882 1.407508 0.941171 0.404985 -0.773362 0.675204 -0.431041 -0.294015 -0.888746 0.023088 -0.581181 -1.580245
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -1.285873 -0.053642 3.058671 -2.302182 0.532240 -1.794999 -4.275604 -0.886929 0.755210 -3.814998 1.089414 -0.223726 3.567078 -0.736887 2.809174 -2.818664 1.306050 -1.342004 1.865311 3.434937
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.803611 0.418596 -0.172699 0.375570 -0.196266 1.565158 -1.491901 -0.986103 -2.509084 -0.181503 -2.180096 1.232473 -0.923259 -1.668473 -1.689925 0.935962 0.421304 0.057074 1.698651 -0.214072
wb_dma_de/assign_71_de_csr -0.202907 -0.676554 -2.373916 -2.335636 0.559323 1.611168 -2.849595 0.355262 2.285708 2.314417 -4.386250 -1.748919 0.240823 -2.686569 -0.846387 2.455041 1.253764 -0.474523 0.669376 0.068592
wb_dma_ch_rf/reg_ch_adr0_r -4.705287 0.389077 -0.388227 -0.729297 -4.289515 -4.756643 1.013323 -0.890062 0.774333 -0.648162 1.769523 -3.491247 2.481427 1.759901 0.883000 -0.531233 0.375001 -0.236986 -0.920757 -0.050689
wb_dma_ch_pri_enc/input_valid -0.581119 1.146944 2.261860 -0.304833 -1.336634 0.762248 0.370410 -1.802319 -0.395858 -0.922667 0.076942 0.762863 -1.758413 0.463946 -1.267012 -0.501879 0.271792 -1.149763 1.791394 -0.314473
wb_dma_ch_pri_enc/reg_pri_out1 -0.871393 0.514818 -0.038032 0.321633 -0.327310 1.576816 -1.441607 -1.014808 -2.614802 -0.100626 -2.221075 1.225319 -0.947182 -1.651564 -1.872838 0.853286 0.429236 -0.029599 1.852521 -0.381477
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 1.261796 1.593747 -2.907201 -1.246271 1.077409 -2.248201 -0.008711 1.458002 1.111212 0.316140 -2.559758 -2.152223 -1.920272 0.242719 -0.352122 0.242223 -2.609763 1.282051 -2.488892 -1.923603
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -1.311566 0.573299 -0.406132 -0.015792 -1.406721 0.652371 -0.330438 0.242358 2.241002 0.598462 -0.824639 -1.400889 0.128649 -1.023126 -0.090901 2.058748 0.635236 -2.190580 0.905608 -0.039063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.687948 1.643412 3.134042 1.202772 0.542744 -3.862403 -2.327080 0.504716 -1.759897 0.936024 2.195900 0.745717 1.577278 0.074437 2.857743 -3.292122 -1.939448 1.669246 -1.440159 0.642936
wb_dma_ch_sel/input_req_i -0.128767 -0.182945 -2.347398 -2.617547 1.992951 2.173151 -1.653909 0.721179 0.030711 3.580078 -3.997060 -1.394915 1.377960 -3.031401 -2.388711 1.389812 1.303160 -0.379764 -0.064350 -0.466410
wb_dma_rf/assign_4_dma_abort/expr_1 -0.085505 1.910653 0.415799 1.340989 0.963748 -0.424688 -2.980271 -1.229210 -4.700288 -1.033113 -2.036952 1.689373 0.882100 -2.389597 1.143834 -0.642011 -0.948487 0.563769 0.491886 1.285962
wb_dma_rf/always_1/case_1/stmt_8 -2.753041 0.161692 1.621233 0.697863 -0.410215 -0.498001 1.841747 0.199309 1.025838 -3.032171 1.149659 -0.389330 1.409240 -0.128393 2.728382 -0.671908 0.874634 -2.486237 0.352512 0.699636
wb_dma_ch_rf/wire_ptr_inv 0.062428 0.570071 -1.723307 1.988412 3.094865 -0.261059 -2.056684 1.325434 -0.134189 -0.905107 1.272354 1.908664 -1.608702 -2.342340 -0.225077 2.585124 1.708066 1.421845 0.138683 2.683547
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.049209 0.810479 1.916664 0.221877 -0.782702 0.510746 -0.663282 -0.619836 -3.557958 0.421811 -1.835438 1.020940 0.218923 -0.104823 -0.933618 -1.952599 0.082999 -1.160701 2.649091 -2.315173
wb_dma_ch_sel/assign_138_req_p0 1.314726 1.659235 -0.687851 1.991741 1.175871 -1.005289 1.512607 1.130801 -2.737321 0.253730 -1.210159 0.177262 1.957757 -0.675552 2.074458 -0.826629 -1.432446 -0.416168 -2.962947 0.132884
wb_dma_rf/always_1/case_1/stmt_1 -0.313036 0.409569 0.518303 -1.066573 0.215463 0.681675 1.201990 -0.336350 0.573332 -0.925178 0.440935 -1.629173 -1.923631 -0.424568 -1.019251 -0.588597 -1.113903 -1.938387 0.406420 -1.774954
wb_dma_rf/always_1/case_1/stmt_6 -1.765138 1.588883 3.631368 0.126968 0.543905 -3.229114 2.486917 -1.551982 1.132098 1.504363 4.197330 0.074942 -0.578647 2.370757 1.364884 -1.288228 3.248865 -2.629171 1.564806 -0.524731
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.575295 1.614250 3.110757 1.166492 0.501326 -3.761882 -2.306005 0.468239 -1.732646 0.984094 2.174149 0.753202 1.547814 0.093459 2.783785 -3.232708 -1.827179 1.598803 -1.305558 0.561588
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.330181 -0.628169 -1.902770 0.980537 1.635239 0.956840 -1.504163 -0.067004 -0.824858 -0.553060 -0.758421 1.159431 -0.107642 -1.356891 0.843010 1.588601 -0.273996 1.387288 -0.545870 1.644410
wb_dma_ch_sel/always_43/case_1 0.084556 2.724285 0.755207 -1.797004 4.298306 0.248705 0.674722 -0.811889 -1.942411 -0.034750 -1.015615 0.652624 -0.191497 -1.660319 -1.811367 -1.774011 2.258582 -0.866306 -0.717718 1.650608
wb_dma_ch_sel/assign_9_pri2 -0.243506 -0.727967 -2.464108 0.712349 1.145563 0.926883 -2.001864 0.781138 -2.254928 0.795165 -2.418916 0.553056 0.801046 -2.244618 -0.519906 1.517615 0.117979 1.264912 0.020251 0.074406
wb_dma_pri_enc_sub/always_1/case_1 -0.836709 0.541058 0.022140 0.331091 -0.292004 1.627363 -1.465584 -1.093694 -2.549373 -0.179059 -2.194184 1.270095 -1.005929 -1.632064 -1.790964 0.859181 0.460774 -0.018449 1.844492 -0.310002
wb_dma_rf/always_2/if_1 -2.676056 3.428596 1.111594 1.159015 -0.533714 1.338368 3.275379 -0.778816 -1.531117 0.369951 -2.021281 -0.915196 0.291391 -1.781535 0.199134 0.842810 0.857752 -6.493050 1.016732 -0.654931
wb_dma/wire_dma_abort -0.131172 1.973761 0.478892 1.254402 0.971854 -0.427394 -2.963846 -1.289185 -4.772278 -1.002176 -2.113798 1.678158 0.887567 -2.449825 1.061748 -0.686301 -0.962483 0.461154 0.491696 1.261546
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 0.992976 -0.759146 -2.118807 -2.734472 3.339412 1.521925 -1.292202 0.599513 -2.057740 3.184943 -3.216354 -0.163928 1.185746 -2.081338 -2.620472 -0.445172 0.817555 1.798340 -0.925034 -0.571957
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.546106 -0.658651 -2.983264 0.347623 -0.775597 -0.686313 -0.667074 -0.394634 -1.848977 1.603072 -2.377671 -0.291828 -0.359254 -1.377709 -1.358802 2.125260 0.827338 2.188138 -0.840497 0.014512
wb_dma_wb_if/input_wb_stb_i 4.202788 0.356748 1.901846 3.134027 1.274180 -1.118599 0.686526 1.569684 -3.603837 1.494812 0.712029 2.360324 1.314153 1.412661 3.492611 -3.076036 -1.977311 0.088155 -0.057961 -2.017694
wb_dma_rf/input_de_txsz 1.591148 0.117275 -0.900648 -1.737928 3.502442 0.128218 0.048571 -1.843249 1.017361 -1.616462 -1.728846 -0.285461 1.105498 0.001924 3.793243 -1.313876 -0.613986 0.420672 -3.219864 3.560209
wb_dma_ch_pri_enc/wire_pri3_out -0.816094 0.479064 -0.127124 0.359857 -0.215451 1.580117 -1.465338 -1.014726 -2.525295 -0.177442 -2.165587 1.247095 -0.952081 -1.663121 -1.734388 0.896058 0.450936 0.018441 1.746469 -0.230719
wb_dma_ch_sel/wire_gnt_p1 -0.574368 1.160209 2.292256 -0.352907 -1.347503 0.818570 0.367250 -1.847991 -0.400662 -0.925677 0.044952 0.831545 -1.840144 0.463518 -1.311161 -0.490331 0.310417 -1.163397 1.877431 -0.324966
wb_dma_ch_sel/wire_gnt_p0 1.023404 1.991870 0.516653 -0.197143 -0.415001 -5.050816 -5.253712 1.872856 0.577571 2.773483 2.459777 -1.240973 0.971815 -3.965757 -1.843470 1.531413 0.482778 2.960260 -2.265281 2.498172
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.577994 1.696703 3.048525 1.254568 0.471203 -3.818457 -2.108511 0.508758 -1.662672 1.019846 2.216217 0.726445 1.447312 0.120556 2.747971 -3.188708 -1.869982 1.568165 -1.441384 0.547934
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.351899 -0.676605 -1.882306 0.991232 1.643106 0.948064 -1.459726 -0.076175 -0.800633 -0.603254 -0.722489 1.151781 -0.097153 -1.324626 0.906612 1.588375 -0.274165 1.386111 -0.565451 1.704350
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.273665 0.383341 0.557731 -0.969666 0.257773 0.864451 1.365174 -0.339653 0.413513 -0.958700 0.350759 -1.479467 -1.815323 -0.343283 -0.867920 -0.644568 -1.171241 -2.047786 0.413299 -1.837267
wb_dma/input_wb0_err_i -0.099781 1.857667 0.471118 1.347351 0.896728 -0.307297 -2.852452 -1.287890 -4.758502 -1.020907 -2.012421 1.764948 0.805085 -2.338357 1.009483 -0.638356 -0.934860 0.479910 0.646377 1.108771
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.860871 1.883702 -0.848538 -1.173060 -2.026704 -2.680230 1.518897 -3.095111 0.822548 0.887066 1.019981 -1.065506 -3.310696 0.369063 -1.853706 2.413958 0.894567 0.444269 -1.289635 1.765404
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.401820 -2.028586 -0.286677 1.070963 -1.708828 -4.092449 -0.656971 3.461953 0.081291 1.730879 1.687988 -1.986298 2.596696 0.199016 -0.015061 -1.420888 1.114420 1.884025 -0.050154 -3.045658
wb_dma_wb_mast/wire_wb_data_o 2.497954 -1.811680 0.835964 -4.003562 1.195249 0.542887 -3.088234 -0.268586 2.833354 1.544312 -3.478369 -0.364970 0.284026 0.567122 1.227897 -1.832418 1.306441 0.202390 2.197276 -0.168696
wb_dma_de/always_6/if_1/if_1/stmt_1 1.018566 2.146180 1.309037 -0.993504 3.787318 -0.144373 -0.236468 -2.065939 1.356290 -2.766077 0.203245 1.268275 -1.993905 -0.509741 1.599997 -0.809787 1.564680 -0.503889 -0.752716 4.093592
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.585185 1.135060 2.275769 -0.321146 -1.316056 0.839118 0.412814 -1.830613 -0.371832 -0.911597 0.042726 0.788272 -1.796031 0.512034 -1.303999 -0.474581 0.296110 -1.156081 1.846269 -0.340151
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.354699 -0.644336 -1.898551 0.963856 1.653235 0.977033 -1.507910 -0.040551 -0.801499 -0.577269 -0.780570 1.140396 -0.084157 -1.370756 0.850356 1.585529 -0.286541 1.399218 -0.590315 1.711650
wb_dma_ch_sel/always_38/case_1/cond 1.772151 2.108902 1.970055 -1.185569 1.951558 2.154502 1.819876 0.514702 -3.618736 -0.149457 -0.737175 1.158430 2.293126 -1.341914 -2.478013 -2.609947 -1.954311 -0.229868 -3.192094 0.276422
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.040936 -0.785423 -2.115473 -2.838611 3.402441 1.479813 -1.385691 0.609532 -1.942522 3.166037 -3.302572 -0.214952 1.185907 -2.093907 -2.575943 -0.502253 0.838630 1.814780 -0.946781 -0.546424
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 1.664762 0.083094 -0.802790 -1.764115 3.528607 0.064037 0.212133 -1.792370 0.994790 -1.560583 -1.721077 -0.317400 1.263074 0.142763 3.866277 -1.560646 -0.596430 0.337265 -3.215781 3.429070
wb_dma_de/assign_4_use_ed -1.762069 -1.191220 -0.950525 1.859596 -1.005654 -1.828805 -5.588464 2.258173 -1.462074 -1.168999 -3.623852 -1.573083 7.644455 -2.371038 7.273270 -0.853129 -0.179289 -2.132303 2.470373 0.182751
assert_wb_dma_wb_if/assert_a_wb_stb -1.463575 1.373547 1.274967 -2.635317 -2.308291 -2.004467 1.884098 -1.745745 2.450327 -0.610625 -0.968035 -2.484915 -2.016327 -0.448648 -2.604520 -0.291835 1.091099 -0.047449 -2.680480 1.332893
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.053106 0.897849 -1.215516 1.157417 2.505601 -0.041997 0.885279 -1.197058 -1.265739 -2.546124 -0.552461 0.396258 1.899882 -0.494280 3.901204 -0.373804 -1.023394 -0.291881 -3.133278 3.467675
wb_dma_ch_sel/assign_132_req_p0 0.854984 1.998284 0.316543 1.843851 0.765561 -4.513878 -0.104506 0.769277 -1.029001 1.163646 1.843505 0.108299 -0.257893 -0.866312 0.435861 -0.250005 1.619529 1.886451 -2.470495 1.715729
wb_dma_ch_rf/always_25/if_1 -0.875236 1.021595 1.745116 -0.823052 -1.949929 1.450281 1.044654 0.831730 0.691222 -1.140700 0.487438 0.436570 1.067052 -1.650317 -2.922920 0.935051 -0.717845 0.173568 -2.535451 1.737047
wb_dma_de/wire_rd_ack 0.489182 1.109935 0.773557 -2.243054 1.761212 0.819591 -0.036027 -2.716579 -0.883246 -1.226299 -3.214027 -0.038661 0.371165 -0.401846 1.245470 -1.979401 0.019236 -0.805348 -0.920974 1.625228
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.750378 1.498879 0.512740 1.023646 1.311262 -2.069659 -1.535237 -0.216586 -2.325671 -0.971072 0.175678 0.433336 1.981804 -0.778692 2.986384 -1.638096 -1.472789 0.557632 -1.409484 1.644297
wb_dma/wire_slv0_adr -2.561841 2.440374 5.077349 -2.436694 -2.460614 -2.830816 4.482277 -0.724706 -0.218712 2.847582 1.297084 -3.634357 2.500200 1.177046 -1.928821 -5.111888 3.832201 -4.458961 0.687168 -3.037274
wb_dma_rf/input_dma_busy -2.839387 3.767896 0.277425 -0.402511 1.087317 -0.603755 4.536760 -3.253629 0.355372 1.120409 2.792570 -1.424327 0.281762 1.739051 -0.835834 0.258092 2.370046 -4.181413 -1.101516 1.890690
wb_dma_ch_sel/assign_96_valid/expr_1 -0.676102 1.175227 -0.382263 0.304826 -2.137620 -1.565607 -0.252421 3.920517 -0.995325 -1.396026 -0.367952 -3.345403 5.691996 -0.496920 -0.205193 -2.128287 -4.078802 -0.298657 -3.070570 -2.759656
wb_dma_ch_sel/always_4/stmt_1 1.574009 1.877310 1.752315 -1.438409 1.875817 2.423467 1.877483 0.493252 -3.281591 -0.321115 -0.869359 0.971685 2.289187 -1.369210 -2.715455 -2.408087 -1.930357 -0.206769 -3.319543 0.408713
wb_dma_rf/wire_pointer2_s -0.221205 1.354891 0.082382 -1.400866 -1.425498 -1.465093 1.437086 0.483288 2.258197 1.455849 -0.601122 -1.214625 -1.125354 0.645983 -1.533476 0.779585 1.221482 -0.164090 -1.361676 0.623305
wb_dma_de/reg_chunk_dec -0.969649 1.959295 0.666457 0.530224 0.624716 0.696665 0.803349 -2.168136 -3.105958 -2.095692 -2.067099 0.639575 0.979021 -0.820812 1.281779 -1.140124 -0.355641 -1.617841 -0.647196 1.437289
wb_dma_de/reg_chunk_cnt_is_0_r -0.502465 0.844099 -1.792055 0.811756 1.953793 -0.172543 0.154228 -0.233948 -2.773158 -1.073123 -2.213589 -0.244645 2.862359 -1.517401 2.422830 -0.500071 -0.616416 -0.344827 -2.454189 1.703749
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.581510 1.174015 2.325002 -0.326342 -1.360031 0.870184 0.338100 -1.873715 -0.439831 -0.978876 0.008186 0.832969 -1.888236 0.460469 -1.360999 -0.505650 0.318423 -1.225092 1.897507 -0.279492
wb_dma/wire_wb0_cyc_o -0.591496 1.196459 2.314104 -0.352344 -1.352287 0.792951 0.471818 -1.842296 -0.337078 -0.894587 0.093451 0.782966 -1.844495 0.505542 -1.317773 -0.503303 0.316669 -1.222767 1.815193 -0.323164
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -1.506292 -0.656034 -2.972238 0.350918 -0.740588 -0.708082 -0.799507 -0.276085 -1.817386 1.606882 -2.327312 -0.273623 -0.340649 -1.485703 -1.363769 2.199208 0.830589 2.211984 -0.804796 0.013927
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -1.414749 2.398000 -0.842315 -2.378613 -0.306644 -3.223638 -3.287439 -0.773193 1.484434 -0.165079 1.926584 -3.071214 0.156096 0.497684 -1.273551 -0.290047 -1.424431 0.260609 0.384503 -0.216164
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -0.940052 2.044453 0.893880 -1.578883 -0.724476 -4.414321 -3.320737 -2.351654 1.900565 1.533729 0.805130 -1.831403 -1.279255 -1.966749 -0.837099 0.819218 3.133699 0.787113 -0.208798 3.014066
wb_dma_ch_rf/always_23/if_1/block_1/if_1 1.473060 2.091978 1.022713 2.149742 0.873420 -1.884099 0.407107 2.748848 0.346097 0.945972 2.657021 1.215684 -2.109108 -0.589196 -1.483044 0.783085 1.115946 0.029209 0.168479 -0.449097
wb_dma_ch_rf/reg_ch_adr1_r 1.467314 2.099275 1.130455 2.072239 0.749641 -1.995984 0.740489 2.718516 0.517760 1.041467 2.648517 1.061691 -2.107153 -0.325001 -1.455892 0.619215 1.079193 -0.118151 0.075620 -0.618568
wb_dma/input_wb0_cyc_i 5.351847 1.390733 4.848214 -3.180229 2.088253 -3.753089 -1.526929 -1.432426 3.521397 4.072855 -0.442338 0.540985 -0.720779 2.559889 4.327963 -4.310377 2.252505 0.276119 0.725015 -0.032784
wb_dma_ch_sel/always_8/stmt_1 -1.499417 -0.146134 -2.729733 0.727307 -0.430677 1.541315 -2.214695 0.994423 -0.092648 1.364306 -3.206451 -0.863215 1.059336 -3.143254 -0.547562 3.383998 0.720911 -1.059655 0.947319 -0.056508
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -0.178025 -0.740445 -2.358992 -2.229807 0.591747 1.532546 -2.806357 0.314120 2.238856 2.203125 -4.225138 -1.705664 0.282856 -2.600884 -0.644663 2.395571 1.167981 -0.417304 0.619113 0.150547
wb_dma_wb_slv -1.613556 3.739058 1.750135 -3.029480 -2.029655 -3.690937 1.539832 -0.522546 3.179613 0.946132 -0.253215 -3.088345 -2.525547 0.233827 -2.745478 -0.379400 1.396968 -1.634613 -1.294310 0.233676
wb_dma_de/inst_u0 -3.692113 0.544829 -0.307989 -1.409279 -4.342733 -1.254187 0.191038 -0.530396 -0.213905 -1.860533 2.146897 -2.624143 4.268478 0.755800 -1.932724 -0.125356 -2.187570 0.956747 -3.121681 1.637653
wb_dma_de/inst_u1 0.717266 0.105229 2.087253 0.297472 1.425170 -0.372278 -3.073580 1.857949 0.346178 -1.613983 4.206282 1.319306 1.054897 -2.027898 -1.865847 -0.239519 0.801442 1.689086 -0.187519 2.575923
wb_dma_pri_enc_sub/input_pri_in -0.923239 0.522670 -0.009236 0.263318 -0.364013 1.570568 -1.361622 -1.068706 -2.509168 -0.150609 -2.199004 1.196138 -1.033857 -1.591611 -1.897129 0.860640 0.460694 -0.103838 1.849619 -0.367033
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.263090 -1.749331 -0.619262 -0.849423 4.398727 1.947908 0.850424 -1.472667 -0.345803 -0.611894 -2.246784 1.243414 1.382661 1.308991 4.644166 -2.463159 -0.360334 0.039754 -1.492329 1.580822
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -1.587259 -0.719607 -3.035339 0.346283 -0.839959 -0.678593 -0.725611 -0.437669 -1.802843 1.559273 -2.378543 -0.253632 -0.406121 -1.439272 -1.316575 2.285111 0.842489 2.333784 -0.848002 0.144830
wb_dma_ch_sel/assign_146_req_p0/expr_1 1.127153 1.699024 -0.735717 1.871957 1.107069 -1.013287 1.595890 1.026226 -2.586151 0.175912 -1.200592 0.021559 1.995934 -0.700925 1.957970 -0.727836 -1.396637 -0.504494 -3.034729 0.224063
wb_dma_ch_sel/assign_101_valid/expr_1 -1.989132 2.110080 -2.273511 -0.042409 -0.161885 -5.505126 1.190261 3.520433 -1.347360 -0.932269 2.280168 -3.070649 3.306702 0.158518 -1.120754 -1.285763 -2.140172 1.934852 -4.988414 -0.603292
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.331215 -0.655127 -1.887442 1.011622 1.644355 0.955095 -1.500204 -0.082898 -0.840805 -0.606202 -0.731989 1.163849 -0.098829 -1.310545 0.889805 1.573534 -0.264808 1.409886 -0.581595 1.671052
wb_dma_de/reg_de_adr1_we 1.852979 0.884788 1.053652 1.161884 -0.747138 -0.919450 1.302623 1.464985 -0.110213 1.436027 0.902768 0.389492 -0.763069 0.703496 -0.422155 -0.314393 -0.867209 0.005318 -0.619839 -1.579565
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 1.217027 2.434805 1.529050 -0.649315 0.679981 1.955153 -1.487302 1.517032 -2.645910 1.417865 -1.456776 0.567739 2.284175 -3.379817 -2.770627 -0.317135 -1.894770 -0.640466 -1.238142 -0.154329
wb_dma_ch_sel/always_46/case_1 -0.298599 -0.500447 -1.017506 -0.310452 -0.694902 0.164446 -1.288157 -0.794307 -1.095068 -1.048807 -1.430966 -0.502721 2.433657 1.759380 2.529115 -1.122886 -1.725686 -0.812175 0.956468 -0.208181
wb_dma_ch_rf/assign_11_ch_csr_we -1.869637 2.447063 0.721478 -3.022468 0.228425 -4.889180 -2.349276 0.272967 2.190275 1.265097 1.897286 -2.622813 3.360150 1.233062 -0.114655 -1.206312 1.117094 -0.073287 -0.650393 0.899057
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.868717 -1.350159 -1.555358 -2.733052 2.395367 2.230720 1.373347 -1.584340 3.092945 -0.739744 -2.108396 -0.658511 -0.689691 0.599907 0.871265 0.299855 0.790264 0.028891 -1.996854 2.076513
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.595602 -0.641591 -3.084124 0.354283 -0.742018 -0.768874 -0.809952 -0.368967 -1.856222 1.611496 -2.419279 -0.290499 -0.377635 -1.553084 -1.393857 2.297519 0.853046 2.299210 -0.892790 0.130505
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 3.505828 1.736595 3.071345 1.131682 0.515462 -3.888525 -2.333503 0.472442 -1.575635 0.919905 2.300610 0.650134 1.526754 -0.022247 2.749562 -3.183953 -1.854819 1.673338 -1.501105 0.709365
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.780852 1.516866 0.565064 1.050197 1.351020 -2.098557 -1.522183 -0.199733 -2.364397 -0.960822 0.155854 0.452155 2.016972 -0.764755 3.051426 -1.687126 -1.465519 0.526670 -1.397393 1.613772
wb_dma_wb_slv/wire_rf_sel 2.824095 4.305593 1.604449 2.074326 1.450563 -1.627448 4.291034 -0.923916 -0.319721 3.177302 0.814296 1.092252 -3.440623 1.886919 2.078816 -0.709805 0.044323 -2.687007 -0.410356 -1.788762
assert_wb_dma_wb_if -1.365515 1.115724 1.463470 -2.710054 -2.372437 -1.969236 1.494683 -1.743657 2.539615 -0.707213 -0.968084 -2.440705 -1.886418 -0.467038 -2.526774 -0.397835 1.089733 0.038727 -2.393376 1.336097
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.357317 -0.686718 -1.872330 0.985243 1.633843 0.951174 -1.489287 -0.048524 -0.776864 -0.566823 -0.735676 1.182994 -0.128420 -1.338066 0.905209 1.620914 -0.290278 1.412838 -0.572844 1.690544
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 3.600450 1.684927 3.151575 1.233959 0.411869 -3.930263 -2.186901 0.539460 -1.571249 0.996145 2.324870 0.649670 1.437103 0.120180 2.725060 -3.189009 -1.879518 1.633341 -1.440835 0.544820
wb_dma/wire_wb1s_data_o 2.514700 -1.885052 0.750588 -3.951525 1.273467 0.764422 -3.079920 -0.318332 2.747392 1.468491 -3.571729 -0.295342 0.176478 0.485250 1.246831 -1.762963 1.281397 0.224686 2.156126 -0.161374
wb_dma_de/wire_adr0_cnt_next1 -3.999650 0.686764 -0.322789 -1.416711 -4.419447 -1.331515 0.167048 -0.482148 -0.150932 -1.967964 2.198437 -2.735909 4.373180 0.672757 -1.935539 -0.023364 -2.142898 0.872288 -3.126514 1.734265
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.324396 -0.660723 -1.876271 0.989805 1.626853 0.955612 -1.468626 -0.086895 -0.782908 -0.600329 -0.749038 1.129192 -0.090591 -1.344188 0.868782 1.591264 -0.262110 1.407868 -0.603825 1.686320
wb_dma/wire_pt0_sel_o 3.862402 -2.508064 2.367878 -4.576803 1.330981 -0.348246 -5.061641 -0.823062 3.196100 1.970071 -2.165428 -0.232345 0.715178 0.742866 1.773306 -3.233739 1.509510 1.423473 2.541371 0.399603
wb_dma/wire_pt0_sel_i -1.780208 2.682163 2.872557 -3.067630 -3.173800 -1.972575 1.509261 -2.753971 2.165812 -1.476380 -1.210272 -2.249490 -2.583972 -0.454655 -3.260068 -0.782131 0.966815 -0.732566 -1.905240 1.601238
wb_dma_ch_rf/always_11 0.525708 1.944892 1.022972 1.765203 1.564576 -0.284751 -2.553795 -2.153746 -3.467878 -2.452224 -0.483708 2.449638 -0.016332 -1.540588 2.608561 -0.593487 -1.396560 0.754981 -0.018240 2.903268
wb_dma_ch_rf/always_10 -0.058844 1.894289 0.485100 1.402303 1.027943 -0.270606 -2.930871 -1.314795 -4.816329 -1.071570 -2.055472 1.822263 0.851114 -2.386740 1.145429 -0.710116 -0.974767 0.516327 0.585056 1.295791
wb_dma_ch_rf/always_17 0.079212 2.653504 0.715693 -1.573525 4.413291 0.520784 0.496386 -0.860898 -2.300066 -0.088958 -1.010387 1.003928 -0.279097 -1.794235 -1.874864 -1.610222 2.233418 -0.695538 -0.615579 1.739732
wb_dma_ch_rf/always_19 -0.863953 0.011039 0.066350 -0.809732 -0.265877 1.067249 3.582400 -0.857956 1.636266 -1.037186 -0.063152 -1.070861 0.166080 1.477067 0.190614 -0.369058 0.577500 -2.050726 -1.230521 0.256319
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.322585 -0.642613 -1.806223 0.994431 1.572252 0.920547 -1.442545 -0.051402 -0.788292 -0.572648 -0.750829 1.107683 -0.091082 -1.311198 0.839900 1.506406 -0.261441 1.355300 -0.533487 1.620387
wb_dma_ch_sel/assign_147_req_p0 1.315189 1.566382 -0.686912 1.982140 1.177396 -0.893136 1.700154 1.083319 -2.665291 0.218949 -1.184253 0.175169 1.956716 -0.574338 2.033395 -0.847201 -1.411542 -0.478469 -2.929280 0.068841
wb_dma_ch_sel/input_ch0_adr0 -0.441237 -2.222850 -0.354358 1.222470 -1.775934 -4.148303 -0.708629 3.637628 0.003253 1.619829 1.867327 -1.982705 2.728999 0.176158 0.014451 -1.444484 1.122077 2.003766 0.035792 -3.161823
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.313789 -0.208077 0.639406 1.201955 0.991572 0.000744 -0.047571 -0.121515 -1.821203 0.079016 0.130716 1.156962 1.018329 0.401407 2.158018 -1.399019 -0.577041 0.011449 0.203597 -0.059883
wb_dma_wb_if/wire_slv_dout 0.239833 0.233375 0.926761 -1.493036 -0.360851 -6.055818 3.036994 3.656066 -1.454072 4.818490 -1.496912 -4.499801 1.581073 1.695678 0.236763 -5.469353 1.386218 -2.429102 0.694945 -7.679921
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.048186 1.857869 1.047104 -3.427835 3.157323 2.061698 2.176084 -2.494308 -2.104400 -0.615282 -2.127906 -1.282223 -0.974585 -1.120708 -1.737190 -2.980544 -0.655306 -2.505487 -0.816533 -0.829608
wb_dma/wire_pointer -1.735475 1.214183 -2.342931 1.604359 0.990909 0.206421 -2.586578 2.300080 0.776600 1.004477 -0.900795 -0.239062 -0.540971 -3.987494 -1.612574 4.242171 2.677787 -1.086732 1.553726 0.966387
wb_dma_de/assign_75_mast1_dout/expr_1 2.426848 -1.835053 0.865749 -3.996933 1.135821 0.610860 -3.017794 -0.282999 2.842228 1.478286 -3.399158 -0.386241 0.227966 0.588583 1.266742 -1.836719 1.335501 0.155282 2.171001 -0.194964
wb_dma/wire_ch3_csr 0.502743 0.815042 0.949164 -2.811463 -2.808854 -0.527529 0.576418 1.469235 3.618801 -0.182632 -2.379512 -4.333133 2.804785 0.256713 -0.899532 -2.046222 -1.386847 -0.701480 -2.755928 -1.654868
wb_dma_ch_rf/assign_27_ptr_inv 0.117405 0.569366 -1.638476 1.952441 3.079245 -0.242287 -1.918702 1.266003 -0.057942 -0.929096 1.241904 1.808429 -1.543784 -2.208622 -0.101457 2.440048 1.695822 1.289528 0.119386 2.580488
wb_dma_de/reg_adr1_inc 1.755110 0.876846 0.986231 1.160914 -0.739516 -0.812320 1.255512 1.428686 -0.198146 1.342930 0.844114 0.392465 -0.736046 0.652731 -0.404438 -0.311008 -0.873598 -0.019294 -0.581784 -1.567395
wb_dma_ch_sel/input_ch6_csr -0.923479 2.094233 0.476930 -2.547096 -2.360008 -2.706283 0.450548 0.421267 3.555158 -0.491226 -1.074051 -3.843698 0.662774 -0.008477 -1.340926 -0.674067 0.221818 -0.428446 -2.601491 0.200043
wb_dma_de/input_mast0_err -0.086546 1.938123 0.362252 1.344877 0.992570 -0.475218 -2.926039 -1.169649 -4.705719 -1.037712 -2.042661 1.607792 0.963484 -2.422277 1.144264 -0.650467 -0.971273 0.538844 0.391189 1.278427
wb_dma_de/assign_68_de_txsz/expr_1 1.357385 0.779118 -1.086898 -2.203347 4.800894 0.709791 1.175470 -1.206707 -1.202229 -0.018695 -1.556394 -0.156338 2.235355 -0.611616 1.585884 -2.104634 -0.380924 0.496991 -3.933429 2.752330
wb_dma/wire_ch2_csr 0.294844 0.952883 1.244542 -2.783645 -3.052054 -0.761753 0.674306 1.316739 3.748501 -0.195182 -2.259409 -4.541210 2.862272 0.317410 -0.785021 -2.150645 -1.173897 -0.965481 -2.701063 -1.662645
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -0.857912 0.460396 -0.097781 0.357046 -0.292310 1.610176 -1.494901 -1.021279 -2.589116 -0.173793 -2.219451 1.249838 -0.935098 -1.689136 -1.820313 0.872290 0.406762 0.032364 1.810966 -0.274577
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.319790 -0.685770 -1.877756 0.996082 1.615878 0.972932 -1.469504 -0.054960 -0.778859 -0.570503 -0.715890 1.179840 -0.131592 -1.307061 0.917659 1.613285 -0.255123 1.401352 -0.564172 1.698954
wb_dma_rf/input_ndnr 1.580056 1.121069 -1.322508 -0.202189 4.561718 -2.192344 -4.494287 1.271652 -1.282289 0.357625 -1.221283 0.871427 0.406722 -3.197474 1.178321 -0.087471 1.151494 2.284146 -0.663455 2.536319
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.316211 -0.664693 -1.920717 1.016224 1.629167 0.995826 -1.494334 -0.070225 -0.807524 -0.560705 -0.771602 1.136189 -0.096499 -1.370049 0.880048 1.571573 -0.250132 1.426927 -0.567791 1.703805
wb_dma_de/always_19/stmt_1 -0.563995 0.590286 1.614905 -1.389710 -0.374014 -0.207907 -1.807493 -1.398268 0.153741 -1.200814 3.497030 0.471613 0.208283 -1.153881 -1.906573 0.499395 -1.079131 1.091237 -1.238009 3.200249
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -0.245740 -0.337518 -0.237955 -0.207601 0.252799 0.818010 2.547386 0.271698 -1.573686 0.329845 -2.003538 -0.798038 2.153533 0.889756 0.542418 -1.828089 0.378802 -2.062477 -0.279170 -1.796204
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -0.750637 -1.484277 1.665336 0.872036 -0.966243 -1.154306 -2.534585 3.318377 -2.693222 -2.021541 -0.941854 0.034340 5.467743 0.269506 1.634404 -3.540862 1.459213 -2.446184 4.092525 -2.565094
wb_dma_ch_sel/assign_139_req_p0/expr_1 1.201261 1.650652 -0.709537 1.907474 1.196641 -0.922867 1.582634 1.054714 -2.654257 0.185932 -1.243155 0.142345 1.996127 -0.665567 2.018488 -0.796185 -1.418903 -0.485386 -3.003304 0.215641
wb_dma_de/assign_78_mast0_go/expr_1 -0.579394 1.096546 2.296397 -0.324501 -1.310375 0.924482 0.422239 -1.867692 -0.375736 -0.923394 0.049216 0.828972 -1.894963 0.476047 -1.364681 -0.457982 0.298620 -1.198514 1.895138 -0.324121
wb_dma/assign_6_pt1_sel_i 3.933308 -2.599214 2.473141 -4.652135 1.335808 -0.367326 -5.126968 -0.916157 3.172641 1.973596 -2.055162 -0.232590 0.795146 0.764367 1.790216 -3.374540 1.500200 1.511944 2.518700 0.408275
wb_dma/wire_mast1_adr -0.618148 0.649073 1.748659 -1.580673 -0.472806 -0.268601 -1.827000 -1.361141 0.334836 -1.145968 3.534731 0.302106 0.259584 -1.230367 -2.124991 0.473855 -0.921928 1.025822 -1.294798 3.175111
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.601234 1.214319 2.346493 -0.334363 -1.412482 0.748643 0.402119 -1.841445 -0.369594 -0.964094 0.078974 0.783590 -1.827145 0.505910 -1.307152 -0.568080 0.287195 -1.210019 1.804849 -0.341341
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -0.009858 1.967155 0.504054 1.390238 1.037843 -0.527113 -2.925921 -1.201385 -4.879296 -1.076826 -1.959594 1.723307 1.032853 -2.347522 1.304952 -0.865701 -1.034469 0.504971 0.470626 1.248790
wb_dma_wb_slv/input_wb_stb_i 4.208915 0.327857 1.856294 3.108335 1.280659 -1.093515 0.638805 1.555941 -3.587244 1.496644 0.655474 2.390126 1.328098 1.372270 3.420198 -2.991759 -1.960086 0.133088 -0.110003 -1.985677
wb_dma_de/reg_adr1_cnt 2.272411 1.028608 2.919593 1.352934 0.658275 -1.061306 -1.711120 3.272652 0.266414 -0.381452 4.877135 1.601296 0.359560 -1.445095 -2.388834 -0.470517 -0.035296 1.513852 -0.825390 1.099269
wb_dma_ch_sel/always_42/case_1/stmt_4 -0.196893 -0.646014 -2.258990 -2.163907 0.526175 1.517831 -2.777838 0.312760 2.233693 2.131890 -4.169778 -1.697797 0.260155 -2.581841 -0.681324 2.387622 1.117282 -0.512195 0.681199 0.146185
wb_dma_ch_sel/always_42/case_1/stmt_2 0.649030 -0.244773 0.171351 -2.693073 0.822449 1.703816 -2.187418 -1.662876 -0.142573 0.772366 -3.471217 0.431488 -1.671830 -1.164763 -1.900412 -0.080603 0.846572 0.713931 1.497820 -0.121556
wb_dma_ch_sel/always_42/case_1/stmt_3 1.283079 -1.498666 -2.175287 -2.256174 2.227496 1.171317 -2.756082 0.130147 -0.120157 1.641782 -3.785283 -0.129397 0.129072 -1.787716 -0.638035 0.468985 0.540827 1.927377 -0.136366 0.180483
wb_dma_ch_sel/always_42/case_1/stmt_1 0.199712 -1.406795 1.500570 -2.222723 -1.552108 -1.513436 0.146251 -1.963674 3.599840 -0.545803 -2.012424 -3.004542 2.430467 1.093713 3.832604 -2.707995 2.155926 -0.550074 -1.138091 1.334439
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -1.865499 1.640108 -0.490466 -2.690447 -2.354125 -1.775448 3.182093 -0.090826 4.162891 -0.121428 -2.199404 -4.269969 -3.133871 -0.878613 -2.256421 1.082472 2.071261 -1.486431 -2.792145 0.220970
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 5.366850 -0.974796 3.357879 2.164298 0.443970 -2.973183 0.061176 1.848681 -2.174879 1.994656 2.325659 0.389746 4.074089 2.162647 3.897226 -5.646604 -1.118851 0.970250 -1.238472 -2.127913
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.580429 1.118067 2.232350 -0.312455 -1.330404 0.800832 0.375651 -1.772475 -0.323170 -0.921661 0.040043 0.790408 -1.756285 0.470128 -1.316614 -0.454890 0.292854 -1.120604 1.808186 -0.329412
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 0.433903 -2.043522 3.070875 0.131480 -0.734835 -2.065456 -4.635216 2.447254 -2.325766 -1.498943 0.089299 0.204745 5.683909 0.375781 2.236088 -4.736486 1.739907 -1.269179 4.565422 -1.822591
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.476490 1.248310 -1.307199 -0.115342 4.611189 -2.227316 -4.383947 1.326905 -1.384419 0.431202 -1.066908 0.892136 0.367613 -3.298315 1.011541 -0.014724 1.297195 2.185953 -0.593040 2.530919
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.593583 -0.668133 -3.021086 0.326947 -0.729849 -0.610620 -0.779486 -0.426503 -1.810209 1.556632 -2.434924 -0.218719 -0.463635 -1.489395 -1.359721 2.316961 0.894133 2.242981 -0.782315 0.163657
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.100442 0.855469 2.087510 0.291670 1.423122 -3.144678 -3.620942 -0.818752 -1.878383 -0.429656 1.389963 0.465750 2.448737 -0.592777 3.518160 -3.067828 -1.191148 1.765688 -0.944963 2.185286
wb_dma/wire_txsz 0.231533 2.612110 0.665100 -1.698548 4.417149 0.195140 0.443999 -0.650688 -2.143002 0.056322 -1.063237 0.729573 -0.003777 -1.719699 -1.729350 -1.818791 2.190166 -0.688091 -0.778395 1.661476
wb_dma_de/always_14/stmt_1 -0.168323 1.959605 0.457688 1.272061 0.909903 -0.444046 -2.818964 -1.249589 -4.648843 -1.010388 -2.005929 1.602393 0.887595 -2.377277 1.049799 -0.695079 -0.919590 0.490455 0.460428 1.250194
wb_dma_wb_slv/reg_rf_ack 4.149698 0.374255 1.834170 3.092584 1.272171 -1.153642 0.667882 1.573286 -3.554314 1.460926 0.677348 2.267334 1.339737 1.375744 3.379231 -3.002780 -1.987795 0.124853 -0.114536 -1.996501
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 1.566495 1.834821 1.793643 -1.580155 1.850581 2.441697 1.922430 0.599205 -3.102466 -0.316627 -0.638433 0.909489 2.320730 -1.323383 -2.888951 -2.460841 -1.988644 -0.141026 -3.475081 0.403732
wb_dma/wire_de_csr_we 1.770770 -0.472859 -1.039447 -2.202136 1.789404 -0.047489 -6.073908 0.405605 0.804894 2.091677 -5.871423 -0.789403 2.658365 -2.870982 3.345726 -0.077173 0.730901 -0.422172 1.713789 1.118560
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.704974 1.615382 3.039519 1.244963 0.608823 -3.772003 -2.249215 0.459459 -1.751121 1.000930 2.242426 0.811601 1.530915 0.083127 2.837370 -3.228555 -1.861326 1.701453 -1.435300 0.642916
wb_dma_wb_slv/assign_1_rf_sel/expr_1 2.820950 4.219037 1.622542 2.100657 1.320210 -1.780933 4.426349 -0.702353 -0.275669 3.454695 0.831399 1.055916 -3.315776 2.055653 2.135797 -0.744898 0.209477 -2.684246 -0.348940 -1.990040
wb_dma/wire_ch1_txsz 0.347660 0.384702 2.056791 -3.601851 -0.743353 0.952686 -0.880536 -1.686532 0.457674 1.258518 -2.874455 -0.525596 -1.646069 0.087892 -2.818245 -1.624007 1.104146 -0.628639 2.218317 -1.803983
wb_dma_rf/inst_u9 -0.213525 1.973210 0.395232 1.247583 0.868502 -0.473674 -2.858476 -1.201205 -4.659932 -0.964509 -2.069243 1.522023 0.873948 -2.425354 0.905265 -0.571448 -0.910108 0.489996 0.463092 1.156906
wb_dma_rf/inst_u8 -0.102240 1.858437 0.436920 1.376395 0.930605 -0.377523 -2.915575 -1.207301 -4.846934 -0.930539 -2.094388 1.678994 0.949092 -2.393384 1.052444 -0.682284 -0.894554 0.505790 0.567918 1.151209
wb_dma_rf/inst_u7 -1.093313 2.369638 0.579416 -2.593679 -2.477151 -2.830976 0.759344 0.261242 3.462430 -0.421016 -0.993999 -4.029187 0.655858 0.010408 -1.354194 -0.734980 0.132054 -0.589970 -2.739735 0.091066
wb_dma_rf/inst_u6 -0.884618 2.045176 0.554182 -2.554110 -2.549199 -2.758426 0.515423 0.424969 3.357221 -0.376682 -1.165279 -3.906722 0.785838 0.185669 -1.161796 -0.897570 0.044985 -0.508010 -2.404210 -0.127053
wb_dma_rf/inst_u5 -1.096295 2.318245 0.619930 -2.635858 -2.645018 -3.010548 0.746259 0.521351 3.631867 -0.253982 -0.894113 -4.073863 0.698040 0.041995 -1.523587 -0.709772 0.120926 -0.561866 -2.726935 -0.015496
wb_dma_rf/inst_u4 -0.800573 1.934920 0.519573 -2.494183 -2.470982 -2.794251 0.457235 0.564829 3.450970 -0.339499 -1.178993 -3.873597 0.761622 0.129033 -1.203339 -0.872090 0.054824 -0.430346 -2.395845 -0.182336
wb_dma_rf/inst_u3 -0.979392 2.205885 0.523649 -2.726548 -2.561471 -3.003793 0.777957 0.530567 3.627136 -0.280359 -1.073394 -4.129808 0.748611 0.211265 -1.316339 -0.884717 0.120352 -0.540504 -2.707165 -0.131510
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.688899 1.507120 0.556101 0.966264 1.248955 -2.127268 -1.478012 -0.220317 -2.194978 -0.922209 0.201222 0.385391 1.941718 -0.756717 2.951497 -1.606792 -1.434455 0.493398 -1.391354 1.626639
wb_dma_rf/inst_u1 -0.894682 2.168048 0.701828 -2.541276 -2.561178 -2.919234 0.644934 0.414319 3.571066 -0.491552 -0.879122 -3.960680 0.654613 0.134532 -1.202974 -0.844949 -0.071241 -0.462320 -2.687616 0.022327
wb_dma_rf/inst_u0 -2.254140 3.495612 1.941776 -2.785872 -1.314137 -3.486718 2.824784 -0.925824 3.481644 0.902614 0.898151 -4.440858 -0.586941 0.085893 -1.919543 -1.177244 2.033446 -2.661563 -2.026671 -0.167782
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.258370 0.803775 3.691558 -1.326259 0.225114 -2.568769 -3.388974 0.455153 0.567515 -2.644729 1.467676 0.181114 3.075440 -0.384756 2.814041 -2.959537 0.472858 -1.392885 1.266557 2.273613
wb_dma_inc30r/assign_2_out -0.741390 0.848379 3.403735 0.148685 1.058832 1.125471 -1.562780 1.390813 1.101805 -3.987244 4.511961 1.127332 2.348772 -2.103014 -0.943417 -0.699778 0.479156 -0.135044 -0.710734 3.781253
wb_dma/wire_mast1_din 2.466979 -1.815515 0.870245 -4.024516 1.141793 0.530949 -2.982123 -0.241707 2.943969 1.525405 -3.396681 -0.435101 0.280194 0.625551 1.245021 -1.852205 1.342408 0.129352 2.154430 -0.178153
wb_dma_ch_sel/assign_2_pri0 1.169304 0.811816 -1.300601 2.046278 2.938831 -1.082318 -2.950897 -0.273846 -3.155581 -1.463008 -0.599049 1.638100 1.919859 -2.026253 3.942748 -0.130974 -1.687332 1.862695 -1.884939 3.174411
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.772892 1.749421 3.181468 1.280537 0.548953 -3.942297 -2.279879 0.568633 -1.680635 1.023804 2.302565 0.749267 1.538039 0.098616 2.886399 -3.318570 -1.897166 1.659438 -1.479237 0.597249
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.650369 -0.575894 -2.957583 0.286740 -0.879118 -0.807147 -0.640245 -0.422544 -1.836649 1.655123 -2.386077 -0.398353 -0.408945 -1.382075 -1.379389 2.176095 0.873416 2.193430 -0.868058 -0.019089
wb_dma_wb_mast/always_1/if_1/stmt_1 -0.429894 2.980167 1.084975 -3.516201 -2.051655 -2.023019 1.656287 0.174100 4.517853 2.271507 -2.307569 -3.315139 -0.654548 -0.790908 -0.414992 0.207709 1.142078 -3.531322 -0.800792 0.136959
wb_dma_ch_sel/always_48/case_1/cond -0.834063 0.487495 -0.029840 0.325920 -0.306759 1.657368 -1.383131 -1.075742 -2.512675 -0.207056 -2.190853 1.256609 -1.014026 -1.618602 -1.806509 0.910283 0.437436 -0.041376 1.810464 -0.254436
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.485538 1.708661 3.095840 1.089750 0.468588 -3.838311 -2.243914 0.389366 -1.586125 0.988450 2.166612 0.597031 1.498828 0.028699 2.696768 -3.181080 -1.782029 1.563145 -1.396558 0.637615
wb_dma_rf/input_wb_rf_we -2.306590 3.722507 1.532322 -2.442901 -2.438793 -3.910321 1.931446 1.911745 2.711181 3.896788 0.199620 -0.691815 3.227472 2.296375 -2.345182 0.461579 2.957081 -1.110485 -1.488665 2.123487
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.819621 0.485935 -0.111041 0.348791 -0.259396 1.646012 -1.554056 -1.026044 -2.641371 -0.164756 -2.307062 1.295978 -0.967848 -1.763428 -1.841592 0.934203 0.418760 0.057196 1.827055 -0.278280
wb_dma/assign_7_pt0_sel_i -1.692724 2.740383 2.923673 -3.054878 -3.171865 -2.081423 1.557267 -2.735929 2.186392 -1.328036 -1.174928 -2.250623 -2.662363 -0.424373 -3.178137 -0.860465 1.041068 -0.828818 -1.829703 1.478018
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.061596 0.459638 -1.689655 2.001218 2.995020 -0.243647 -2.120787 1.286021 -0.113046 -0.936820 1.319388 1.913032 -1.523540 -2.295384 -0.170120 2.587934 1.663211 1.492695 0.182559 2.673738
wb_dma_wb_mast/wire_mast_pt_out 0.166000 3.461283 -0.079375 -1.456323 0.293816 -0.854156 1.678192 -1.448234 1.956959 1.777770 -1.100562 -1.215138 -2.730044 0.068455 -0.756034 0.657606 0.898237 -1.356096 -0.741566 -0.187939
assert_wb_dma_ch_arb/input_state 0.869918 1.363794 0.555530 1.142099 1.318742 -2.025502 -1.499548 -0.214451 -2.380016 -0.895443 0.183451 0.546660 1.991960 -0.715679 3.106984 -1.675576 -1.428929 0.538913 -1.304324 1.537781
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.334798 -0.680465 -1.908664 1.030638 1.659886 0.978382 -1.474970 -0.095118 -0.848403 -0.580077 -0.734362 1.212415 -0.083656 -1.354165 0.913857 1.573161 -0.312354 1.441607 -0.580034 1.689058
wb_dma/wire_ch0_csr -0.445895 1.860043 2.742467 -2.636368 -2.033926 0.967036 -0.002612 -1.401097 1.963377 0.222476 0.054799 -4.125618 3.598907 -1.304770 -0.909750 -1.969985 -0.200505 -3.572914 -1.271914 0.539900
wb_dma_de/assign_69_de_adr0/expr_1 -4.670782 0.472735 -0.425664 -0.785576 -4.260028 -5.001206 0.857157 -0.872853 0.688752 -0.542970 1.634872 -3.537498 2.537071 1.666327 0.993719 -0.548622 0.318843 -0.124370 -1.060365 0.018680
wb_dma_wb_slv/wire_pt_sel -0.770973 4.251048 5.214199 -7.036632 -1.202258 -6.025797 0.559769 -5.444882 6.788636 0.723050 0.374706 -4.225464 -4.821906 1.660367 -1.326386 -3.039409 3.930239 -1.363777 -0.774358 1.616663
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -1.894369 2.224571 0.593652 -0.258609 -0.510975 2.048453 1.300971 -1.789228 -0.359266 -1.999843 -2.429186 -2.031524 -0.778511 -2.051139 0.386081 0.298643 -0.874019 -5.022520 0.826819 -0.724401
wb_dma_ch_sel/wire_de_start 1.371824 1.992344 2.470272 -2.332819 1.954799 2.841632 3.039657 0.181640 -2.308295 -0.995727 0.090720 -0.470235 -0.013914 -1.359712 -3.586179 -2.937781 -2.698397 -2.044653 -2.433076 -1.532384
wb_dma_wb_mast/assign_3_mast_drdy 2.305094 2.431670 -1.956960 -2.763266 2.437472 -2.285192 -3.011153 -0.511763 -0.710767 0.192765 -5.207931 -1.200410 -2.349734 -1.147031 0.223805 -1.076741 -2.812666 2.297772 -1.805207 -0.802633
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.991937 0.058728 -1.392238 -2.055001 2.917114 0.024395 -0.378674 -0.932902 -0.403427 -0.237423 -3.336827 -0.910499 2.051801 -0.835370 2.380748 -1.490791 -0.195445 0.262793 -2.596663 1.791481
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.793793 1.505941 0.566602 1.045366 1.313124 -2.133663 -1.502427 -0.231957 -2.290840 -0.920671 0.175579 0.431728 2.054195 -0.752332 3.042969 -1.703874 -1.461316 0.542414 -1.424392 1.597612
wb_dma_de/always_5/stmt_1 -0.523214 0.838662 -1.758435 0.836160 1.946976 -0.131234 0.287310 -0.341690 -2.681321 -1.182451 -2.101695 -0.184307 2.748540 -1.418713 2.488877 -0.487734 -0.655647 -0.377634 -2.485667 1.789946
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.590259 1.133241 2.273364 -0.358598 -1.335830 0.805317 0.447480 -1.828887 -0.318253 -0.903691 0.082884 0.774716 -1.848659 0.493071 -1.344392 -0.496971 0.314208 -1.225306 1.824908 -0.324157
wb_dma_de/input_mast1_err -0.065619 1.958084 0.532504 1.358860 0.990046 -0.457572 -2.904679 -1.293645 -4.711963 -1.082615 -1.944033 1.714739 0.905419 -2.307009 1.200634 -0.734750 -0.992689 0.523572 0.463345 1.337844
wb_dma_de/reg_mast0_adr 2.949755 2.355218 -1.811273 -0.025946 0.406547 -2.915966 1.076155 2.684529 0.814674 1.479395 -1.670425 -1.560932 -2.528054 0.819290 -0.560261 -0.082380 -3.421733 1.212511 -2.901626 -3.222517
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 1.156305 -1.368074 -2.037752 -2.259119 2.015574 0.959969 -2.568530 0.134023 0.076984 1.645497 -3.553187 -0.294545 0.117764 -1.676168 -0.659620 0.400956 0.551870 1.817036 -0.174172 0.077313
wb_dma_ch_rf/assign_15_ch_am0_we -0.237120 -0.640223 -1.001111 -0.211930 -0.731586 0.227447 -1.318086 -0.725641 -1.107088 -1.090679 -1.360674 -0.465548 2.441564 1.860127 2.627823 -1.130220 -1.779496 -0.759988 1.018333 -0.291061
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -0.281203 -0.687618 -2.464581 0.663950 1.061185 0.864280 -1.983347 0.824397 -2.291123 0.820239 -2.356200 0.496318 0.880828 -2.216072 -0.538135 1.429548 0.146858 1.250937 0.008334 -0.016083
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.340045 -0.646676 -1.908551 1.015221 1.638252 0.945411 -1.473520 -0.069094 -0.836690 -0.597968 -0.754930 1.160476 -0.067567 -1.348507 0.906253 1.594938 -0.299239 1.420235 -0.578245 1.668127
wb_dma_rf/inst_u2 -0.602219 2.407719 0.404989 -3.033784 -3.321700 -3.429393 0.806050 1.483374 4.446030 0.481429 -1.662433 -3.971333 0.611506 0.737800 -1.821187 -0.300827 0.682392 -0.120376 -3.016595 0.572774
wb_dma_ch_rf/wire_ch_adr1_dewe 1.841280 0.883395 1.005385 1.265059 -0.715713 -0.885177 1.224250 1.493841 -0.198882 1.397856 0.945724 0.482986 -0.808002 0.707148 -0.356928 -0.339541 -0.929051 0.072192 -0.610101 -1.586746
wb_dma_ch_rf/always_17/if_1 0.007619 2.762128 0.629005 -1.710129 4.333976 0.119693 0.333815 -0.698453 -1.945161 -0.139823 -0.879395 0.724932 -0.238074 -1.875317 -1.905292 -1.579902 2.187289 -0.574745 -0.862682 1.865040
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.558595 1.167463 2.285865 -0.334579 -1.312445 0.718559 0.387513 -1.774934 -0.361131 -0.905806 0.086865 0.775486 -1.728522 0.481841 -1.262347 -0.532195 0.262897 -1.177983 1.766515 -0.283699
wb_dma_ch_sel/always_42/case_1 -0.795735 0.088356 2.820036 -1.894496 -3.396945 -0.630841 -0.315991 -2.764157 4.164077 -0.567352 -2.584893 -3.319115 1.798419 0.340926 2.947779 -1.718324 2.315807 -2.748507 0.610412 0.918866
wb_dma_ch_sel/always_1/stmt_1/expr_1 -0.207068 -0.107032 -2.288859 -2.711896 1.941564 1.996233 -1.542503 0.790558 0.085809 3.652129 -3.895364 -1.536078 1.446198 -2.942947 -2.528844 1.282770 1.340865 -0.410256 -0.148427 -0.576723
wb_dma_ch_sel/always_6/stmt_1 1.011134 -0.811107 -2.185848 -2.587919 3.334538 1.505350 -1.489943 0.642564 -2.132256 3.089248 -3.286420 -0.062890 1.240366 -2.174676 -2.460773 -0.444416 0.783967 1.832047 -0.879366 -0.529505
wb_dma_ch_rf/reg_ch_chk_sz_r -1.019380 1.993540 0.610548 0.468370 0.586952 0.520625 0.596081 -2.088406 -3.084871 -2.004763 -2.065463 0.592428 0.990857 -0.913312 1.129953 -1.079550 -0.318671 -1.539719 -0.640622 1.359374
wb_dma_ch_sel/always_3/stmt_1 1.618682 1.186128 -1.211432 -0.223048 4.539643 -2.210432 -4.341797 1.240138 -1.239710 0.490527 -1.106451 0.846769 0.264692 -3.138088 1.105242 -0.121972 1.214753 2.199826 -0.635393 2.447336
wb_dma/wire_pointer2_s -0.209119 1.319298 0.036443 -1.346954 -1.524392 -1.581550 1.485546 0.596138 2.349249 1.547192 -0.537399 -1.199531 -1.059229 0.767928 -1.553601 0.842432 1.248808 -0.069692 -1.401222 0.659990
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.815900 0.451344 -0.163096 0.327903 -0.242160 1.641062 -1.528412 -0.963794 -2.589655 -0.133841 -2.256143 1.249261 -0.905453 -1.733672 -1.810989 0.898442 0.431211 0.064493 1.792000 -0.321159
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.352191 3.554957 0.554526 -1.841408 0.569507 -1.450436 2.195426 -3.160712 3.202142 0.673677 1.220253 -2.143523 -4.958474 1.286686 -0.560144 0.188758 0.774768 -2.126818 0.329958 -1.036703
wb_dma_ch_rf/input_de_txsz 1.584074 0.111098 -0.920485 -1.830429 3.573280 0.197536 0.026851 -1.840184 0.996344 -1.609117 -1.858600 -0.283938 1.121211 -0.068457 3.688905 -1.313814 -0.626597 0.462342 -3.242020 3.534855
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.560567 -0.636636 -3.057427 0.369400 -0.696684 -0.640618 -0.900501 -0.415081 -1.913097 1.581765 -2.462989 -0.206531 -0.390341 -1.579490 -1.340777 2.303836 0.849068 2.339532 -0.812755 0.137185
wb_dma_wb_if/input_pt_sel_i -0.288690 0.951227 3.893447 -5.583289 -2.633991 -2.323940 -0.345117 -3.156703 3.920887 -0.465055 -2.258296 -2.642071 -1.781460 0.155321 -2.337668 -2.618940 2.312306 -0.142423 -0.905179 2.076874
wb_dma/wire_ch0_txsz 0.763820 0.733681 -1.353538 -2.507717 4.057972 0.515998 0.914838 -0.447450 -2.491565 1.325921 -2.971661 -0.794333 3.078642 -1.256252 0.281574 -2.420909 0.081991 0.174419 -3.223072 0.998667
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -0.249812 -0.698553 -2.394447 0.663243 1.062409 0.895049 -1.970879 0.804718 -2.278910 0.759842 -2.376841 0.520864 0.856342 -2.222705 -0.531818 1.422237 0.156664 1.223356 0.036725 0.011538
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 2.248115 0.100263 -4.572036 -3.408036 2.857717 -1.096683 -2.288140 1.389035 1.131358 1.899744 -5.760553 -2.309003 -1.783012 -1.234988 -1.046201 0.557688 -1.854864 2.825044 -2.361344 -1.805779
wb_dma/wire_mast0_go -0.562034 1.168690 2.313762 -0.305093 -1.339609 0.831072 0.386939 -1.831133 -0.410760 -0.930521 0.046140 0.843654 -1.784533 0.462991 -1.307718 -0.506716 0.282043 -1.174819 1.816161 -0.284946
wb_dma_ch_rf/always_1/stmt_1 -0.889185 0.012055 0.101355 -0.757373 -0.280093 1.125817 3.700691 -0.914978 1.652963 -1.101468 -0.030014 -1.033433 0.127642 1.519864 0.219365 -0.385730 0.606869 -2.101265 -1.201068 0.231472
wb_dma_ch_rf/always_10/if_1 -0.093286 1.967260 0.606375 1.284769 0.919716 -0.432508 -2.784997 -1.330355 -4.685450 -1.019037 -1.980393 1.682130 0.919200 -2.259677 1.140381 -0.807127 -0.932844 0.383550 0.513189 1.180873
wb_dma_ch_sel/assign_165_req_p1 -0.577939 1.134423 2.252840 -0.321099 -1.332818 0.842093 0.386803 -1.823043 -0.343390 -0.930171 0.051033 0.792982 -1.786168 0.485229 -1.288676 -0.486435 0.300993 -1.151786 1.822332 -0.304728
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -0.981314 1.909047 0.460176 0.526788 0.748898 0.688412 0.689838 -2.133947 -3.083210 -2.061433 -2.128027 0.638570 1.035596 -0.939147 1.309883 -1.030640 -0.343604 -1.515614 -0.712214 1.522330
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.730834 -1.377107 -1.658950 -1.902046 2.684258 1.106031 -2.241897 -0.695184 1.450512 0.265285 -1.965590 0.445874 -0.805972 -0.919768 0.718577 0.694605 0.124909 2.077322 -0.825510 1.869490
wb_dma_de/always_23/block_1/case_1/block_8/if_3 1.050778 -0.866937 -2.236827 -2.668250 3.369637 1.653925 -1.462724 0.598352 -2.111058 3.081325 -3.422137 -0.074734 1.173947 -2.180022 -2.509543 -0.381934 0.788598 1.874376 -0.881959 -0.517775
wb_dma_de/always_23/block_1/case_1/block_8/if_1 1.167708 -1.385168 -2.081377 -2.271158 2.079178 1.033455 -2.656640 0.176803 -0.032160 1.698636 -3.637373 -0.293389 0.154748 -1.743592 -0.679719 0.434300 0.555561 1.840144 -0.181515 0.105405
wb_dma_ch_sel/always_2/stmt_1 1.064776 0.844526 -1.226074 1.996680 2.808274 -1.205995 -2.874224 -0.279053 -3.010903 -1.408626 -0.485460 1.512918 1.873366 -2.009645 3.787536 -0.114365 -1.640858 1.806891 -1.888439 3.172305
wb_dma_ch_sel/assign_115_valid -0.317810 0.750934 -1.765077 0.959644 2.033167 -0.121388 0.172294 -0.235976 -2.882358 -1.082631 -2.157805 -0.055583 2.845037 -1.412687 2.580845 -0.575087 -0.676710 -0.277040 -2.393957 1.717800
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -4.083718 1.414347 1.258721 -2.080928 -0.142131 1.489715 -1.656133 -1.343642 2.538201 -4.755788 -1.431985 -0.600751 2.185119 -1.277366 2.888813 0.850680 1.207306 -5.531550 2.717413 3.729419
wb_dma/wire_de_txsz 1.513413 0.613416 -1.103231 -2.233078 4.930950 0.832386 1.089873 -1.198990 -1.223843 0.036626 -1.719496 -0.102643 2.187158 -0.545969 1.671429 -2.167704 -0.304135 0.519721 -3.833879 2.686930
wb_dma_wb_slv/input_slv_pt_in 0.074238 3.467856 -0.156753 -1.667599 0.096629 -0.938420 1.710062 -1.421701 2.255306 1.742394 -1.152627 -1.410031 -2.700838 0.014923 -0.907492 0.759810 0.865787 -1.259809 -1.014858 -0.033775
assert_wb_dma_ch_sel/input_ch0_csr 0.331892 -0.644190 -1.793303 0.966594 1.585743 0.931326 -1.428681 -0.086755 -0.812602 -0.567112 -0.687028 1.132746 -0.068610 -1.246492 0.855675 1.522663 -0.297635 1.346305 -0.516410 1.597923
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.903911 0.811373 -4.648424 -3.532562 4.003229 -0.684541 -1.038957 1.830045 -0.973586 3.159601 -5.287893 -2.121771 -0.802642 -1.656837 -2.771689 -0.148083 -1.590456 2.754276 -3.053058 -2.361652
wb_dma_ch_sel/assign_149_req_p0 1.263333 1.575434 -0.797219 2.027074 1.160327 -0.932280 1.515666 1.180627 -2.792812 0.269502 -1.279649 0.174192 2.007119 -0.720578 2.010087 -0.767322 -1.461659 -0.380395 -2.942313 0.113336
wb_dma_de/wire_adr0_cnt_next -3.801444 0.564972 -0.418981 -1.330608 -4.419418 -1.295925 0.161206 -0.387987 -0.247377 -1.701406 2.199806 -2.652665 4.227287 0.614212 -2.229508 0.082224 -2.134424 1.149121 -3.146043 1.590838
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 0.043267 2.011885 0.722984 -2.461839 1.200275 -1.911950 -1.859679 2.252399 1.946740 -2.217873 0.209567 -3.098573 0.624009 -1.090158 0.621844 -1.712547 -2.502165 -3.301986 0.490753 -1.560878
wb_dma_ch_rf/always_23/if_1/block_1 1.424725 2.078996 1.054888 2.091449 0.753479 -2.016332 0.620088 2.768334 0.516412 0.997058 2.711721 1.047689 -2.160908 -0.410380 -1.492366 0.716382 1.148193 -0.015283 0.113313 -0.537911
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.500333 -0.638580 -3.018217 0.388522 -0.660319 -0.623311 -0.838078 -0.372430 -2.027444 1.594376 -2.509112 -0.179264 -0.358630 -1.549983 -1.324926 2.183306 0.835824 2.281937 -0.802833 0.079971
wb_dma_rf/wire_ch0_txsz 0.591113 0.825300 -1.560199 -2.278471 3.077415 1.140387 3.739304 0.270486 -2.310621 3.039129 -2.551942 0.060382 1.545907 -0.080384 -2.512447 -1.787978 0.962996 0.334719 -3.011946 0.384433
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.983800 1.874812 0.306977 1.872977 0.803515 -4.320000 -0.065847 0.758959 -1.205649 1.199397 1.732369 0.241347 -0.159036 -0.781118 0.551282 -0.356995 1.563146 1.832889 -2.368444 1.610440
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -1.682724 0.585939 -2.733049 0.246741 0.920411 1.981941 -0.844968 1.409588 -2.173798 2.822526 -2.745455 -0.725421 1.989986 -3.508136 -2.534035 2.386213 1.003958 -1.016802 0.138231 -0.714711
wb_dma_de/always_6/if_1/if_1 0.062570 2.665824 0.742660 -1.598489 4.356488 0.412020 0.651698 -0.778589 -2.225112 -0.073684 -0.930490 0.872549 -0.154397 -1.710644 -1.834579 -1.727552 2.165928 -0.799501 -0.686538 1.682572
wb_dma_ch_sel/assign_128_req_p0 3.010096 0.989189 1.405848 1.403804 1.589912 -1.814808 -0.022175 -0.335573 -0.639515 -0.523132 1.584516 0.757270 1.399000 0.344413 3.575228 -1.969520 -1.460537 0.905404 -3.018472 2.270573
wb_dma_de/assign_77_read_hold/expr_1 -0.604727 1.146748 2.248536 -0.365147 -1.367783 0.791551 0.415429 -1.804370 -0.300166 -0.908316 0.065147 0.774427 -1.797935 0.506825 -1.319687 -0.484415 0.325491 -1.167189 1.790775 -0.330116
wb_dma_de/wire_de_adr0 -4.627077 0.321490 -0.402314 -0.764770 -4.270401 -4.798725 0.877139 -0.835682 0.580964 -0.646577 1.527315 -3.470012 2.697979 1.718487 1.027472 -0.680302 0.318056 -0.142803 -0.943296 -0.099138
wb_dma_de/wire_de_adr1 -0.261333 1.177254 0.096819 1.087001 1.490875 -1.204156 -0.704698 1.384820 0.637272 -0.329484 2.068256 0.825862 -1.522104 -1.050434 -1.080796 1.104284 1.987417 0.083872 0.722492 1.071470
wb_dma_wb_mast/always_4 -0.607037 1.177020 2.369779 -0.393910 -1.446192 0.789409 0.479580 -1.865932 -0.279472 -0.938810 0.092121 0.767967 -1.898920 0.520380 -1.357805 -0.487901 0.334379 -1.255103 1.896669 -0.379232
wb_dma_wb_mast/always_1 -0.503679 3.050996 1.256723 -3.808985 -2.256757 -2.314986 1.807513 0.302101 4.880552 2.391444 -2.232555 -3.706879 -0.555327 -0.607727 -0.589610 0.039121 1.257639 -3.660445 -0.850422 -0.069233
wb_dma_rf/wire_ch3_csr 0.363714 1.020302 1.059155 -2.534676 -2.957313 -0.707543 0.853549 1.468408 3.533290 -0.221550 -1.994751 -4.428728 2.954575 0.289333 -0.947016 -2.070379 -1.432823 -0.821030 -2.963797 -1.646679
wb_dma_ch_rf/reg_ptr_valid -1.702498 1.214289 -2.381016 1.667330 1.038455 0.219180 -2.650475 2.287447 0.664395 1.000753 -0.936701 -0.182759 -0.454801 -3.999093 -1.547238 4.204510 2.633924 -1.073090 1.492135 0.983832
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.796759 0.398373 -0.184216 0.417116 -0.238452 1.691155 -1.600505 -1.009393 -2.742910 -0.145771 -2.266745 1.346066 -0.937869 -1.763634 -1.785668 0.922386 0.382571 0.108098 1.840299 -0.288234
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.595744 1.571467 3.054468 1.242123 0.500845 -3.867075 -2.374632 0.492072 -1.720988 0.969989 2.249274 0.701669 1.616324 0.098947 2.868101 -3.235194 -1.864812 1.701913 -1.410501 0.641111
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 3.658395 1.768510 3.200425 1.148787 0.435446 -3.956215 -2.241306 0.499543 -1.544406 1.083757 2.274738 0.684482 1.411102 0.065084 2.717659 -3.230670 -1.809715 1.623821 -1.454350 0.578747
wb_dma_ch_sel/always_9/stmt_1 -0.252821 -0.682715 -2.368572 0.691199 1.074728 0.886890 -1.928240 0.785428 -2.276707 0.822416 -2.391844 0.507258 0.823613 -2.219285 -0.554322 1.429773 0.148568 1.187695 0.076781 -0.045720
wb_dma_rf/assign_6_csr_we/expr_1 -2.669527 3.210277 0.520707 2.268373 -0.871465 1.008417 2.526986 -0.529491 -2.168741 1.019475 -2.583780 0.483536 2.162348 -1.491418 1.170016 1.521800 1.850259 -5.108296 0.562692 0.974979
wb_dma_wb_slv/always_5/stmt_1/expr_1 4.121395 0.353039 1.851798 3.050208 1.271435 -1.159873 0.528761 1.507713 -3.560035 1.429044 0.648456 2.276755 1.426655 1.339257 3.532354 -3.051190 -1.960383 0.099365 -0.028254 -1.938534
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.364671 -1.768983 -0.547663 -0.761261 4.355747 1.769839 0.948134 -1.362790 -0.416481 -0.593650 -2.145670 1.239408 1.545806 1.404313 4.821216 -2.642650 -0.427970 0.080071 -1.595473 1.566773
wb_dma/wire_ch5_csr -0.869224 2.003944 0.481684 -2.570206 -2.488168 -2.807081 0.589016 0.473833 3.422335 -0.321296 -1.195698 -3.952907 0.816689 0.168003 -1.176682 -0.868636 0.034878 -0.429860 -2.579661 -0.090181
wb_dma_ch_pri_enc/wire_pri10_out -0.826104 0.483658 -0.071361 0.317915 -0.291103 1.588015 -1.453202 -1.013400 -2.577218 -0.096292 -2.241560 1.235643 -0.936375 -1.653986 -1.826703 0.863143 0.429549 -0.018626 1.812551 -0.350555
wb_dma_ch_rf/assign_20_ch_done_we 0.546271 1.059741 0.786335 -2.225795 1.736139 0.950897 -0.153238 -2.713978 -0.975669 -1.225990 -3.340199 0.072641 0.268737 -0.397391 1.127267 -1.953557 0.035946 -0.733227 -0.739063 1.555625
wb_dma_wb_mast/input_wb_ack_i 0.227351 6.884742 0.496474 -3.971038 -0.650105 -3.217904 2.396593 -0.828066 4.024971 3.496578 -3.358289 -3.505831 -3.247979 -0.157049 -1.051610 0.045726 0.203433 -3.585104 -1.264427 -0.976815
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.127127 2.665286 0.729237 -1.713294 4.447317 0.324004 0.460709 -0.721375 -2.164271 -0.008419 -1.045642 0.823223 -0.105068 -1.756966 -1.839254 -1.828794 2.265010 -0.719247 -0.694457 1.688914
wb_dma_rf/input_dma_rest -1.226000 0.580601 -0.362323 0.053876 -1.445664 0.664450 -0.295557 0.245143 2.226699 0.656596 -0.818812 -1.375503 0.123856 -1.021152 -0.085947 2.028358 0.580011 -2.158554 0.883590 -0.061975
wb_dma_ch_sel/always_5/stmt_1 -0.276516 1.233402 1.408452 -3.226799 2.624912 3.620383 1.993655 -1.078719 -2.369823 -2.254078 -0.745670 -0.769064 0.646321 -1.979006 -3.225843 -2.559270 -1.894772 -1.949946 -1.946653 -0.094376
wb_dma_ch_sel/always_40/case_1 -1.658225 1.023209 -2.430083 1.713107 1.012359 0.290008 -2.672417 2.343664 0.607926 0.955742 -1.077856 -0.140306 -0.375620 -3.954773 -1.501147 4.182765 2.580537 -0.979547 1.550523 0.851903
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.245028 1.205879 0.165681 0.997166 1.513202 -1.139648 -0.586764 1.292190 0.608608 -0.338158 1.943316 0.750370 -1.379152 -1.032451 -1.014550 0.965657 1.909430 0.004343 0.653847 1.017664
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.815866 1.465079 0.574027 1.099767 1.354471 -2.074516 -1.542054 -0.227801 -2.342059 -0.967018 0.209817 0.516555 2.006611 -0.714376 3.098208 -1.684492 -1.456316 0.523874 -1.358411 1.625274
wb_dma/wire_de_csr -0.157299 -0.719566 -2.295667 -2.202362 0.542633 1.493017 -2.814418 0.326505 2.307365 2.163250 -4.170192 -1.738736 0.294573 -2.580098 -0.616787 2.387089 1.113976 -0.439768 0.636521 0.120873
wb_dma_de/assign_82_rd_ack 0.462189 1.181133 0.837865 -2.552065 1.611025 0.811787 0.171078 -2.741771 -0.535940 -1.077741 -3.321306 -0.275264 0.230100 -0.284972 1.034668 -2.027208 0.152074 -0.980495 -0.887809 1.429319
wb_dma_ch_sel/always_37/if_1/if_1 -4.959598 2.093481 0.329120 -1.124026 -0.527548 -1.748905 0.790592 -2.447863 -0.266921 0.374107 4.339001 -2.428089 3.550409 0.318666 -1.677608 -0.171058 2.468004 -1.977054 -0.553949 2.461055
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.607835 1.179789 2.337524 -0.284799 -1.355656 0.890152 0.375608 -1.912828 -0.467302 -0.965956 0.037025 0.891466 -1.853292 0.486555 -1.323282 -0.471687 0.325391 -1.172583 1.922898 -0.322262
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -0.203097 -0.725909 -2.500009 0.731309 1.168942 0.930861 -2.052924 0.810240 -2.395289 0.775673 -2.440607 0.580557 0.878524 -2.325766 -0.494076 1.471800 0.132813 1.289369 0.035088 0.035878
wb_dma_de/always_23/block_1/case_1/block_9/if_2 0.876809 -0.712778 -2.129748 -2.545649 3.256533 1.566102 -1.285849 0.651453 -2.175950 3.124853 -3.274743 -0.097260 1.239889 -2.144914 -2.625700 -0.429217 0.778427 1.705393 -0.874443 -0.604783
wb_dma_ch_rf/always_10/if_1/if_1 -0.058555 1.885769 0.435481 1.357342 1.011112 -0.379825 -2.900105 -1.240224 -4.761777 -1.077487 -2.043122 1.725305 0.915095 -2.363256 1.160625 -0.701544 -1.013559 0.549534 0.463373 1.291610
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -0.903387 0.532495 -0.015858 0.249857 -0.384273 1.627476 -1.479012 -1.067953 -2.593411 -0.065635 -2.299783 1.237962 -1.037802 -1.707564 -2.009872 0.880085 0.509578 -0.084757 1.932903 -0.400922
wb_dma_ch_sel/input_ch3_adr0 -2.845309 1.901378 -0.799843 -1.198627 -2.004059 -2.672157 1.515731 -3.068747 0.897159 0.876401 1.054017 -1.076103 -3.216750 0.394194 -1.835078 2.365036 0.900117 0.348131 -1.230731 1.774867
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -0.301964 -0.044523 -2.334792 -2.577051 1.882195 1.990619 -1.472594 0.859386 0.041293 3.652056 -3.770450 -1.549627 1.457525 -2.988240 -2.575852 1.416193 1.356466 -0.461764 -0.125838 -0.596177
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -0.247848 -0.704119 -2.403868 0.698704 1.073326 0.851675 -1.948814 0.789521 -2.270555 0.795382 -2.353230 0.493428 0.828541 -2.218554 -0.550088 1.434342 0.134862 1.215285 0.048328 0.030541
wb_dma_de/wire_de_txsz 1.317204 0.723447 -1.048246 -2.023283 4.693775 0.660505 1.127391 -1.232221 -1.279319 -0.071081 -1.449401 -0.076962 2.157050 -0.618988 1.688885 -2.069156 -0.370527 0.466840 -3.792561 2.723886
wb_dma_rf/input_de_adr1 -0.271875 1.113252 0.075381 0.974981 1.412474 -1.187713 -0.676460 1.344627 0.650557 -0.351374 1.871561 0.699512 -1.354992 -0.994649 -1.020910 0.975971 1.889405 0.034074 0.672696 0.993421
wb_dma_rf/input_de_adr0 -5.737976 1.037025 -0.522759 -1.430098 -3.758545 -2.963990 2.688259 -2.485751 1.422662 -1.849752 1.069707 -2.822363 0.821673 2.366241 1.138550 0.369713 0.317447 -1.853193 -0.554202 0.943614
wb_dma_de/always_2/if_1 -4.878266 0.155899 -0.165609 -0.707968 -4.236009 -3.306324 0.789176 0.232031 0.023821 -2.119094 2.529771 -3.008568 4.073566 0.549875 -0.355395 -0.223219 -0.936677 0.116087 -2.292239 0.809413
wb_dma_ch_sel/assign_102_valid -0.422333 0.851175 -1.694180 0.879443 2.012095 -0.145090 0.308292 -0.335090 -2.759738 -1.193278 -2.114372 -0.122161 2.843646 -1.378671 2.596530 -0.600674 -0.641521 -0.395822 -2.469568 1.789140
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -2.003428 2.841546 1.087727 -2.974368 -0.270009 -5.259647 -3.806977 0.351912 1.917838 1.421943 2.166477 -2.434238 2.767316 0.639589 -0.592490 -0.875588 0.547331 0.509910 0.053089 0.714542
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.540902 -0.658859 -2.967681 0.351086 -0.740768 -0.626286 -0.702933 -0.417815 -1.754738 1.499894 -2.358302 -0.275803 -0.440845 -1.435593 -1.266007 2.218887 0.827633 2.207530 -0.832514 0.093586
wb_dma_wb_mast/assign_4_mast_err -0.164983 2.094675 0.537925 1.212094 0.863865 -0.567738 -2.866232 -1.299505 -4.670872 -1.043064 -1.988747 1.578537 0.885140 -2.408321 1.013072 -0.742439 -0.904696 0.438128 0.444041 1.285891
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 1.191319 -1.389443 -2.016533 -2.349566 2.050947 0.910855 -2.607467 0.162864 0.155604 1.691357 -3.544760 -0.336645 0.080171 -1.644697 -0.640962 0.419967 0.561086 1.876797 -0.182104 0.093940
wb_dma_ch_rf/always_2/if_1 -1.630787 1.157491 -2.344506 1.637971 1.205060 0.260700 -2.603160 2.365198 0.616109 1.016963 -1.023870 -0.144703 -0.440253 -4.028027 -1.539387 4.098637 2.643850 -1.058849 1.533273 0.938969
wb_dma/input_wb1_err_i -0.087541 1.920151 0.398816 1.372211 0.997671 -0.342648 -2.987287 -1.244382 -4.878862 -1.047118 -2.136280 1.737056 0.932438 -2.508268 1.090009 -0.649681 -0.951833 0.562846 0.524055 1.255266
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.970648 1.843280 0.261742 1.833789 0.913471 -4.237207 -0.256674 0.688999 -1.132355 1.162512 1.611790 0.285361 -0.220219 -0.908155 0.596435 -0.283450 1.643958 1.833024 -2.290620 1.745981
wb_dma_ch_sel/assign_136_req_p0/expr_1 1.275440 1.565359 -0.780179 1.998445 1.206187 -0.898373 1.447883 1.116012 -2.724773 0.180607 -1.220339 0.211880 1.936638 -0.722130 2.052077 -0.743074 -1.474206 -0.356805 -2.924144 0.203821
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.817447 1.435626 0.579160 1.084789 1.319475 -2.046677 -1.459319 -0.201663 -2.320966 -0.864374 0.164835 0.459270 1.981170 -0.661897 3.098802 -1.686612 -1.437383 0.510972 -1.304457 1.509834
wb_dma_ch_sel/input_dma_busy 0.330856 -0.664656 -1.859458 1.019076 1.598654 0.926632 -1.460458 -0.028099 -0.832598 -0.559253 -0.699719 1.142154 -0.068868 -1.289855 0.861091 1.570349 -0.280765 1.390808 -0.536572 1.654850
wb_dma_ch_sel/assign_4_pri1 -0.259339 0.513245 0.496156 0.644797 0.211207 1.734394 -1.010048 -1.878008 -1.158493 -1.494642 -0.635294 1.890376 -1.885818 -0.816634 -0.473509 0.998639 0.030752 0.169057 1.240663 1.331207
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.754062 1.507983 0.530055 1.067565 1.286921 -2.142531 -1.556011 -0.196245 -2.343745 -0.968525 0.188397 0.483105 1.982388 -0.774652 3.070704 -1.651065 -1.459420 0.567206 -1.404371 1.654929
wb_dma_ch_rf/reg_ch_csr_r -1.321995 2.586094 -0.483897 -2.680332 0.443506 -2.503964 -2.882623 -0.620404 1.253874 -1.043259 2.485380 -3.924680 -0.772334 -0.272043 -1.777444 -0.835789 -2.536432 -1.094316 0.689983 -1.385982
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.870453 0.495782 -0.092681 0.356575 -0.290878 1.614611 -1.499159 -1.013429 -2.571798 -0.120439 -2.240576 1.269950 -0.946567 -1.707610 -1.850572 0.924300 0.462697 0.001185 1.819799 -0.312508
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.439853 1.789571 3.028512 1.094335 0.454570 -3.865232 -2.283805 0.428866 -1.648545 0.966285 2.073548 0.568617 1.510969 -0.034565 2.688049 -3.141958 -1.779432 1.525000 -1.392242 0.646601
wb_dma_wb_if/wire_slv_we -2.066262 4.123478 1.808001 -2.126204 -2.583499 -4.114648 0.949646 2.003882 2.314975 4.197496 0.264684 -0.341715 2.503529 1.770787 -2.458907 0.757054 2.435586 -0.802968 -0.915984 1.818074
wb_dma_de/assign_70_de_adr1 -0.269700 1.227172 0.158577 1.027816 1.480215 -1.191593 -0.623940 1.382586 0.693091 -0.326967 2.046793 0.767239 -1.477659 -1.055610 -1.091081 1.087603 1.995756 0.068392 0.684608 1.045368
wb_dma_ch_sel/always_38/case_1/stmt_4 1.134344 -1.352545 -2.130306 -2.268018 2.057726 0.939264 -2.652298 0.168317 0.085158 1.661268 -3.609066 -0.300914 0.104846 -1.775033 -0.657162 0.524030 0.570570 1.857898 -0.223845 0.165208
wb_dma_ch_sel/reg_ch_sel_r -4.820781 2.056682 0.282827 -0.826516 -0.367966 -1.421630 0.831085 -2.564213 -0.487466 0.349313 4.260974 -2.121138 3.228068 0.155453 -1.640284 0.058266 2.358740 -2.063687 -0.356540 2.476621
wb_dma_ch_sel/always_38/case_1/stmt_1 1.616421 0.978259 0.229625 -1.870216 2.958708 2.236680 2.817954 1.761447 -1.781834 -0.217992 0.235050 -1.157583 1.345747 -1.830099 -2.591377 -2.027345 -2.809343 -1.083194 -3.935568 -1.156458
wb_dma_ch_sel/always_38/case_1/stmt_3 1.221525 -1.417176 -2.093079 -2.375402 2.075371 0.979266 -2.658007 0.136929 0.112550 1.750453 -3.626829 -0.310002 0.091883 -1.655811 -0.716973 0.425179 0.585784 1.878056 -0.165088 0.112285
wb_dma_ch_sel/always_38/case_1/stmt_2 0.666878 -0.320349 0.142320 -2.524289 0.842784 1.792589 -2.292552 -1.618171 -0.359854 0.682313 -3.504474 0.571076 -1.595134 -1.193590 -1.822260 -0.071664 0.761207 0.749720 1.570332 -0.155379
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.610775 1.155826 2.335728 -0.337742 -1.372994 0.818003 0.394509 -1.831292 -0.356696 -0.918291 0.081875 0.770607 -1.801347 0.516840 -1.317883 -0.539532 0.322860 -1.186435 1.843204 -0.316542
wb_dma_ch_pri_enc/wire_pri30_out -0.858717 0.478114 -0.024178 0.293039 -0.329935 1.590618 -1.364869 -1.005005 -2.483504 -0.119084 -2.173528 1.201332 -0.958119 -1.619688 -1.811896 0.837089 0.451496 -0.061488 1.817099 -0.380235
wb_dma_ch_sel/reg_ch_sel_d 0.643009 2.870891 2.443351 -0.289974 -1.540770 -4.388412 -5.204002 0.220428 -0.150776 1.881196 2.342009 -0.258233 -0.605470 -3.538576 -2.824317 1.001627 0.648641 2.306101 -0.600877 2.220884
wb_dma_ch_sel/assign_137_req_p0 1.195578 1.619253 -0.799558 1.964012 1.191726 -0.926433 1.481697 1.069258 -2.629327 0.167338 -1.189417 0.175531 1.943781 -0.724656 2.018910 -0.686722 -1.399016 -0.347434 -3.004658 0.244152
wb_dma_ch_rf/assign_14_ch_adr0_we -4.589250 0.472816 -0.379517 -0.757625 -4.222109 -4.954743 0.795282 -0.782832 0.640734 -0.606334 1.589394 -3.466331 2.712148 1.702325 1.079752 -0.630053 0.319879 -0.166847 -0.963637 -0.004390
wb_dma_rf/wire_ch1_csr 0.483405 0.745189 1.230027 -2.794419 -2.829559 -0.524321 0.459355 1.283129 3.529732 -0.313489 -2.112056 -4.181590 2.816110 0.390822 -0.827609 -2.150674 -1.351283 -0.712146 -2.604003 -1.573581
wb_dma_inc30r/always_1/stmt_1/expr_1 0.110948 -0.821447 -0.129613 1.380364 -0.437244 -1.386743 -2.082588 5.270634 -0.188795 0.033733 4.185215 -0.453333 3.021499 -1.996657 -4.324476 0.158528 0.526307 3.200481 -1.498901 -0.437008
wb_dma_rf/wire_pause_req -3.418268 5.068814 0.676213 -0.182492 0.430385 0.226425 2.234636 -3.795727 -0.926971 0.530871 0.555068 -2.275168 -0.814514 -1.018683 -0.944986 0.906959 0.855778 -6.127595 0.837161 0.524469
wb_dma_ch_sel/assign_95_valid 1.206818 -0.149334 0.262445 -2.261234 -0.295420 -2.263402 -0.539095 3.248796 -0.707580 -1.358133 -0.402350 -2.925865 4.988559 0.974078 -0.288431 -4.702264 -4.090691 2.167331 -3.702317 -2.792712
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.044413 0.632782 -1.593509 1.917783 3.055402 -0.274015 -1.905936 1.225970 -0.080804 -0.938946 1.341643 1.793713 -1.524819 -2.221804 -0.136241 2.462760 1.689865 1.279913 0.110342 2.609328
wb_dma_ch_rf/reg_ch_stop -0.024155 1.840266 0.468252 1.377951 0.984702 -0.422144 -2.902685 -1.218610 -4.799239 -0.978519 -2.050094 1.733733 0.933674 -2.333210 1.175103 -0.753790 -0.971363 0.493842 0.532128 1.159474
wb_dma_ch_sel/assign_146_req_p0 1.150540 1.735283 -0.729341 1.878941 1.104647 -1.110807 1.534634 1.084196 -2.584484 0.181372 -1.163967 0.019745 1.997332 -0.741583 2.003769 -0.750378 -1.407037 -0.414179 -3.060170 0.284366
wb_dma_ch_sel/always_45/case_1/stmt_1 1.814119 0.894808 1.047468 1.114802 -0.776172 -0.919298 1.257002 1.481152 -0.030356 1.393276 0.946649 0.360400 -0.789884 0.724622 -0.428956 -0.330579 -0.855987 0.009393 -0.572246 -1.580507
wb_dma_de/input_dma_abort -0.100043 1.920659 0.501187 1.316849 0.914482 -0.548243 -2.895586 -1.233267 -4.625906 -1.051801 -1.923986 1.586296 0.911299 -2.331906 1.140384 -0.719507 -0.964613 0.505919 0.493658 1.235616
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.833838 0.458778 -0.049884 0.331995 -0.281221 1.713059 -1.512465 -1.074357 -2.585634 -0.175543 -2.290697 1.332032 -1.016533 -1.681946 -1.836470 0.937915 0.416364 0.031222 1.879887 -0.280825
wb_dma_de/input_adr1 1.862142 0.864254 1.014159 1.222049 -0.671995 -0.885608 1.212942 1.495538 -0.219511 1.341330 0.906012 0.440489 -0.705655 0.670097 -0.340755 -0.340044 -0.883965 0.060620 -0.605864 -1.552475
wb_dma_de/input_adr0 -3.164317 -0.303847 -1.034953 -0.164315 -3.510459 -6.499009 0.601099 0.467975 0.775641 2.277019 2.559056 -2.960579 -0.296725 0.491284 -1.541084 0.668581 1.906737 2.108680 -1.127348 -1.228021
wb_dma_ch_arb/reg_next_state 0.639360 2.782874 2.325489 -0.235414 -1.537858 -4.507488 -5.179738 0.520187 -0.091703 1.878878 2.571577 -0.435856 -0.325117 -3.515395 -2.767206 0.965165 0.514408 2.322171 -0.816076 2.155442
wb_dma_wb_mast/input_wb_err_i -0.070857 1.916420 0.429090 1.299535 0.988875 -0.461460 -2.863906 -1.217208 -4.694745 -0.986611 -2.006121 1.622088 0.954237 -2.328755 1.121056 -0.742694 -0.951411 0.506404 0.468792 1.235423
wb_dma_wb_if/wire_wbs_data_o 2.516442 -1.865458 0.825085 -4.003581 1.162297 0.652005 -3.129345 -0.249202 2.842150 1.515230 -3.501291 -0.355016 0.244699 0.537783 1.201386 -1.783280 1.368754 0.189248 2.257947 -0.174207
wb_dma_de/assign_73_dma_busy -2.306816 2.713600 -1.606530 0.561441 2.492122 0.528952 3.266948 -3.284442 -0.283543 0.556770 2.162822 -0.308701 -0.039218 0.736735 -0.070319 1.748800 1.977916 -2.646389 -1.578448 3.168419
wb_dma_de/always_22/if_1 -1.308217 3.888530 0.266780 -1.615323 1.996795 -1.975818 -0.582244 0.350741 1.406502 -0.624391 2.354319 -2.901771 0.384746 -0.192399 0.135164 -0.519912 -1.181193 -4.759817 0.885320 -0.465534
wb_dma_rf/wire_ch2_csr 0.440004 0.890547 1.290714 -2.909368 -2.933027 -0.567408 0.805958 1.332551 3.773561 -0.137778 -2.274173 -4.425993 2.810229 0.412892 -0.879684 -2.234627 -1.319215 -0.941482 -2.712978 -1.797827
wb_dma_de/input_de_start 1.280825 1.958268 2.154132 -2.151009 2.140496 3.226642 2.868047 0.150583 -2.712969 -1.242882 -0.146468 -0.199168 0.185631 -1.673336 -3.571635 -2.625709 -2.825236 -1.834292 -2.604677 -1.170509
wb_dma_pri_enc_sub/always_3/if_1 -0.930686 0.562536 -0.061824 0.273311 -0.387813 1.502022 -1.425365 -0.987636 -2.480345 -0.075103 -2.209988 1.166963 -0.934137 -1.654396 -1.916954 0.910904 0.488977 -0.023770 1.799968 -0.333148
wb_dma_ch_pri_enc/wire_pri28_out -0.818306 0.514127 -0.055944 0.401101 -0.231219 1.575978 -1.572987 -1.018466 -2.677573 -0.175893 -2.246693 1.294233 -0.925570 -1.708661 -1.761676 0.871174 0.376606 0.054767 1.807932 -0.255270
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.653045 1.652031 3.113911 1.259876 0.489744 -3.822823 -2.243294 0.515662 -1.646102 0.944306 2.263543 0.752403 1.469572 0.066248 2.821177 -3.159631 -1.885655 1.631774 -1.376307 0.605761
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.965232 1.859301 0.262796 1.908333 0.817260 -4.403327 0.033962 0.708812 -1.223932 1.250041 1.659566 0.200506 -0.128318 -0.784306 0.602006 -0.365313 1.582799 1.820870 -2.459772 1.560102
wb_dma_ch_rf/always_25/if_1/if_1 -0.878485 0.922776 1.828765 -0.744374 -2.054317 1.516820 1.160181 0.878806 0.694420 -1.317893 0.689856 0.421478 1.233164 -1.550294 -2.880111 0.866206 -0.841464 0.143201 -2.585083 1.721461
wb_dma_ch_sel/assign_98_valid/expr_1 -1.907853 2.011635 -2.141068 -0.213855 -0.311708 -5.587548 1.133809 3.551763 -1.177605 -0.770594 2.232180 -3.218241 3.351993 0.145417 -1.113886 -1.343670 -2.131076 1.932144 -4.980351 -0.712937
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -1.599352 2.366875 -0.987972 -2.942754 0.355475 -2.611588 -1.494732 -0.715915 1.902054 -1.325933 2.323588 -4.713411 -0.173390 0.406272 -1.426983 -1.083215 -2.286723 -1.556288 -0.293719 -1.357549
wb_dma_ch_sel/reg_pointer -1.760283 1.205044 -2.321261 1.720409 0.943150 0.113501 -2.629621 2.378155 0.738496 1.017153 -0.812099 -0.194897 -0.507016 -3.980818 -1.662706 4.262866 2.713199 -1.067930 1.580025 0.889993
wb_dma_wb_if/input_wb_err_i -0.164360 1.952878 0.424991 1.258951 0.962761 -0.428617 -2.936365 -1.303399 -4.662232 -1.053358 -2.067046 1.625270 0.853186 -2.449924 1.079930 -0.610596 -0.941276 0.507458 0.447390 1.318753
wb_dma_rf/input_de_csr -0.115696 -0.732916 -2.385543 -2.164205 0.594232 1.590835 -2.872851 0.391026 2.241631 2.185174 -4.247840 -1.640226 0.256953 -2.663457 -0.691375 2.480143 1.115547 -0.361742 0.672499 0.136402
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.558630 1.140844 2.250632 -0.310311 -1.305899 0.794401 0.344112 -1.800471 -0.376857 -0.917297 0.050829 0.786936 -1.752717 0.486545 -1.267544 -0.505906 0.275016 -1.134771 1.769408 -0.317978
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.202789 1.374524 0.045376 -1.248123 -1.477766 -1.577808 1.445725 0.568513 2.210349 1.451321 -0.498858 -1.163367 -0.991054 0.739709 -1.448020 0.789708 1.150967 -0.049699 -1.465312 0.746529
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.867476 0.466654 -0.127027 0.346817 -0.295811 1.629283 -1.462438 -0.990225 -2.588064 -0.105131 -2.283103 1.219490 -0.919870 -1.707700 -1.876460 0.902641 0.450761 0.017510 1.857513 -0.382380
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.618625 1.189615 2.297000 -0.376206 -1.353373 0.759704 0.425983 -1.793142 -0.306567 -0.922204 0.081143 0.745577 -1.802075 0.521062 -1.329426 -0.485818 0.325135 -1.214262 1.789451 -0.296414
wb_dma_ch_sel/assign_161_req_p1 -0.575394 1.113026 2.205068 -0.280038 -1.271025 0.811234 0.356565 -1.785731 -0.423114 -0.908125 0.050285 0.845861 -1.803565 0.441713 -1.277663 -0.459698 0.316621 -1.139696 1.822189 -0.290213
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.406395 2.460461 -0.692965 -2.606120 0.302812 -2.551207 -3.023415 -0.771955 1.200453 -1.113254 2.433846 -3.956650 -0.922313 -0.113054 -1.672454 -0.728915 -2.645535 -0.976681 0.857254 -1.489084
wb_dma_ch_sel/assign_129_req_p0 3.097500 1.043033 1.536959 1.381591 1.654087 -1.878101 0.043801 -0.426320 -0.764715 -0.514715 1.656160 0.755429 1.502835 0.391929 3.741753 -2.136999 -1.465576 0.867173 -3.013713 2.290017
wb_dma_de/wire_de_ack -0.193067 -0.171590 -2.421606 -2.634777 1.997268 2.138850 -1.596019 0.806596 0.193041 3.624608 -3.963958 -1.523317 1.421118 -2.980668 -2.431252 1.443970 1.351176 -0.457726 -0.103398 -0.509906
wb_dma_ch_arb 0.232227 2.546612 2.153995 -0.687546 -1.373199 -3.451660 -2.620834 0.045568 1.130708 0.850739 2.421480 -0.985427 0.027442 -2.585720 -2.442421 0.763036 0.952924 1.023065 -1.966029 2.696676
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -1.605031 -0.560786 -2.888783 0.257814 -0.855958 -0.815544 -0.671474 -0.411849 -1.724433 1.611846 -2.366675 -0.417209 -0.378979 -1.421597 -1.389341 2.119320 0.872082 2.146497 -0.870743 0.019442
wb_dma_pri_enc_sub/always_3/if_1/cond -0.554533 1.092919 2.162789 -0.274426 -1.284442 0.866609 0.363935 -1.798833 -0.408548 -0.901795 0.027317 0.842569 -1.800057 0.430709 -1.262388 -0.458785 0.313772 -1.128721 1.806838 -0.272206
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.077466 0.603185 -1.670327 2.009065 3.153080 -0.244634 -2.038852 1.316460 -0.100893 -0.924273 1.327222 1.929566 -1.655061 -2.325838 -0.258840 2.552840 1.772465 1.392257 0.176722 2.630091
wb_dma/wire_de_txsz_we 3.285084 -1.710063 -0.542859 -0.861086 4.253340 1.758175 0.846096 -1.383930 -0.304236 -0.563057 -2.112962 1.154583 1.445528 1.397211 4.624165 -2.540311 -0.380869 0.088517 -1.496369 1.509665
wb_dma_ch_pri_enc/wire_pri16_out -0.798098 0.409864 -0.212389 0.380526 -0.223276 1.610316 -1.502449 -0.951822 -2.608355 -0.125929 -2.262246 1.274409 -0.847213 -1.717386 -1.728382 0.909831 0.390427 0.063432 1.739969 -0.288544
wb_dma_ch_pri_enc -0.857435 0.514989 -0.042715 0.318158 -0.332575 1.597404 -1.411996 -1.080338 -2.478060 -0.151611 -2.184694 1.251734 -1.046092 -1.637055 -1.846702 0.934290 0.454412 -0.013133 1.831383 -0.296749
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.366765 -0.687906 -1.924657 1.054610 1.698837 1.037703 -1.547129 -0.085962 -0.868162 -0.621958 -0.771214 1.240437 -0.103114 -1.344975 0.929052 1.602223 -0.294217 1.441071 -0.565450 1.747214
wb_dma_ch_rf/always_11/if_1/if_1/cond 0.520015 1.878507 1.010336 1.695615 1.527214 -0.266718 -2.399303 -2.070190 -3.313792 -2.358360 -0.429745 2.345351 -0.021156 -1.446566 2.567506 -0.581707 -1.340185 0.670610 -0.020389 2.808172
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.767501 1.682434 3.175801 1.272503 0.594001 -3.943252 -2.360054 0.529678 -1.779360 0.931899 2.278208 0.754075 1.583101 0.080085 2.989734 -3.362443 -1.952661 1.725834 -1.464534 0.626520
wb_dma_ch_pri_enc/wire_pri7_out -0.820294 0.496542 -0.089400 0.319925 -0.326086 1.471226 -1.459326 -0.984614 -2.494407 -0.113983 -2.153190 1.164126 -0.913754 -1.636045 -1.775685 0.856885 0.431960 -0.006750 1.713780 -0.300544
wb_dma_ch_sel/always_6/stmt_1/expr_1 1.027826 -0.824605 -2.121858 -2.716435 3.279689 1.504172 -1.300282 0.639755 -1.982757 3.189674 -3.271643 -0.196359 1.173168 -2.079627 -2.665826 -0.479342 0.809424 1.783911 -0.851949 -0.619715
wb_dma_wb_if/wire_mast_err -0.032061 1.878319 0.567794 1.363271 0.959212 -0.487820 -2.754886 -1.253035 -4.638915 -1.000240 -1.916852 1.655413 0.875074 -2.189949 1.258414 -0.804128 -0.946815 0.398332 0.518917 1.180120
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 0.452372 1.725502 -1.433527 -1.475921 5.487869 -0.556631 0.167242 0.987218 -1.546209 0.924249 -0.916607 -0.099351 1.430806 -2.302342 -0.938383 -1.101953 2.071435 0.379586 -2.461259 2.018518
wb_dma_wb_if/input_wb_cyc_i 2.341072 2.054042 4.603009 -3.700583 -0.729076 -4.674405 1.538107 -2.392928 3.880502 2.497680 -0.810818 -1.460418 -2.201226 1.755472 0.919489 -3.312549 2.758372 0.064260 -2.071936 0.890147
wb_dma_ch_sel/assign_97_valid 0.424764 -0.084467 -1.790571 0.085439 -0.097498 -2.925119 0.325074 5.018730 -2.054063 -1.015614 0.417527 -3.149721 6.902866 0.258697 0.553143 -3.487838 -4.411901 2.214621 -5.310663 -2.495066
wb_dma/wire_mast0_drdy 0.681103 2.591260 -2.760492 -4.371866 1.824560 -1.312465 -0.064968 -0.935226 1.846887 -0.898396 -5.774562 -3.055988 -2.543079 -0.353250 -1.056103 -0.443482 -2.125320 0.636065 -3.298236 -0.482020
wb_dma_ch_pri_enc/wire_pri8_out -0.894583 0.501418 -0.010215 0.280519 -0.357002 1.628477 -1.416670 -1.064080 -2.542956 -0.136394 -2.197967 1.256286 -1.022383 -1.648644 -1.885602 0.898711 0.494127 -0.028883 1.880610 -0.355101
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.817250 0.485955 0.004445 0.356450 -0.316294 1.763258 -1.474553 -1.170548 -2.676968 -0.218187 -2.244216 1.428496 -1.108493 -1.695131 -1.877018 0.897008 0.460333 -0.020933 1.973045 -0.291012
wb_dma_wb_if/wire_pt_sel_o -0.292879 1.047271 3.965728 -5.619510 -2.693959 -2.554982 -0.285809 -3.101340 4.045199 -0.370734 -2.041929 -2.707196 -1.849373 0.325463 -2.384091 -2.721280 2.343626 -0.176039 -0.899252 1.966961
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.607323 1.211765 2.365428 -0.303704 -1.360732 0.840967 0.412099 -1.874395 -0.412536 -0.932842 0.039035 0.834180 -1.823135 0.476524 -1.314355 -0.516621 0.305114 -1.201083 1.890404 -0.319962
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.630969 -0.614246 -3.028336 0.315095 -0.829858 -0.724337 -0.750196 -0.357258 -1.788103 1.552758 -2.350590 -0.331777 -0.449131 -1.480559 -1.433530 2.266253 0.865299 2.236953 -0.810717 0.073746
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.900767 0.553264 -0.032100 0.271989 -0.344737 1.623159 -1.468184 -1.087456 -2.609807 -0.156662 -2.220335 1.250237 -0.997844 -1.661326 -1.868441 0.858258 0.454678 -0.058485 1.896889 -0.308798
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 1.486042 2.007220 1.034382 2.161497 0.813979 -1.959973 0.447068 2.775202 0.442812 0.938113 2.752485 1.175777 -2.102552 -0.451160 -1.391559 0.728908 1.106773 0.051140 0.180708 -0.456061
wb_dma_ch_pri_enc/wire_pri22_out -0.797809 0.423005 -0.131801 0.367747 -0.217958 1.706468 -1.549959 -0.996058 -2.660351 -0.155132 -2.287562 1.339816 -0.936246 -1.688277 -1.789196 0.908716 0.394072 0.070971 1.855993 -0.257855
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.566002 -0.685397 -3.065118 0.402818 -0.757638 -0.632334 -0.849884 -0.363903 -1.844371 1.580739 -2.395314 -0.220935 -0.477037 -1.507714 -1.382943 2.351595 0.844216 2.372432 -0.831661 0.139404
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.681541 1.543113 0.548758 1.041889 1.253299 -2.138409 -1.509424 -0.233028 -2.222928 -0.944419 0.224978 0.395179 1.959021 -0.776530 2.992648 -1.577140 -1.448911 0.540955 -1.383154 1.663913
wb_dma_ch_sel/assign_143_req_p0/expr_1 1.259769 1.685455 -0.684572 1.916690 1.201384 -1.052500 1.493426 1.088950 -2.712666 0.213892 -1.172315 0.132346 2.067602 -0.693720 2.077359 -0.888148 -1.438324 -0.415211 -3.016347 0.210552
wb_dma_ch_sel/assign_135_req_p0 1.291443 1.679589 -0.628616 2.002435 1.157084 -1.006031 1.624589 1.055707 -2.650564 0.153527 -1.082954 0.162446 1.996463 -0.609452 2.129949 -0.837054 -1.483077 -0.450374 -3.078735 0.240756
wb_dma_ch_sel/wire_gnt_p0_d 1.031476 1.856049 0.470894 -0.176469 -0.529718 -5.282885 -5.306597 1.956517 0.633118 2.944517 2.621226 -1.163795 0.822834 -3.862033 -1.966353 1.601506 0.561057 3.238830 -2.293870 2.478296
wb_dma_de/assign_20_adr0_cnt_next -0.258551 -0.512095 -1.009959 -0.243811 -0.662511 0.197351 -1.317045 -0.815358 -1.168781 -1.070779 -1.486848 -0.507911 2.470632 1.837863 2.651031 -1.159294 -1.765794 -0.815663 0.978567 -0.228141
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.382234 1.125222 1.341516 -2.485252 -2.310755 -1.856374 1.633389 -1.714204 2.348912 -0.762502 -0.984803 -2.280072 -1.928375 -0.507289 -2.462655 -0.291218 1.046336 0.042956 -2.464364 1.357904
wb_dma_ch_sel/assign_153_req_p0 1.285480 1.613331 -0.678233 1.994996 1.112224 -1.123021 1.516589 1.156335 -2.736609 0.274331 -1.171702 0.122493 2.047076 -0.663386 2.044946 -0.858216 -1.449057 -0.381276 -2.984645 0.144507
wb_dma_de/assign_82_rd_ack/expr_1 0.474653 1.122274 0.808449 -2.298408 1.703773 0.868180 -0.079677 -2.729544 -0.825153 -1.131623 -3.243030 -0.081058 0.213086 -0.386916 1.086929 -1.929946 0.108166 -0.808568 -0.749617 1.528171
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.390891 1.130855 0.858429 -2.210684 1.529504 0.834751 0.015861 -2.725370 -0.829948 -1.213599 -3.166641 -0.044495 0.199244 -0.367482 1.061834 -1.872522 0.121848 -0.898957 -0.753203 1.490832
wb_dma_de/reg_de_csr_we 1.528259 -0.461637 -1.101271 -2.202456 1.611891 0.019379 -6.041859 0.474901 0.918686 2.054888 -5.872105 -0.898424 2.730041 -2.941276 3.229487 0.066842 0.790609 -0.541861 1.808511 1.099449
wb_dma/wire_wb0_ack_o 0.108839 3.454078 -0.066148 -1.540176 0.185825 -0.822664 1.759547 -1.535935 2.145777 1.652582 -1.023547 -1.253034 -2.814270 0.096205 -0.846612 0.745809 0.902162 -1.326699 -0.865280 0.003077
wb_dma_ch_sel/always_9/stmt_1/expr_1 -0.204151 -0.738109 -2.453399 0.749559 1.114861 0.920775 -2.014187 0.811080 -2.298741 0.751666 -2.374288 0.589218 0.837523 -2.220625 -0.493692 1.486407 0.092207 1.243140 0.057251 0.042800
wb_dma_ch_pri_enc/wire_pri23_out -0.862602 0.530768 0.033017 0.239116 -0.406327 1.563374 -1.396873 -1.055918 -2.521374 -0.145662 -2.198037 1.186237 -0.991158 -1.632596 -1.899417 0.852702 0.462625 -0.050604 1.861847 -0.379385
wb_dma_ch_sel/assign_103_valid -0.377073 0.777279 -1.702741 0.932945 2.000534 -0.119540 0.403312 -0.339744 -2.689865 -1.173530 -2.078501 -0.116215 2.798637 -1.301917 2.654629 -0.607032 -0.658069 -0.412640 -2.456096 1.730562
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.921130 0.034434 0.097610 -0.786049 -0.253512 1.134146 3.642285 -0.871884 1.585855 -1.054760 -0.032417 -1.029797 0.137821 1.497233 0.166359 -0.392777 0.577261 -2.098372 -1.170361 0.245718
wb_dma_rf/wire_ch1_txsz 0.250296 0.423351 2.033231 -3.476752 -0.878718 0.893364 -0.868144 -1.618099 0.286600 1.288070 -2.844529 -0.526798 -1.606017 -0.004753 -2.874094 -1.547065 1.113072 -0.673146 2.275656 -1.857017
wb_dma_de/always_23/block_1/stmt_13 -0.531747 -0.616755 -0.059492 -4.028761 1.373135 3.360495 2.980865 1.181804 -0.530849 0.673827 -1.243619 -1.555316 3.454992 -0.677701 -4.559485 -1.931285 0.123102 -0.830955 -2.900221 -0.803358
wb_dma_de/always_23/block_1/stmt_14 -4.253488 2.806921 -0.764632 1.774661 2.228660 -2.563308 1.549724 -2.011155 0.047871 -5.744097 2.689675 0.066004 1.260935 0.305231 6.038829 0.610031 0.408037 -3.501496 -1.092022 5.435031
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.193952 2.145439 0.846806 -1.145347 3.072337 -0.281260 -0.754293 -1.305133 -0.225743 -1.600008 -1.188266 0.732505 -1.093024 -1.421321 0.130899 -0.888679 1.961723 -0.673166 -0.144804 2.563147
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 1.745034 0.842144 0.998465 1.156273 -0.730387 -0.852871 1.252017 1.446406 -0.132176 1.330040 0.890094 0.381181 -0.767801 0.724246 -0.389433 -0.348423 -0.887644 -0.018891 -0.546657 -1.586651
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -0.493301 0.885630 -1.737354 0.850274 1.957538 -0.226399 0.222127 -0.295351 -2.739514 -1.140698 -2.133607 -0.226339 2.805017 -1.460075 2.484919 -0.524686 -0.646294 -0.318002 -2.534974 1.828026
wb_dma_ch_rf/input_ch_sel -2.429446 2.106250 -1.926724 -1.970051 1.898791 1.345279 1.808202 -2.885189 2.508907 3.011319 -0.604859 -2.359698 0.078265 -0.164850 -0.969744 2.529694 3.252170 -4.136951 0.129089 1.597415
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.220815 1.177077 0.108886 0.937414 1.566653 -1.092319 -0.609703 1.328435 0.627636 -0.335685 1.865216 0.772688 -1.447654 -1.058822 -1.049147 1.006267 1.954234 0.000018 0.689872 1.013518
wb_dma_wb_if/wire_wb_addr_o 3.100624 0.215591 2.626443 0.287203 -0.545234 -1.879709 -1.031780 0.745575 0.209322 1.919603 1.940396 0.421557 -0.181400 0.697193 0.120732 -1.875145 -0.554993 1.236424 -0.096994 -0.892577
wb_dma_ch_rf/wire_ch_txsz_we 0.555246 1.630031 -1.397333 -1.431352 5.421356 -0.494575 0.244870 0.897235 -1.641643 0.898173 -1.032637 -0.069271 1.500427 -2.155965 -0.662094 -1.229195 1.977412 0.350646 -2.506016 1.968315
wb_dma_de/assign_70_de_adr1/expr_1 -0.270191 1.188095 0.152679 1.058274 1.466913 -1.207711 -0.707975 1.351656 0.649636 -0.332413 2.012048 0.750462 -1.469072 -1.058892 -1.057022 1.038331 1.995854 0.042623 0.710440 1.073037
wb_dma_ch_sel/assign_116_valid -0.477836 0.827584 -1.707619 0.848002 1.926786 -0.195267 0.376604 -0.315270 -2.671642 -1.152788 -2.133744 -0.265935 2.839319 -1.373204 2.511167 -0.546882 -0.644254 -0.411559 -2.510388 1.728575
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -0.396639 -0.092067 -2.568338 0.287759 2.448206 1.555604 -0.704467 1.308090 -4.518610 2.309983 -2.237970 0.730978 1.967993 -2.788437 -2.538090 0.578874 0.349677 1.189666 -0.674048 -0.711035
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.279383 -0.499332 -0.977056 -0.201369 -0.692587 0.116528 -1.295280 -0.743539 -1.121341 -1.031851 -1.393818 -0.481627 2.441013 1.781707 2.582444 -1.111886 -1.722932 -0.721720 0.932941 -0.212020
wb_dma_wb_mast/wire_wb_addr_o 3.131413 0.203599 2.671139 0.429082 -0.604372 -1.916844 -0.998868 0.787005 0.275687 1.879116 2.079663 0.494521 -0.254436 0.806326 0.122296 -1.815293 -0.589399 1.289083 -0.114056 -0.898177
wb_dma_ch_rf/reg_ch_csr_r2 0.466215 2.004620 1.087533 1.677558 1.518994 -0.383540 -2.401805 -2.090602 -3.350834 -2.356094 -0.371418 2.314472 0.052494 -1.467684 2.546667 -0.648594 -1.375802 0.646173 -0.073344 2.862997
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.922111 0.963570 1.783212 -0.807238 -2.093655 1.518965 1.114154 0.920333 0.729242 -1.160604 0.595508 0.414164 1.214027 -1.673927 -3.058705 0.949347 -0.750039 0.176437 -2.607356 1.778165
wb_dma_ch_sel/assign_11_pri3 0.309001 -0.650444 -1.859345 0.968727 1.598720 0.959777 -1.455416 -0.039065 -0.806178 -0.593681 -0.717668 1.122347 -0.082194 -1.320273 0.869473 1.575062 -0.248015 1.394387 -0.540260 1.675342
wb_dma_de -1.889707 3.010770 -0.328045 -1.923290 0.414755 -2.521257 -0.104086 -0.066090 1.176159 0.143847 2.010323 -3.436442 0.705231 0.555907 -1.044641 -0.645846 -0.823816 -2.830779 0.013627 -0.846121
wb_dma_wb_slv/wire_wb_data_o -1.016304 0.567963 3.317564 -1.345706 0.503028 -3.354457 0.350770 -2.534926 2.669459 -0.405616 4.778903 -0.955827 -1.875141 2.561833 1.271970 -1.824506 1.766236 -0.781836 1.542358 -0.547742
wb_dma_inc30r/always_1/stmt_1 -0.116020 -0.433831 2.754576 0.344011 -0.491690 -0.695444 -2.388989 3.752961 0.998514 -1.622814 5.312745 -0.464458 4.291461 -2.043300 -3.039624 -1.538372 0.701383 2.411060 -1.640861 1.559747
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.594184 1.187945 2.323852 -0.352092 -1.362960 0.779454 0.424594 -1.858969 -0.362993 -0.935659 0.086447 0.815298 -1.827601 0.513053 -1.319258 -0.531319 0.295374 -1.208643 1.834333 -0.310421
wb_dma_ch_sel/assign_127_req_p0 1.074768 0.899681 -1.269098 1.965751 2.863454 -1.248991 -2.820090 -0.275155 -2.983322 -1.470508 -0.471860 1.492002 1.860392 -1.992011 3.903214 -0.121798 -1.688031 1.814952 -1.933950 3.201548
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -0.870356 0.568256 0.027630 0.227544 -0.391808 1.645907 -1.402920 -1.135445 -2.448657 -0.212485 -2.149342 1.233590 -1.095507 -1.615060 -1.913450 0.890369 0.464494 -0.079522 1.859074 -0.273590
wb_dma_ch_sel/assign_94_valid 1.335979 2.094981 2.440836 -2.172944 1.997725 2.981484 3.062093 0.070147 -2.493134 -1.188116 -0.016415 -0.386363 -0.037305 -1.414890 -3.453116 -2.844720 -2.787605 -2.124028 -2.388507 -1.458840
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.061087 2.712437 0.571132 -1.473238 4.415569 0.183988 0.491454 -0.537103 -2.274259 -0.066830 -0.912688 0.837987 -0.025707 -1.867866 -1.822728 -1.678178 2.093836 -0.649563 -0.858228 1.683453
wb_dma_ch_pri_enc/wire_pri12_out -0.863556 0.532340 -0.057896 0.312563 -0.322678 1.535264 -1.446085 -0.999606 -2.542714 -0.152469 -2.200199 1.194704 -0.919670 -1.645900 -1.826612 0.862017 0.430422 -0.007132 1.810082 -0.343040
wb_dma_ch_rf/always_20/if_1/block_1 -4.713041 0.459881 -0.316800 -0.810643 -4.220095 -4.801670 0.927956 -0.952922 0.737450 -0.787055 1.573715 -3.454788 2.542828 1.776967 1.185988 -0.575489 0.345847 -0.422793 -0.805911 0.064913
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.549881 -0.663633 -2.918061 0.382435 -0.818993 -0.724317 -0.722907 -0.357949 -1.808523 1.541094 -2.293476 -0.287339 -0.364943 -1.400080 -1.308897 2.168098 0.831741 2.208676 -0.829206 0.037488
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -0.161151 2.006248 0.623917 1.260304 0.787202 -0.428827 -2.777232 -1.318778 -4.712892 -0.992373 -2.005532 1.660149 0.798942 -2.309140 0.975931 -0.750161 -0.900830 0.357459 0.623802 1.143555
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -0.883103 0.085838 0.062925 -0.781692 -0.315458 0.912534 3.427195 -0.787022 1.643687 -0.974331 -0.027831 -1.101295 0.166522 1.411486 0.107681 -0.383297 0.624128 -1.982192 -1.210721 0.221683
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -1.530013 -0.112627 -2.634069 0.698304 -0.395979 1.459791 -2.122432 1.023879 -0.036240 1.353222 -3.039830 -0.864082 0.973706 -3.075065 -0.567806 3.354577 0.724560 -1.018335 0.899163 -0.075254
wb_dma_wb_if/input_slv_din -1.022594 0.538447 3.231542 -1.346867 0.478075 -3.149019 0.327406 -2.478764 2.620071 -0.397823 4.571702 -0.887632 -1.812678 2.424335 1.188908 -1.691616 1.833209 -0.773231 1.489391 -0.408791
wb_dma_ch_sel/assign_94_valid/expr_1 1.434240 1.928166 2.305301 -2.189872 1.986652 2.889606 2.953846 0.217081 -2.364809 -1.028029 -0.007489 -0.333028 -0.046773 -1.395628 -3.507514 -2.734034 -2.711009 -1.921953 -2.443712 -1.475728
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 1.081554 -0.520018 0.371853 0.966729 1.308295 0.712483 2.445882 0.167138 -3.457797 0.370466 -1.899842 0.343942 3.311110 1.252096 2.750510 -3.320183 -0.216681 -2.016929 -0.183832 -1.830994
wb_dma_de/always_21 1.191242 -1.401896 -2.135871 -2.359140 2.119955 1.031243 -2.686426 0.117976 0.101202 1.673965 -3.643950 -0.285033 0.070608 -1.741205 -0.671100 0.491659 0.588156 1.914101 -0.211799 0.182068
wb_dma_de/always_22 -1.048620 3.635936 0.243018 -1.485896 2.071752 -1.742330 -0.829947 0.433660 1.344368 -0.604205 2.236803 -2.689871 0.537207 -0.094210 0.153172 -0.551663 -1.204200 -4.582011 1.048514 -0.518568
wb_dma_de/always_23 -0.765060 3.415207 0.065953 -1.296736 1.966316 -1.648555 -1.000729 0.511203 1.072621 -0.510740 2.130560 -2.558511 0.714662 -0.147104 0.192452 -0.511490 -1.455985 -4.168796 0.884476 -0.514486
wb_dma_ch_pri_enc/wire_pri1_out -0.814407 0.469446 -0.111962 0.374671 -0.251391 1.627032 -1.513727 -1.000004 -2.612762 -0.165401 -2.234923 1.312402 -0.922413 -1.675088 -1.779275 0.892115 0.382087 0.025739 1.817108 -0.289655
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.611143 1.154112 2.349530 -0.350770 -1.397511 0.785624 0.390710 -1.822418 -0.327589 -0.939147 0.096980 0.769408 -1.854681 0.496050 -1.351276 -0.502931 0.320469 -1.229082 1.859570 -0.324779
wb_dma_de/assign_78_mast0_go -0.622048 1.223812 2.357026 -0.327296 -1.400117 0.794635 0.427372 -1.899195 -0.394679 -0.956013 0.048588 0.816157 -1.856946 0.508966 -1.314238 -0.521090 0.306020 -1.199938 1.880708 -0.334703
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 1.836410 0.832330 0.988060 1.202045 -0.668248 -0.899605 1.225826 1.434618 -0.189348 1.355997 0.881932 0.428955 -0.731764 0.654333 -0.325232 -0.343930 -0.897242 0.022449 -0.608721 -1.527637
wb_dma_de/wire_dma_done -1.192348 1.644423 0.696250 -2.364332 1.139339 3.822367 0.409355 -0.627325 -1.193665 -1.075900 -2.314901 -0.664318 3.277272 -2.842496 -2.183574 -0.367370 -0.653095 -2.404194 -1.902052 1.776076
wb_dma_ch_sel/assign_150_req_p0/expr_1 1.261732 1.605841 -0.667980 1.905386 1.202980 -0.987795 1.455241 1.082584 -2.696040 0.149969 -1.168550 0.144654 2.038136 -0.721345 2.038644 -0.844268 -1.436002 -0.400650 -2.942784 0.222063
wb_dma_rf/input_wb_rf_adr -2.411744 2.208661 5.154251 -2.444167 -2.637245 -2.981128 4.324178 -0.655029 -0.254765 2.853318 1.399841 -3.721826 2.673853 1.382314 -1.822070 -5.327027 3.694065 -4.329964 0.778208 -3.303857
wb_dma_wb_if -1.316288 3.853398 1.686382 -3.639209 -2.258137 -3.720284 1.901836 -0.252842 4.346854 1.649052 -0.874682 -3.316614 -2.681108 -0.298599 -1.740803 -0.110062 1.255919 -2.592307 -0.860554 0.279771
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 1.621750 -0.500292 -1.085008 -2.049388 1.777591 0.022934 -6.201705 0.392268 0.768686 1.924649 -5.825135 -0.730050 2.860899 -2.961330 3.569991 0.032002 0.743821 -0.501429 1.835168 1.282468
wb_dma_ch_pri_enc/wire_pri25_out -0.879641 0.511731 -0.033571 0.278237 -0.399261 1.599375 -1.378800 -1.025717 -2.497131 -0.101340 -2.192990 1.197285 -1.019891 -1.627188 -1.885986 0.868552 0.472516 -0.087094 1.883593 -0.376390
wb_dma_wb_mast/reg_mast_cyc -0.576305 1.174778 2.336511 -0.324000 -1.376499 0.794654 0.358798 -1.871512 -0.416546 -0.974931 0.057715 0.824829 -1.789959 0.486547 -1.298855 -0.504305 0.321026 -1.205696 1.841906 -0.317136
wb_dma_ch_rf/input_wb_rf_we -1.804818 3.389873 1.404725 -3.618055 -2.360404 -3.750823 0.868163 1.458571 3.195346 2.811316 0.038212 -1.342786 2.765906 2.150673 -2.976600 -0.269106 2.040532 0.045551 -1.948669 2.041125
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -4.707479 0.454417 -0.375395 -0.784438 -4.266640 -4.723044 1.015979 -0.862729 0.761321 -0.632725 1.655071 -3.469029 2.481987 1.706720 0.887144 -0.514278 0.391766 -0.259647 -0.946048 0.031912
wb_dma_ch_rf/always_20 -4.687944 0.587641 -0.269723 -0.841927 -4.192060 -4.860913 1.110176 -0.923363 0.865801 -0.707880 1.797831 -3.555829 2.527723 1.786589 0.990409 -0.618461 0.383998 -0.414050 -0.981650 0.051090
wb_dma_de/always_6/if_1 0.219551 2.586102 0.687148 -1.572397 4.396801 0.270126 0.535176 -0.596659 -2.097043 0.077046 -0.908271 0.833591 -0.151216 -1.703240 -1.775068 -1.738772 2.224045 -0.677781 -0.704672 1.589766
wb_dma_wb_slv/always_4/stmt_1 0.218476 0.287244 0.998151 -1.396378 -0.328157 -5.972781 3.013175 3.562593 -1.391387 4.636099 -1.458513 -4.349788 1.354782 1.644774 0.367768 -5.242786 1.404039 -2.490618 0.747765 -7.477642
wb_dma_de/assign_3_ptr_valid -1.659536 1.062922 -2.373668 1.566072 1.018421 0.295005 -2.624964 2.287379 0.520285 1.053913 -1.154466 -0.192777 -0.392457 -3.974036 -1.604486 4.074164 2.570277 -1.007671 1.531106 0.763664
wb_dma_wb_mast/input_pt_sel 3.340431 -1.414664 4.528634 -4.776825 0.095499 0.531021 -4.741205 -2.573060 2.613277 1.112302 -2.253353 0.678658 -1.049139 1.126469 0.534106 -3.674077 1.782715 0.331548 4.363935 0.075104
wb_dma_ch_pri_enc/wire_pri15_out -0.820149 0.391186 -0.215291 0.408582 -0.270042 1.749538 -1.549236 -1.010310 -2.637943 -0.118384 -2.276365 1.361099 -1.005903 -1.697980 -1.816720 0.982192 0.435419 0.080373 1.862101 -0.301612
wb_dma_wb_slv/input_wb_we_i 4.243095 -0.140283 3.478482 1.394582 -0.518222 0.461068 -2.470073 -0.695104 -4.270037 0.342458 -2.738906 3.038411 2.515153 3.472589 5.509146 -5.018232 -2.256392 -2.135699 4.925786 -2.686096
wb_dma_de/reg_tsz_cnt_is_0_r 1.559944 0.190765 -0.935668 -1.710089 3.554046 0.048142 -0.009992 -1.794156 0.855892 -1.574428 -1.816231 -0.301820 1.193550 -0.096183 3.835754 -1.346723 -0.620019 0.408373 -3.222171 3.484543
wb_dma_de/reg_dma_abort_r -0.108577 1.890931 0.401184 1.349877 0.998673 -0.382286 -2.888164 -1.238068 -4.687698 -1.056704 -1.948798 1.728908 0.855716 -2.391182 1.109998 -0.579184 -0.939558 0.568308 0.447428 1.314517
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -0.812570 0.405459 -0.182229 0.412265 -0.207323 1.664644 -1.553000 -0.980690 -2.660020 -0.150343 -2.222537 1.324798 -0.945097 -1.722745 -1.784583 0.959034 0.416227 0.077217 1.833360 -0.239932
wb_dma/wire_mast1_drdy -1.570131 2.627782 2.021567 -0.332313 -1.628486 -0.871237 -0.941323 -1.456831 -2.355188 -0.458743 -1.057322 -0.125974 -0.125560 -1.366066 -1.446512 -0.833027 -0.121316 -0.961992 0.938824 -0.142669
wb_dma_ch_rf/wire_ch_csr_we -1.935304 2.399015 0.756570 -3.022471 -0.064629 -4.772197 -2.365387 0.191555 2.212418 1.032579 1.970154 -2.769529 3.468187 1.364478 -0.147743 -1.292871 0.898161 -0.036078 -0.695291 0.795522
wb_dma_ch_pri_enc/inst_u9 -0.886740 0.587895 0.047467 0.290140 -0.342414 1.581298 -1.450563 -1.116675 -2.544546 -0.188249 -2.208681 1.255677 -1.039381 -1.672230 -1.812570 0.872996 0.458514 -0.052199 1.840367 -0.231994
wb_dma_ch_rf/assign_8_ch_csr -2.014497 3.551006 1.765890 -2.584978 0.053036 -3.871876 0.784754 -1.609314 3.222738 1.063022 2.532960 -4.025307 0.280030 1.200006 -0.366989 -0.982028 1.080014 -2.807246 -0.825494 -0.310669
wb_dma_ch_rf/wire_this_ptr_set -1.558655 -0.098843 -2.709811 0.700095 -0.361173 1.451841 -2.165296 1.009308 -0.111141 1.347026 -3.070444 -0.879639 1.036445 -3.125501 -0.571704 3.357697 0.734187 -0.966462 0.895499 -0.030689
wb_dma_ch_pri_enc/inst_u5 -0.839404 0.453385 -0.055025 0.316741 -0.299532 1.621668 -1.415559 -1.016674 -2.559472 -0.107481 -2.215388 1.253813 -0.953761 -1.645624 -1.858555 0.873340 0.456459 -0.032084 1.834509 -0.315007
wb_dma_ch_pri_enc/inst_u4 -0.841994 0.426510 -0.175091 0.379723 -0.283737 1.600206 -1.567342 -0.970940 -2.627391 -0.117860 -2.236672 1.262210 -0.903402 -1.700313 -1.806450 0.911145 0.409251 0.109942 1.826441 -0.330147
wb_dma_ch_pri_enc/inst_u7 -0.774607 0.365017 -0.205305 0.418860 -0.176630 1.702300 -1.580554 -0.984658 -2.683753 -0.167009 -2.282927 1.385697 -0.920765 -1.757809 -1.749584 0.955339 0.399942 0.098118 1.827288 -0.285232
wb_dma_ch_pri_enc/inst_u6 -0.835270 0.560546 0.023567 0.286436 -0.329522 1.539772 -1.459417 -1.085591 -2.542934 -0.230959 -2.114620 1.270376 -1.022139 -1.641328 -1.810531 0.853089 0.428943 -0.019079 1.788198 -0.256658
wb_dma_ch_pri_enc/inst_u1 -0.852855 0.478958 -0.079204 0.304031 -0.304363 1.682999 -1.423629 -1.063820 -2.542557 -0.110337 -2.268660 1.261774 -0.991113 -1.668173 -1.883177 0.896862 0.505323 -0.017995 1.907054 -0.321910
wb_dma_ch_pri_enc/inst_u0 -0.864005 0.499303 -0.033949 0.314081 -0.357325 1.586978 -1.473226 -1.056069 -2.601953 -0.128697 -2.232203 1.270401 -0.956975 -1.665620 -1.835618 0.855986 0.463279 -0.045177 1.897277 -0.354644
wb_dma_ch_pri_enc/inst_u3 -0.884281 0.465322 -0.086184 0.312621 -0.343617 1.662260 -1.433272 -1.062614 -2.534572 -0.160244 -2.163449 1.274251 -1.004641 -1.629069 -1.857951 0.897777 0.451113 -0.015788 1.886099 -0.337186
wb_dma_ch_pri_enc/inst_u2 -0.862460 0.506077 -0.048195 0.335637 -0.344245 1.694643 -1.476399 -1.050735 -2.562908 -0.165738 -2.187868 1.317535 -1.072678 -1.653073 -1.856584 0.939094 0.453778 0.009558 1.899733 -0.281568
wb_dma/wire_de_start 1.259226 2.106970 2.408684 -2.199376 1.925705 2.788193 2.985372 0.113793 -2.277344 -1.297489 0.170861 -0.477305 0.077997 -1.413640 -3.335599 -2.793092 -2.812910 -2.101141 -2.526295 -1.277832
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.016945 0.990593 1.398007 1.331552 1.702948 -1.800678 -0.058638 -0.360050 -0.687793 -0.537005 1.506587 0.696981 1.483613 0.276838 3.670959 -2.055343 -1.445032 0.914744 -3.045202 2.341245
wb_dma_rf/wire_ch_stop -0.036100 1.946210 0.566799 1.415247 1.010348 -0.383095 -2.937403 -1.317301 -4.803750 -1.100226 -1.973755 1.810872 0.872332 -2.339124 1.207759 -0.715312 -1.004509 0.477548 0.569624 1.279391
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.315970 -0.668604 -1.932790 1.031288 1.643750 1.025816 -1.537071 -0.055837 -0.861197 -0.572417 -0.806162 1.214286 -0.091283 -1.407071 0.869587 1.624871 -0.253561 1.441742 -0.559039 1.681127
wb_dma_ch_rf/input_de_adr0 -5.722152 0.949454 -0.478998 -1.535804 -3.868577 -3.000682 2.751123 -2.577314 1.495230 -1.733647 1.172615 -2.949391 0.818362 2.552992 1.100140 0.289873 0.271700 -1.816226 -0.540774 0.810824
wb_dma_ch_rf/input_de_adr1 -0.291963 1.248524 0.155351 0.990426 1.532842 -1.210220 -0.588899 1.388009 0.693399 -0.334255 1.969658 0.691700 -1.432323 -1.032232 -1.060322 0.993424 2.015447 -0.046900 0.673895 0.975609
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.593311 1.114724 2.260105 -0.365348 -1.361840 0.811711 0.409404 -1.807645 -0.342928 -0.912461 0.063684 0.784541 -1.850092 0.503999 -1.346764 -0.451044 0.349112 -1.174714 1.829220 -0.317045
wb_dma_wb_if/input_wbs_data_i -0.487248 3.070717 1.179368 -3.760389 -2.125613 -2.136023 1.890521 0.196447 4.681715 2.382575 -2.254804 -3.518300 -0.686271 -0.758425 -0.694905 0.114469 1.240634 -3.569390 -1.001052 0.083794
wb_dma_de/reg_tsz_dec 1.302230 0.769820 0.867345 -2.630579 2.064512 -0.876764 1.300516 -1.686539 1.596255 -1.118816 -1.137139 -1.339432 1.400917 1.178492 3.045018 -2.930884 -0.453013 -0.820896 -2.748607 1.940125
wb_dma_ch_sel/input_ch0_am0 -0.243702 -0.424957 -0.995803 -0.260978 -0.661629 0.145123 -1.294035 -0.825542 -1.136014 -0.976991 -1.462579 -0.476740 2.402047 1.791788 2.573985 -1.119885 -1.749649 -0.792731 0.938474 -0.197842
wb_dma_ch_sel/input_ch0_am1 -0.386434 -0.508212 0.278660 0.198605 -0.212962 1.847672 -0.394523 1.246246 -0.693623 -1.951141 1.271608 0.642192 1.999091 -1.223188 -1.413491 0.365192 -1.500411 0.572427 -1.429745 1.130754
wb_dma_ch_sel/assign_162_req_p1 -0.588510 1.094053 2.192189 -0.321356 -1.322112 0.869708 0.414182 -1.797667 -0.342866 -0.893784 0.035462 0.768796 -1.835404 0.479536 -1.311863 -0.436537 0.332013 -1.178826 1.824966 -0.319666
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.772102 -1.365532 -1.590413 -1.951726 2.683610 1.106943 -2.217962 -0.712367 1.448139 0.313390 -2.031005 0.364833 -0.772068 -0.839140 0.753232 0.603574 0.139078 2.077781 -0.809473 1.784758
wb_dma_rf/wire_ch5_csr -0.964880 2.221313 0.517691 -2.629885 -2.501541 -2.753860 0.562070 0.454688 3.612980 -0.364703 -1.015162 -4.049690 0.800206 0.065778 -1.431409 -0.764321 0.160382 -0.492166 -2.694440 0.078052
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.592022 1.183975 2.326176 -0.338492 -1.335734 0.817649 0.384048 -1.845360 -0.343818 -0.908829 0.097932 0.790793 -1.798793 0.467442 -1.330195 -0.500892 0.290343 -1.198734 1.833055 -0.298506
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -1.695920 1.212036 -2.322995 1.638508 1.133971 0.188422 -2.623197 2.366752 0.658311 1.042651 -0.956926 -0.174750 -0.427146 -3.997269 -1.638081 4.148779 2.692084 -1.040725 1.510591 0.882141
wb_dma_inc30r/wire_out -2.710962 1.183503 1.296987 -1.221609 -2.551465 -2.932303 -2.002881 -0.027221 0.427624 -1.683099 4.427988 -1.843422 3.424762 0.035340 -2.197939 -0.837409 -0.080253 1.647409 -1.740849 2.825162
wb_dma_ch_pri_enc/reg_pri_out -0.831604 0.450715 -0.122239 0.366965 -0.225408 1.607579 -1.530264 -0.992045 -2.558459 -0.126597 -2.201426 1.237661 -0.919777 -1.685976 -1.761584 0.903790 0.446948 0.060578 1.789355 -0.297587
wb_dma/input_wb0_we_i 4.150446 -0.067101 3.364482 1.331034 -0.541967 0.267499 -2.413457 -0.728643 -4.257401 0.250142 -2.715199 2.821266 2.643999 3.577425 5.614889 -5.107460 -2.371679 -2.150101 4.741880 -2.648998
wb_dma_de/always_2/if_1/if_1/stmt_1 -3.897169 0.550325 -0.323160 -1.287325 -4.355462 -1.262716 0.104220 -0.479628 -0.242002 -1.917486 2.203395 -2.594022 4.222543 0.649835 -1.936614 0.046959 -2.052276 0.952265 -2.907780 1.667280
wb_dma_ch_rf/wire_ch_txsz_dewe 3.348439 -1.836088 -0.588001 -0.633730 4.323140 1.833649 0.782844 -1.359967 -0.465071 -0.566385 -2.106314 1.331898 1.378916 1.361119 4.817389 -2.509210 -0.449138 0.140109 -1.400142 1.508860
wb_dma_de/always_22/if_1/stmt_2 -0.932881 3.572059 0.219492 -1.321143 2.159897 -1.624700 -0.724365 0.434649 1.008210 -0.579983 2.153342 -2.396827 0.599231 -0.200534 0.237887 -0.587806 -1.238701 -4.392262 0.885680 -0.376830
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.340421 -0.682030 -1.940300 1.010183 1.614213 0.963743 -1.552452 -0.031333 -0.896670 -0.568358 -0.809262 1.184875 -0.082419 -1.398783 0.848068 1.635279 -0.263147 1.454622 -0.547742 1.681563
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.837043 0.487063 -0.140171 0.369142 -0.228362 1.621358 -1.554118 -1.033536 -2.664386 -0.151593 -2.260107 1.304260 -0.931416 -1.722390 -1.778074 0.873764 0.406954 0.041490 1.799542 -0.256630
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.956561 0.985165 1.806550 -0.880265 -2.159773 1.404201 1.224733 0.937369 0.905082 -1.177527 0.684115 0.345482 1.106577 -1.534261 -3.097198 0.957174 -0.746767 0.169047 -2.642928 1.742377
wb_dma_ch_sel/assign_149_req_p0/expr_1 1.314561 1.673153 -0.670970 2.010083 1.166336 -1.081822 1.461670 1.153209 -2.701755 0.213872 -1.182989 0.142905 2.047019 -0.685208 2.094725 -0.878612 -1.520585 -0.358712 -3.003610 0.165254
wb_dma/wire_de_ack -0.319683 -0.057745 -2.265724 -2.677662 1.730786 1.874338 -1.518671 0.848995 0.211494 3.663394 -3.781441 -1.624798 1.399979 -2.876086 -2.559348 1.322524 1.392399 -0.486694 -0.077032 -0.627684
wb_dma_wb_mast/always_1/if_1 -0.748950 3.019049 1.185266 -3.893694 -2.313673 -2.135772 1.663140 0.181465 5.112282 2.394746 -2.392146 -3.822299 -0.398118 -0.751789 -0.564293 0.219122 1.477048 -3.860399 -0.774383 0.127563
wb_dma_wb_if/wire_wb_cyc_o -0.569505 1.163812 2.292666 -0.330321 -1.339222 0.734286 0.438502 -1.803955 -0.366010 -0.906349 0.075974 0.743586 -1.783061 0.518749 -1.301261 -0.535716 0.287710 -1.179797 1.775674 -0.327597
wb_dma_ch_sel/assign_143_req_p0 1.230053 1.731284 -0.633577 1.948128 1.094504 -1.150151 1.559146 1.190105 -2.641306 0.274069 -1.114307 0.058517 2.018267 -0.665075 1.996118 -0.825585 -1.466888 -0.445425 -3.085203 0.125768
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.618314 1.685318 3.037560 1.255391 0.580200 -3.805743 -2.281744 0.483433 -1.711502 0.933114 2.245595 0.744177 1.540993 0.039354 2.841823 -3.220361 -1.839989 1.653391 -1.481837 0.673695
wb_dma_wb_mast/wire_mast_err -0.066980 1.931588 0.381683 1.377272 1.066826 -0.511493 -2.923109 -1.183831 -4.791120 -0.989956 -2.010342 1.656347 1.032041 -2.403887 1.284513 -0.721488 -1.004285 0.494161 0.393167 1.258496
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.369136 -0.687050 -1.876704 1.002333 1.635628 0.985421 -1.500655 -0.067255 -0.877803 -0.567630 -0.769582 1.183721 -0.110316 -1.337285 0.859209 1.563190 -0.281194 1.397167 -0.521406 1.648263
wb_dma/wire_slv0_dout 0.096295 0.361690 0.746273 -1.743538 -0.188481 -6.132629 4.155097 3.694771 -0.840625 4.476952 -1.364421 -4.881422 2.274670 2.394100 0.365669 -5.669334 1.801465 -2.884278 -0.186767 -7.280406
wb_dma_ch_sel/reg_am1 -0.397352 -0.428160 0.244997 0.204679 -0.198386 1.732637 -0.370844 1.297537 -0.649962 -1.917408 1.272773 0.598126 1.943443 -1.246791 -1.469026 0.413466 -1.444881 0.573155 -1.414289 1.138257
wb_dma_ch_sel/input_next_ch -1.137756 1.622466 0.584767 -2.437406 1.203555 3.729830 0.435746 -0.704587 -1.031299 -0.960755 -2.390937 -0.744278 3.165111 -2.793317 -2.084359 -0.361678 -0.611219 -2.361239 -1.906383 1.766240
wb_dma_de/always_9 1.514007 0.620372 0.878241 -2.464517 2.264811 -0.682768 1.231190 -1.657176 1.248354 -1.103891 -1.235340 -1.134184 1.459655 1.175491 3.231966 -3.013805 -0.484445 -0.778822 -2.599421 1.890533
wb_dma_de/always_8 -0.928327 1.876894 0.529757 0.588049 0.678130 0.671085 0.764136 -2.058175 -3.093263 -2.009562 -2.071150 0.629957 1.023794 -0.839920 1.314303 -1.102524 -0.319783 -1.578249 -0.619695 1.341068
wb_dma_wb_mast/always_1/if_1/cond -0.514754 3.239244 1.247843 -3.818252 -2.269915 -2.500141 1.878169 0.247128 4.922565 2.352057 -2.106447 -3.751165 -0.744330 -0.588058 -0.605584 0.082923 1.146428 -3.614901 -0.988440 -0.030129
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.585295 1.661142 3.113255 1.200631 0.561880 -3.758508 -2.131246 0.411014 -1.777636 0.991061 2.133733 0.707827 1.614915 0.081271 2.829669 -3.308378 -1.839105 1.505557 -1.448892 0.591763
wb_dma_rf/always_1/case_1/stmt_12 -1.673799 -0.049823 -0.967059 -1.774285 -1.238768 0.017510 1.993452 -0.496316 2.782864 -1.282293 -2.171596 -3.426375 -2.525534 -1.442255 -1.150948 0.769346 1.121048 -1.363364 -1.380762 -0.631836
wb_dma_rf/always_1/case_1/stmt_13 -0.563200 1.458195 1.570908 -1.002721 -1.866986 -0.136802 1.541602 -0.314490 1.413435 0.460368 -0.512784 -0.130565 -0.567202 -0.502574 -1.613617 0.543234 0.567804 -0.359845 -1.432301 0.881786
wb_dma_de/always_3 2.202841 0.981470 2.963652 1.196714 0.572380 -0.994129 -1.786377 3.118753 0.292560 -0.381210 4.796901 1.524330 0.440014 -1.463543 -2.376176 -0.504555 -0.046173 1.469911 -0.778589 1.093673
wb_dma_de/always_2 -4.943246 0.225937 -0.179598 -0.797412 -4.328081 -3.114703 0.812874 0.200313 0.097947 -2.186699 2.355560 -3.070201 4.165136 0.486769 -0.455618 -0.210316 -0.907082 0.115450 -2.392891 0.891185
wb_dma_de/always_5 -0.421801 0.744749 -1.725024 0.827316 1.893086 -0.183105 0.238993 -0.213462 -2.682199 -1.050237 -2.098715 -0.203759 2.768125 -1.379003 2.403918 -0.551368 -0.579750 -0.358137 -2.339766 1.611947
wb_dma_de/always_4 -0.971729 1.936145 0.556230 0.528028 0.651004 0.519127 0.649105 -2.040330 -3.017623 -1.961539 -1.950882 0.589925 0.986600 -0.855970 1.203987 -1.041061 -0.290229 -1.490394 -0.657214 1.415743
wb_dma_de/always_7 1.734652 0.076267 -0.809604 -1.747066 3.642757 0.113313 -0.046814 -1.760612 0.775618 -1.545254 -1.895410 -0.190023 1.292776 -0.003714 3.903250 -1.565080 -0.620101 0.466372 -3.179370 3.434502
wb_dma_de/always_6 0.092148 2.626628 0.765224 -1.768832 4.226371 0.225826 0.535080 -0.737547 -1.817178 -0.121366 -1.030693 0.674545 -0.251002 -1.671541 -1.826024 -1.743604 2.233767 -0.769702 -0.715426 1.667901
wb_dma_ch_sel/input_ch3_txsz -0.203699 -0.760341 -2.507087 0.778727 1.205288 0.931823 -2.063370 0.802205 -2.395806 0.751516 -2.434792 0.637911 0.851896 -2.321942 -0.443066 1.498814 0.083927 1.318957 0.022555 0.111182
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -0.880503 0.081763 0.104824 -0.795306 -0.249210 1.026264 3.579337 -0.868182 1.638953 -1.035038 -0.034465 -1.078776 0.157445 1.488154 0.184220 -0.376422 0.612827 -2.061722 -1.228590 0.258129
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.607831 1.179601 2.336136 -0.334317 -1.349158 0.832488 0.395680 -1.886397 -0.437784 -0.976837 0.030884 0.816376 -1.838645 0.485506 -1.346244 -0.530201 0.297655 -1.206905 1.863775 -0.295014
wb_dma_ch_rf/always_11/if_1 0.443217 2.041918 1.134953 1.585088 1.394239 -0.387717 -2.422696 -2.164198 -3.303356 -2.421922 -0.440304 2.303120 -0.080129 -1.447038 2.501458 -0.638559 -1.341996 0.585108 -0.011084 2.848105
wb_dma_ch_sel/assign_147_req_p0/expr_1 1.252275 1.635879 -0.738983 1.951117 1.138916 -0.973582 1.592583 1.166510 -2.718626 0.292646 -1.222958 0.132975 1.972261 -0.715854 1.995231 -0.790791 -1.462785 -0.421809 -3.004770 0.085455
wb_dma_ch_sel/always_45/case_1/cond 1.588098 2.067514 1.184775 2.232227 0.804017 -2.019188 0.564291 2.737727 0.425169 1.036919 2.811780 1.240144 -2.181060 -0.386223 -1.409751 0.692252 1.043058 0.044078 0.140203 -0.528616
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 1.796689 0.924011 1.049774 1.156900 -0.734444 -0.875513 1.315250 1.443737 -0.138400 1.396854 0.855485 0.411179 -0.747428 0.647258 -0.423111 -0.347902 -0.906331 -0.035533 -0.633762 -1.587234
wb_dma_de/assign_68_de_txsz 1.447839 0.671475 -1.122243 -2.085372 4.905841 0.882650 1.133986 -1.230816 -1.394668 -0.077238 -1.785167 -0.057435 2.315330 -0.679544 1.781513 -2.161676 -0.367062 0.456042 -3.831092 2.749353
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.974016 -0.768803 -2.151845 -2.762197 3.366593 1.603941 -1.334569 0.609742 -2.060071 3.164348 -3.411279 -0.160070 1.171319 -2.163904 -2.616653 -0.423818 0.828979 1.763728 -0.854894 -0.616401
wb_dma_ch_rf/always_20/if_1 -4.652395 0.243580 -0.442667 -0.674930 -4.296216 -4.738270 0.879944 -0.799486 0.747314 -0.637397 1.703321 -3.438871 2.530445 1.764785 0.972063 -0.500613 0.369882 -0.141382 -0.831661 -0.068147
wb_dma/input_wb0s_data_i -0.568510 2.852476 1.215362 -3.588589 -2.283326 -2.181276 1.765159 0.308016 4.785976 2.236047 -1.947272 -3.488930 -0.509356 -0.598505 -0.539706 0.138349 1.210725 -3.573527 -0.841208 0.113976
wb_dma_de/reg_dma_done_d -0.792209 2.149718 0.243340 -2.524736 1.549227 2.042435 0.674480 -1.865958 -0.847427 0.935612 -3.809848 -1.179298 1.444419 -1.853412 -0.798710 -0.745185 0.797253 -2.827610 -0.586114 0.739002
wb_dma_wb_slv/assign_1_rf_sel 2.835268 4.307558 1.442681 2.021573 1.467023 -1.637876 4.264944 -0.824230 -0.311347 3.210902 0.542534 1.042674 -3.353851 1.831223 2.118014 -0.661297 0.071967 -2.679106 -0.508103 -1.766969
wb_dma_de/always_4/if_1/if_1/cond -0.980878 1.863400 0.547017 0.537896 0.601123 0.679684 0.724410 -2.058575 -3.027836 -2.024725 -1.990235 0.583302 0.966701 -0.824949 1.218084 -1.056949 -0.306960 -1.554878 -0.613692 1.318895
wb_dma_ch_sel/assign_376_gnt_p1 -0.578740 1.212226 2.363632 -0.335080 -1.376163 0.728567 0.412406 -1.842625 -0.384516 -0.927600 0.115426 0.763385 -1.801199 0.510055 -1.292732 -0.542906 0.290184 -1.218479 1.784181 -0.290644
wb_dma_de/wire_wr_ack 0.490431 1.100687 0.801106 -2.282458 1.723274 1.009646 -0.001788 -2.750625 -0.904639 -1.189720 -3.353563 0.023340 0.269419 -0.411702 1.180316 -1.941989 0.077660 -0.914092 -0.751606 1.521449
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.836600 -1.415473 -1.632744 -2.034080 2.668743 1.122350 -2.228211 -0.721765 1.579510 0.344796 -2.101609 0.349663 -0.843507 -0.862100 0.770226 0.602642 0.181884 2.090041 -0.765495 1.780110
wb_dma_ch_arb/always_1 0.687108 2.775621 2.291632 -0.303607 -1.527971 -4.317385 -5.123958 0.507974 0.022593 1.808058 2.390648 -0.378040 -0.395233 -3.561714 -2.756725 1.069209 0.414609 2.314030 -0.841433 2.257226
wb_dma_ch_arb/always_2 0.751073 2.744104 2.297328 -0.048752 -1.355146 -4.202680 -5.442101 0.457435 -0.224541 1.747351 2.408690 -0.123835 -0.432777 -3.818966 -2.785806 1.176769 0.573968 2.503564 -0.714279 2.424196
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.799570 1.520711 0.568051 1.076580 1.353879 -2.142766 -1.529490 -0.238804 -2.347598 -0.973832 0.232022 0.488545 2.013872 -0.725490 3.134533 -1.688894 -1.492126 0.541220 -1.407339 1.634752
wb_dma_de/always_19 -0.581441 0.794216 1.797610 -1.640925 -0.420673 -0.366508 -1.722123 -1.448844 0.451588 -1.079955 3.411161 0.243547 0.073934 -1.157426 -2.078194 0.410826 -0.803600 0.886121 -1.248479 3.148799
wb_dma_de/always_18 2.972035 2.322884 -1.875622 -0.166888 0.432276 -2.841892 1.162183 2.739106 0.929033 1.672908 -1.836095 -1.728972 -2.610976 0.847159 -0.770392 -0.074773 -3.371108 1.140916 -2.917206 -3.428402
wb_dma_de/always_15 1.049727 0.060794 -1.386837 -2.045385 3.019730 0.040025 -0.398033 -0.957026 -0.379393 -0.234362 -3.312349 -0.908300 2.022212 -0.860214 2.413253 -1.507890 -0.163959 0.261296 -2.642157 1.918881
wb_dma_de/always_14 -0.211277 2.012437 0.536816 1.204066 0.766441 -0.584976 -2.784353 -1.165960 -4.591905 -0.910408 -1.970828 1.461856 0.958259 -2.316281 0.966450 -0.730857 -0.874624 0.384072 0.478645 1.063398
wb_dma_de/always_11 1.848135 0.785841 0.990590 1.279478 -0.682563 -0.860728 1.195460 1.474454 -0.186354 1.356003 0.930499 0.485424 -0.727439 0.695263 -0.327222 -0.352808 -0.934269 0.038273 -0.576652 -1.555744
wb_dma_de/always_13 -1.061689 1.670142 0.663184 -2.449433 1.293349 3.633743 0.368355 -0.604180 -1.294677 -0.887954 -2.366413 -0.647999 3.214409 -2.837934 -2.195968 -0.491508 -0.636311 -2.204924 -1.957391 1.734812
wb_dma_de/always_12 -0.948597 1.872208 0.424243 0.541161 0.726454 0.623491 0.800693 -2.001044 -3.013116 -2.007123 -2.037869 0.539261 1.125252 -0.844374 1.328014 -1.050980 -0.342376 -1.517666 -0.772672 1.400735
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -0.187719 1.682095 2.996945 2.029792 -0.154867 0.958987 4.823987 -0.472511 -4.896397 1.717345 -1.642179 2.042306 2.486739 1.858318 1.293029 -3.188873 1.649506 -4.651561 1.740651 -2.306443
wb_dma_ch_sel/assign_155_req_p0/expr_1 1.300390 1.663039 -0.592676 1.993514 1.064534 -1.071716 1.604297 1.143239 -2.533367 0.243428 -1.010982 0.190698 1.886517 -0.614685 2.038111 -0.809989 -1.450023 -0.388131 -2.969063 0.161344
wb_dma_ch_pri_enc/wire_pri13_out -0.930274 0.578193 0.038933 0.187977 -0.436651 1.501414 -1.362547 -1.024898 -2.392316 -0.111390 -2.128509 1.119046 -1.001663 -1.573360 -1.922712 0.840819 0.508051 -0.096979 1.799776 -0.385395
wb_dma_de/reg_read_r 1.031054 0.117418 -1.427995 -2.031013 3.039930 0.010138 -0.406279 -0.975066 -0.485296 -0.255614 -3.367010 -0.918381 2.139018 -0.923528 2.505236 -1.519799 -0.225823 0.244844 -2.697782 1.910085
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.339668 1.113119 0.728371 -1.663532 1.945940 -0.230545 -3.529784 -1.890292 -2.325642 -0.043887 -3.326082 0.855087 0.086746 -1.823300 0.924119 -1.627566 -0.480043 1.120385 0.350493 1.276213
wb_dma/assign_9_slv0_pt_in 0.251407 3.405802 0.016774 -1.503851 0.277308 -0.823651 1.643045 -1.427583 1.901022 1.898286 -1.130264 -1.236466 -2.652794 0.091917 -0.771362 0.515961 0.906158 -1.363996 -0.637435 -0.309315
wb_dma_ch_rf/input_dma_done_all 0.962611 0.158870 -1.475914 -2.023504 2.989678 -0.080937 -0.611653 -0.857926 -0.580957 -0.196752 -3.366464 -0.905371 2.149078 -1.013124 2.277326 -1.476695 -0.195778 0.371979 -2.612379 1.816280
wb_dma_ch_rf/always_17/if_1/block_1 0.133507 2.666751 0.632577 -1.689641 4.311363 0.234272 0.424534 -0.704969 -2.061925 -0.029687 -1.009758 0.756926 -0.188897 -1.790097 -1.823505 -1.665157 2.198955 -0.656277 -0.792437 1.694666
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -2.093995 3.345332 -0.729058 -2.134979 0.258879 -3.096124 -1.846244 -1.055388 0.607773 -1.471425 3.691202 -4.476946 -1.186584 -0.504202 -2.509281 -0.604526 -3.231381 -0.743281 -0.723095 -1.451289
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -0.376418 0.791188 -1.732390 0.965993 2.112287 -0.099393 0.280585 -0.314231 -2.925187 -1.243061 -2.126428 -0.069394 2.990957 -1.414951 2.720130 -0.643832 -0.706132 -0.335578 -2.579090 1.875955
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.240216 -0.501456 -1.012658 -0.224896 -0.700828 0.128946 -1.352054 -0.814359 -1.156349 -1.035246 -1.419343 -0.477314 2.455348 1.803521 2.597975 -1.104108 -1.762808 -0.703727 0.940654 -0.241789
wb_dma_ch_pri_enc/wire_pri2_out -0.797932 0.426308 -0.133648 0.356038 -0.255121 1.579576 -1.471160 -0.923333 -2.614526 -0.150743 -2.218873 1.264176 -0.907421 -1.677653 -1.726260 0.876997 0.412179 0.044537 1.797357 -0.335205
wb_dma_de/always_11/stmt_1 1.678248 0.850192 1.017008 1.115650 -0.787366 -0.852058 1.245217 1.422918 -0.068682 1.355783 0.910032 0.335982 -0.745675 0.652094 -0.434524 -0.261322 -0.845287 -0.029150 -0.528760 -1.550043
wb_dma_ch_rf/wire_ch_adr1_we 1.509388 2.054222 1.112062 2.102144 0.812377 -1.989199 0.632914 2.776422 0.478913 0.991070 2.745670 1.099397 -2.095988 -0.337943 -1.393978 0.613720 1.067414 -0.008210 0.076286 -0.543994
wb_dma_ch_sel_checker/input_ch_sel -0.608282 -0.053427 -0.600843 -0.293416 -0.548614 -0.055170 -0.527392 0.900173 -1.505568 1.407024 -1.693795 -0.628758 0.941031 -0.936493 -1.489987 -0.105858 0.428729 -0.144457 0.655032 -1.683991
wb_dma_ch_sel/input_ch1_adr1 -0.261660 1.266778 0.150893 1.047482 1.520679 -1.222293 -0.654106 1.367789 0.660190 -0.338283 2.038069 0.788699 -1.478028 -1.039386 -1.063364 1.029812 1.957659 0.034434 0.711511 1.048358
wb_dma/wire_slv0_pt_in 0.193909 3.507335 -0.084897 -1.563808 0.235582 -0.973033 1.663002 -1.470674 2.218567 1.696645 -1.057228 -1.330883 -2.812934 0.075019 -0.785384 0.748499 0.866314 -1.273340 -0.932054 0.005157
wb_dma_rf/always_2/if_1/if_1/cond -2.549567 3.101680 0.483525 2.172736 -0.732230 1.232612 2.523447 -0.658029 -2.136168 0.919941 -2.786090 0.459618 2.091988 -1.501593 1.211761 1.489124 1.800633 -5.119149 0.631945 0.933090
wb_dma_pri_enc_sub/reg_pri_out_d -0.856648 0.439050 -0.143318 0.360335 -0.313012 1.520328 -1.452165 -0.912601 -2.564555 -0.103938 -2.179856 1.180640 -0.876420 -1.627359 -1.807812 0.882278 0.432080 0.018247 1.770914 -0.377914
wb_dma/wire_ch2_txsz 1.212547 -1.451462 -2.118714 -2.353518 2.094702 1.003129 -2.682789 0.186117 0.114636 1.708465 -3.664649 -0.304032 0.072178 -1.683048 -0.677656 0.444049 0.549529 1.902476 -0.160322 0.105043
wb_dma_ch_pri_enc/wire_pri29_out -0.881777 0.517857 0.018667 0.309668 -0.322932 1.627917 -1.420851 -1.056403 -2.517143 -0.204321 -2.151399 1.241461 -1.026684 -1.597253 -1.853976 0.873988 0.462832 -0.052358 1.859272 -0.290829
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.190330 -1.379983 -2.064622 -2.336228 2.054914 0.987396 -2.571481 0.115274 0.095407 1.673002 -3.560931 -0.302482 0.089792 -1.661636 -0.694411 0.465284 0.571428 1.853816 -0.246985 0.144421
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.127602 2.735069 0.846935 -1.623008 4.235831 0.085062 0.595509 -0.751895 -2.117035 0.011007 -0.794584 0.753465 -0.069922 -1.650383 -1.734207 -1.830165 2.152937 -0.733319 -0.765465 1.656655
wb_dma_de/wire_read_hold -0.571654 1.119915 2.255256 -0.309290 -1.306185 0.810641 0.384511 -1.809779 -0.363080 -0.907175 0.047044 0.825843 -1.800586 0.469336 -1.302386 -0.498968 0.311641 -1.145720 1.780039 -0.281915
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 1.525226 2.038682 1.124085 2.194159 0.805847 -1.990726 0.598186 2.769307 0.460107 0.988517 2.790482 1.160577 -2.168793 -0.321989 -1.336422 0.668289 1.040557 -0.043899 0.170795 -0.544349
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.345252 -0.658974 -1.852260 0.975136 1.605536 0.969077 -1.462574 -0.048722 -0.835595 -0.580316 -0.744597 1.186269 -0.083967 -1.330897 0.871362 1.550225 -0.265481 1.405689 -0.523294 1.670660
wb_dma_ch_rf/wire_sw_pointer 0.188271 2.985401 2.730680 -1.687689 -1.386856 2.852499 2.765817 0.763440 0.346861 0.756916 -1.620216 -0.095815 1.632663 -2.261668 -3.734635 0.206413 -0.860251 -2.228080 -3.220214 0.803458
wb_dma/wire_slv0_din -5.229666 2.355478 4.218971 -1.730374 -0.244661 -4.218068 4.917947 -0.747957 3.941403 -1.680223 3.374132 -4.516182 -2.104815 -0.279025 1.419648 -1.808356 3.958036 -6.331835 0.894952 -2.033147
wb_dma_ch_rf/input_dma_err -0.101379 1.879691 0.478000 1.297939 0.914141 -0.288582 -2.801068 -1.313560 -4.637907 -1.063218 -2.048405 1.721671 0.734644 -2.338182 1.058649 -0.649490 -0.925333 0.437955 0.571640 1.195072
wb_dma_ch_sel/assign_158_req_p1 -0.600831 1.161132 2.342550 -0.368549 -1.383197 0.760127 0.402868 -1.818846 -0.360084 -0.931827 0.080341 0.784083 -1.852614 0.501865 -1.312468 -0.497216 0.314601 -1.189708 1.842308 -0.347801
wb_dma_ch_rf/assign_17_ch_am1_we -0.904750 0.975119 1.832798 -0.839574 -2.128602 1.517349 1.205961 0.906046 0.850270 -1.268373 0.604403 0.427341 1.225994 -1.577410 -3.007586 0.894183 -0.819986 0.165905 -2.692315 1.824587
wb_dma_ch_rf/assign_7_pointer_s -0.199512 1.357386 0.024111 -1.302966 -1.495937 -1.495444 1.497859 0.533586 2.271927 1.471843 -0.542640 -1.150385 -1.130320 0.778017 -1.501407 0.852399 1.174849 -0.108680 -1.413419 0.714030
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -0.879829 0.475616 -0.086605 0.319037 -0.378692 1.508204 -1.362332 -0.990844 -2.402171 -0.135060 -2.110314 1.150498 -0.945253 -1.602249 -1.833430 0.893634 0.437519 -0.030347 1.745311 -0.313736
wb_dma_pri_enc_sub/input_valid -0.599633 1.149147 2.249245 -0.360238 -1.344691 0.838882 0.415011 -1.804244 -0.348817 -0.897855 0.034906 0.775808 -1.810282 0.491865 -1.292738 -0.478748 0.287615 -1.168871 1.793403 -0.293985
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.582982 1.140716 2.277030 -0.350628 -1.358446 0.795036 0.432731 -1.824928 -0.327159 -0.916775 0.059219 0.758876 -1.809202 0.491904 -1.326384 -0.507941 0.352597 -1.221125 1.840978 -0.319779
wb_dma_ch_rf/input_dma_rest -1.340385 0.553881 -0.450979 -0.015298 -1.419625 0.755391 -0.427317 0.259987 2.209028 0.629108 -0.946319 -1.409962 0.164480 -1.133615 -0.109377 2.116357 0.655634 -2.204062 0.903268 0.008437
wb_dma_ch_sel/input_de_ack -0.224297 -0.069793 -2.181326 -2.558797 1.741513 1.995267 -1.480932 0.776056 0.130331 3.554633 -3.850508 -1.534614 1.406588 -2.878973 -2.423274 1.270744 1.251238 -0.513168 -0.119310 -0.629222
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.588784 1.726899 3.059186 1.228773 0.433948 -3.908889 -2.191281 0.533219 -1.600829 0.983219 2.295177 0.676070 1.427762 0.090131 2.720288 -3.124288 -1.857587 1.667183 -1.476717 0.584105
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 1.120406 0.788573 -1.282965 2.069520 2.874239 -1.169665 -2.894567 -0.260962 -3.045672 -1.464605 -0.475201 1.550802 1.877078 -1.993185 3.917051 -0.109488 -1.703218 1.875977 -1.902264 3.221118
wb_dma_ch_sel/reg_valid_sel 1.118192 2.095551 2.144662 -2.016624 1.938935 2.746504 2.918379 0.052747 -2.305979 -1.340336 0.172629 -0.398567 -0.003251 -1.497012 -3.373929 -2.517258 -2.711110 -1.894219 -2.605265 -1.022703
wb_dma_de/assign_63_chunk_cnt_is_0_d -1.025295 1.880450 0.589083 0.474711 0.592635 0.801869 0.794356 -2.167488 -3.018530 -2.005136 -2.107848 0.660869 0.849888 -0.841831 1.093434 -1.023711 -0.277040 -1.631611 -0.505548 1.318562
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.351250 2.209956 1.029556 -1.174884 3.190644 -0.378723 -0.712529 -1.311733 -0.240685 -1.517457 -1.152650 0.803771 -1.218436 -1.283898 0.155372 -1.084005 2.004145 -0.745745 0.025228 2.390162
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.198724 1.198665 -0.025795 -1.276728 -1.449853 -1.477643 1.333102 0.585128 2.277519 1.528653 -0.566597 -1.162500 -1.033779 0.690902 -1.492958 0.836936 1.199571 -0.018595 -1.323965 0.640407
wb_dma_wb_mast/always_4/stmt_1 -0.627668 1.186180 2.378546 -0.316575 -1.374919 0.838884 0.392605 -1.901933 -0.404499 -0.961293 0.059117 0.818460 -1.846747 0.514364 -1.304096 -0.514398 0.326772 -1.231568 1.877484 -0.305169
wb_dma_ch_sel/assign_375_gnt_p0 1.151029 1.727298 0.414680 -0.097995 -0.447525 -5.175590 -5.338509 2.056427 0.544975 2.889889 2.538578 -1.134445 1.063528 -3.925753 -1.769522 1.513584 0.462844 3.301989 -2.331874 2.461228
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.613333 1.160481 2.261105 -0.324217 -1.315476 0.817399 0.394424 -1.787416 -0.336255 -0.932952 0.056790 0.763004 -1.790049 0.499375 -1.317032 -0.465465 0.307651 -1.178149 1.798367 -0.335524
wb_dma/inst_u3 -1.267874 3.747394 2.002835 -3.661305 -2.606835 -3.972988 1.976492 -0.178038 4.425196 1.469220 -0.759707 -3.338969 -2.520736 0.021714 -1.965402 -0.434228 1.342725 -2.381402 -0.925175 0.126145
wb_dma/inst_u2 -2.080586 2.848989 -0.620074 -1.769549 0.487802 -2.127189 0.026766 -0.162339 0.891653 0.096417 1.996502 -3.287657 0.704437 0.504362 -1.251731 -0.397262 -0.856985 -2.860379 0.039211 -0.840742
wb_dma/inst_u1 -1.731098 3.418714 0.119173 -2.001946 -0.565482 -2.230857 1.360152 -1.392091 2.551626 0.472773 1.466116 -4.519394 0.032702 0.554734 -1.149423 -0.476832 -0.088840 -3.177222 -1.271940 -0.350310
wb_dma/inst_u0 -2.120616 3.485259 1.548059 -2.911371 -1.825888 -3.566673 3.018896 -0.291000 3.799063 1.555092 0.491186 -4.292438 -0.678920 0.736003 -2.279059 -0.605705 2.402786 -2.560232 -2.129175 0.233281
wb_dma/inst_u4 1.735565 3.243737 3.311338 -2.991453 -1.904685 -2.940377 0.394350 -2.929455 2.296765 1.218739 -2.638512 -1.239006 -3.692483 -0.277223 -1.118741 -1.649250 1.384436 0.182970 -1.647385 1.333360
wb_dma_ch_rf/assign_2_ch_adr1 1.173524 3.702519 0.987275 0.862304 0.385856 -1.888844 2.972161 2.875668 0.112028 3.005659 1.441294 1.014112 -2.221216 -0.200862 -4.178970 0.432245 1.811562 -0.308574 -0.937938 -0.195496
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.581411 -0.587940 -2.956037 0.279291 -0.802047 -0.716345 -0.760066 -0.386583 -1.885034 1.615328 -2.455703 -0.332383 -0.336950 -1.478350 -1.415081 2.160317 0.880920 2.204258 -0.861180 0.062236
wb_dma_de/wire_de_csr -0.069361 -0.742503 -2.283918 -2.201404 0.626635 1.575848 -2.776148 0.312144 2.215072 2.171560 -4.175889 -1.593008 0.189820 -2.554806 -0.714219 2.325564 1.139723 -0.348538 0.657472 0.125124
wb_dma_ch_sel/always_40/case_1/stmt_1 -0.536115 0.578775 -2.129170 1.655772 2.524041 -0.337993 -2.464328 2.159762 -1.557487 0.437870 -0.214045 1.247044 -0.634937 -3.172696 -1.621050 2.349046 2.157137 1.146318 0.794034 0.973431
wb_dma_ch_sel/always_40/case_1/stmt_2 -0.294687 -0.687748 -2.392304 0.687856 1.031947 0.848892 -1.899146 0.814137 -2.262624 0.776044 -2.325928 0.473523 0.820386 -2.182073 -0.546803 1.439178 0.155983 1.210733 0.034870 0.011998
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.587182 -0.083108 -0.564356 -0.300765 -0.541874 -0.018470 -0.520740 0.859908 -1.520744 1.399638 -1.653666 -0.592691 0.942552 -0.929122 -1.429878 -0.129817 0.380439 -0.162299 0.602970 -1.710245
wb_dma_ch_sel/always_40/case_1/stmt_4 -1.522249 -0.049831 -2.672182 0.724793 -0.408095 1.436240 -2.216747 1.001205 -0.038847 1.335814 -3.044041 -0.887808 1.051846 -3.145934 -0.468940 3.376012 0.703825 -1.052210 0.903848 0.021916
wb_dma_pri_enc_sub -0.831532 0.459086 -0.125311 0.340374 -0.267682 1.682788 -1.507171 -1.017574 -2.573683 -0.170963 -2.247591 1.316897 -0.976146 -1.664872 -1.829591 0.957962 0.425283 0.037658 1.834615 -0.322456
wb_dma_ch_rf/reg_ch_am1_r -0.923273 1.084494 1.962290 -0.881020 -2.132228 1.415263 1.297730 0.872696 0.789016 -1.181357 0.654818 0.368765 1.199497 -1.555937 -3.001889 0.774241 -0.753674 0.039323 -2.638164 1.723596
wb_dma_de/assign_72_dma_err -0.037098 1.893061 0.444856 1.349082 1.005852 -0.519164 -2.898434 -1.162413 -4.733615 -0.957703 -2.010476 1.628166 1.026782 -2.371936 1.196589 -0.739791 -0.920917 0.536054 0.474218 1.196757
wb_dma_de/reg_ptr_adr_low 1.237143 1.528717 -2.894450 -1.317937 0.998406 -2.139529 0.054207 1.362630 1.200629 0.349934 -2.615670 -2.166692 -2.060089 0.308592 -0.407185 0.250547 -2.586978 1.235043 -2.370391 -1.969734
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.590058 -0.592948 -2.948936 0.340798 -0.764235 -0.718954 -0.703703 -0.372139 -1.766456 1.594424 -2.364325 -0.331426 -0.461119 -1.448039 -1.358722 2.226260 0.873551 2.192834 -0.851892 0.066804
wb_dma_de/reg_state -1.042925 3.407693 0.232302 -1.446160 1.919868 -1.725724 -0.955853 0.519166 1.237728 -0.772878 2.033843 -2.645568 0.768084 -0.207861 0.447441 -0.600704 -1.356640 -4.469052 0.998183 -0.437834
wb_dma_ch_rf/always_26/if_1 0.157486 3.104918 2.734209 -1.783383 -1.339797 2.779137 2.837970 0.675361 0.379367 0.814735 -1.686415 -0.134700 1.554835 -2.217927 -3.801193 0.156147 -0.784822 -2.281395 -3.275170 0.827358
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -4.046752 1.296228 1.107325 -1.886191 -0.009162 1.267954 -1.837503 -1.300087 2.528040 -4.939682 -1.167692 -0.473242 2.223600 -1.306652 3.226823 0.973153 1.081771 -5.246370 2.515318 3.984033
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 0.941429 -0.737439 -2.134141 -2.677753 3.307415 1.519921 -1.284762 0.669241 -2.040172 3.121520 -3.204123 -0.132100 1.215028 -2.099931 -2.619799 -0.401380 0.809536 1.784421 -0.940452 -0.556692
wb_dma_ch_sel/assign_113_valid -0.405563 0.830280 -1.700557 0.868571 1.985331 -0.173166 0.332954 -0.332696 -2.779762 -1.170569 -2.129138 -0.187287 2.847322 -1.357595 2.602453 -0.645172 -0.674240 -0.402654 -2.487599 1.743977
wb_dma_inc30r/always_1 -0.235449 -0.259793 2.915098 0.265956 -0.450069 -0.718655 -2.439449 3.671315 1.137154 -1.806647 5.492553 -0.487416 4.276896 -2.098807 -2.976916 -1.523256 0.688080 2.280262 -1.626377 1.743738
wb_dma_de/always_23/block_1/case_1/cond -0.977221 3.309193 0.107153 -1.505351 2.117837 -1.622770 -1.145360 0.504484 1.450392 -0.832428 2.213491 -2.661970 0.586299 -0.275599 0.302112 -0.442460 -1.374918 -4.315315 1.017125 -0.444383
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.029776 1.088874 1.471360 1.304006 1.738186 -1.930214 -0.086245 -0.367839 -0.684602 -0.511771 1.531812 0.653963 1.538606 0.311408 3.694364 -2.131409 -1.438905 0.894654 -3.086278 2.332632
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -0.404816 0.800452 -1.730608 0.911993 2.003176 -0.111048 0.282006 -0.323981 -2.798139 -1.173996 -2.157061 -0.118538 2.876039 -1.393573 2.566389 -0.584538 -0.658755 -0.353711 -2.500916 1.801680
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -0.278049 -0.703416 -2.362764 0.642519 1.040032 0.917938 -1.911022 0.816552 -2.309591 0.803066 -2.380992 0.535208 0.819072 -2.200180 -0.622584 1.380588 0.154160 1.163378 0.112462 -0.084338
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -1.180951 1.233979 -0.021808 -4.625679 0.084293 -0.496129 1.881025 -1.912336 5.111670 -1.196212 -0.994005 -3.311761 -0.809293 0.425251 -0.887703 -0.145846 0.728235 -0.982723 -3.169125 2.392157
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.669330 1.926207 0.368339 2.425830 0.945738 -5.319887 -3.236873 1.292099 -2.657223 2.270061 1.677468 1.162967 -0.407936 -2.045918 0.341873 -0.056175 1.141686 3.597219 -1.179047 1.326821
wb_dma_ch_sel/assign_148_req_p0 1.335889 1.598363 -0.739483 2.074065 1.168403 -0.965776 1.571538 1.172571 -2.715659 0.198094 -1.191403 0.221182 1.999271 -0.640429 2.107252 -0.812708 -1.552336 -0.388303 -3.010219 0.125998
wb_dma_ch_sel/assign_155_req_p0 1.336594 1.528257 -0.673916 2.062346 1.156903 -0.898113 1.583337 1.113959 -2.770581 0.211604 -1.175204 0.242561 2.018803 -0.622851 2.126313 -0.833935 -1.447071 -0.441900 -2.861985 0.096148
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -0.284813 -0.692699 -2.457285 0.677714 1.112052 0.913248 -2.018565 0.811029 -2.310919 0.815525 -2.434111 0.530661 0.851336 -2.298274 -0.565487 1.510137 0.151103 1.255764 0.036341 0.031585
wb_dma_pri_enc_sub/always_3/if_1/if_1 -0.900124 0.533283 -0.011014 0.270345 -0.380226 1.646088 -1.452267 -1.059211 -2.545278 -0.124820 -2.203336 1.253468 -1.020539 -1.656922 -1.910707 0.887522 0.466559 -0.061946 1.904911 -0.324023
wb_dma_ch_sel/always_8/stmt_1/expr_1 -1.531585 -0.152554 -2.766710 0.744244 -0.417788 1.598584 -2.194461 1.059924 0.012371 1.404238 -3.165914 -0.870883 0.982734 -3.176818 -0.563377 3.522950 0.775372 -1.060748 0.976046 -0.069014
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -1.789323 0.618918 -2.708301 1.321355 0.735131 -1.933831 -1.302198 0.910615 -1.225784 1.182179 -0.412586 0.421496 -1.779008 -2.410185 -2.330608 3.054865 2.783211 2.203814 -0.136872 1.048451
wb_dma_rf/input_dma_done_all 0.955546 0.099528 -1.455727 -2.078293 2.968087 -0.001943 -0.494309 -0.901916 -0.481870 -0.204301 -3.394710 -0.939233 2.076770 -0.986190 2.292379 -1.488021 -0.169046 0.323509 -2.635809 1.844620
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.256123 1.240196 0.024054 -1.346389 -1.522104 -1.427994 1.582840 0.588049 2.383656 1.527190 -0.552152 -1.188588 -1.211200 0.782932 -1.592514 0.881305 1.244077 -0.109069 -1.332075 0.590943
wb_dma_de/assign_66_dma_done -1.108431 1.718256 0.749057 -2.324969 1.164390 3.457138 0.246399 -0.594178 -1.198965 -0.910190 -2.160383 -0.653836 3.221460 -2.835177 -2.093721 -0.449019 -0.627089 -2.244954 -1.898900 1.797967
wb_dma/wire_ch4_csr -0.743616 2.220441 0.576288 -2.539180 -2.441807 -2.890180 0.487923 0.425064 3.453891 -0.418112 -1.128014 -3.825082 0.547740 0.100557 -1.300031 -0.761677 0.005339 -0.350330 -2.675577 0.097525
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.624627 1.165924 2.358941 -0.404754 -1.448874 0.734162 0.454645 -1.826675 -0.236468 -0.893933 0.100937 0.716043 -1.835163 0.532980 -1.357092 -0.536885 0.372550 -1.246577 1.817632 -0.331158
wb_dma_ch_sel/input_ch3_csr 0.409207 0.964309 1.176198 -2.854409 -2.972548 -0.731063 0.568763 1.413848 3.652561 -0.107897 -2.282181 -4.482994 2.918550 0.350977 -0.970826 -2.138929 -1.296015 -0.809503 -2.729371 -1.729496
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.657647 -0.657036 -3.031617 0.302469 -0.859100 -0.733081 -0.701717 -0.459200 -1.781644 1.587108 -2.388335 -0.328638 -0.484096 -1.430090 -1.418172 2.320461 0.911755 2.350249 -0.859737 0.107749
wb_dma_de/wire_adr1_cnt_next 0.670513 0.097907 1.994095 0.366160 1.390042 -0.317083 -3.062853 1.897024 0.244519 -1.697670 4.103338 1.358004 1.140439 -2.126690 -1.899168 -0.168643 0.694547 1.672492 -0.257850 2.613753
wb_dma/wire_de_adr0 -4.652736 0.308494 -0.463678 -0.677505 -4.312132 -4.894425 0.966617 -0.881678 0.694831 -0.566793 1.664430 -3.490048 2.500610 1.877727 1.043482 -0.577297 0.357284 -0.177271 -0.858805 -0.156704
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.841329 0.444574 -0.161060 0.398370 -0.235917 1.711578 -1.612968 -1.003208 -2.673382 -0.150395 -2.298167 1.358415 -0.970007 -1.771571 -1.819141 0.961649 0.443035 0.102468 1.837367 -0.253469
wb_dma_de/reg_adr0_cnt -4.844509 0.339507 -0.055119 -0.758426 -4.185982 -3.110269 0.847736 0.141030 -0.038177 -2.132914 2.468812 -2.960868 4.145045 0.473978 -0.439685 -0.313935 -0.912211 -0.052024 -2.324588 0.905277
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -0.823404 0.492090 -0.064751 0.342876 -0.266720 1.670763 -1.505410 -1.030066 -2.634836 -0.161094 -2.249270 1.299232 -0.924411 -1.679464 -1.812357 0.878713 0.428488 -0.018656 1.861659 -0.311918
wb_dma/wire_am0 -0.278824 -0.557026 -1.042439 -0.219229 -0.686304 0.211403 -1.415386 -0.823893 -1.187058 -1.083669 -1.453513 -0.473263 2.534495 1.835246 2.661068 -1.123760 -1.828338 -0.777021 1.022350 -0.244662
wb_dma/wire_am1 -0.331248 -0.485455 0.270067 0.158556 -0.133527 1.758788 -0.403157 1.263854 -0.661476 -1.891195 1.265103 0.606947 1.891144 -1.206432 -1.411264 0.343303 -1.453753 0.552010 -1.392937 1.102695
wb_dma_ch_sel/assign_137_req_p0/expr_1 1.399463 1.591462 -0.680737 2.015309 1.166395 -1.127808 1.283186 1.224299 -2.756266 0.380211 -1.168026 0.214310 2.047506 -0.722906 2.037455 -0.812269 -1.415781 -0.249159 -2.863876 0.085402
wb_dma_ch_sel/assign_140_req_p0/expr_1 1.134330 1.581840 -0.836354 1.926091 1.232464 -0.875788 1.457814 0.985017 -2.714647 0.126308 -1.382276 0.118912 2.075564 -0.749019 2.101468 -0.763693 -1.407572 -0.470536 -2.912168 0.263941
wb_dma_ch_rf/always_22/if_1/if_1 -0.276868 -0.506863 -1.009336 -0.240107 -0.699292 0.129067 -1.318425 -0.823902 -1.146826 -1.009971 -1.432661 -0.497158 2.449703 1.788366 2.567606 -1.124175 -1.751406 -0.757676 0.937149 -0.207708
wb_dma_de/assign_69_de_adr0 -4.640105 0.319172 -0.379742 -0.747715 -4.210845 -4.729384 0.960018 -0.982538 0.652122 -0.679354 1.625837 -3.431015 2.545645 1.811673 1.089307 -0.606548 0.362407 -0.279744 -0.841979 -0.004138
wb_dma_de/always_2/if_1/cond -0.396293 -0.511963 0.325982 0.140554 -0.220931 1.894091 -0.356006 1.325110 -0.621421 -2.014103 1.346715 0.608075 2.059767 -1.225536 -1.530921 0.376487 -1.536330 0.570952 -1.441810 1.141687
wb_dma_de/wire_mast0_go -0.578282 1.133522 2.338807 -0.352948 -1.353007 0.846258 0.405959 -1.841168 -0.389159 -0.949384 0.053356 0.828197 -1.818017 0.502390 -1.339465 -0.509222 0.278114 -1.208974 1.855306 -0.332581
wb_dma_wb_slv/input_slv_din -1.091882 0.447937 3.191399 -1.225577 0.573720 -3.145166 0.282519 -2.501111 2.496138 -0.491288 4.659218 -0.823829 -1.830125 2.379191 1.289926 -1.667094 1.765242 -0.705374 1.511148 -0.407734
wb_dma_de/always_3/if_1/if_1 2.269992 1.073619 2.896371 1.354477 0.777212 -1.158054 -1.841418 3.196493 0.201759 -0.366223 4.773727 1.640847 0.294326 -1.498563 -2.298982 -0.434172 0.068006 1.551473 -0.757404 1.142126
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.552176 -0.604314 -2.950197 0.390559 -0.715566 -0.760505 -0.789610 -0.386188 -1.824628 1.535050 -2.280228 -0.230149 -0.434028 -1.486331 -1.302588 2.253976 0.846772 2.296473 -0.878776 0.208968
wb_dma_ch_sel/always_47/case_1 -0.417190 -0.444400 0.275967 0.171991 -0.191760 1.726993 -0.359003 1.200213 -0.609403 -1.855919 1.258861 0.547975 1.856473 -1.178129 -1.411487 0.410515 -1.392081 0.528999 -1.385163 1.086530
wb_dma_ch_sel/assign_152_req_p0 1.464473 1.619870 -0.687431 2.125448 1.174263 -1.049481 1.499107 1.219546 -2.762663 0.315580 -1.129298 0.250473 2.002783 -0.670470 2.124757 -0.831662 -1.523825 -0.316920 -3.022412 0.105473
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.989411 -0.826997 -2.208647 -2.645709 3.290793 1.559835 -1.481973 0.610222 -2.048277 3.068360 -3.345498 -0.130141 1.200277 -2.163217 -2.477442 -0.389641 0.785664 1.852140 -0.833492 -0.545501
wb_dma_ch_sel/assign_114_valid -0.519923 0.803987 -1.713268 0.883013 1.880201 -0.163614 0.330623 -0.288079 -2.643431 -1.115056 -2.065924 -0.239618 2.787059 -1.385248 2.399391 -0.460245 -0.583721 -0.399585 -2.454448 1.708532
wb_dma_ch_rf/assign_4_ch_am1 -0.918789 0.972290 1.904991 -0.894153 -2.174822 1.532628 1.249951 1.036526 0.857481 -1.189202 0.706402 0.403276 1.268176 -1.555646 -3.181463 0.905020 -0.758574 0.185423 -2.677803 1.765210
wb_dma_de/wire_dma_done_all 1.008604 0.051401 -1.432591 -1.995382 3.027848 0.004284 -0.596842 -0.877162 -0.665890 -0.150579 -3.456576 -0.904724 2.165792 -1.011746 2.349244 -1.535714 -0.190062 0.335244 -2.544377 1.772404
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.470470 1.767927 3.047490 1.124644 0.365535 -3.861295 -2.154080 0.496209 -1.534321 0.999208 2.257019 0.607573 1.459604 0.028233 2.570022 -3.080430 -1.772309 1.582530 -1.528950 0.642701
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 1.255314 2.134923 2.423322 -2.311219 1.907757 2.790317 3.132739 0.155911 -2.380128 -1.123309 0.032927 -0.596783 0.082629 -1.387291 -3.527698 -2.974560 -2.737864 -2.155159 -2.519879 -1.533848
wb_dma_wb_slv/input_wb_data_i 0.363859 0.187350 0.759065 -1.523784 -0.261085 -5.900721 2.682366 3.484622 -1.387419 4.439893 -1.615410 -4.497712 1.369314 1.523708 0.277677 -5.240308 1.139930 -2.179370 0.603043 -7.494428
wb_dma_de/input_nd 1.076111 0.860373 -1.269638 2.016993 2.806470 -1.198930 -2.919364 -0.308322 -3.085515 -1.505666 -0.475447 1.545808 1.869544 -2.029935 3.835680 -0.115441 -1.720401 1.881141 -1.881361 3.250698
wb_dma_ch_sel/assign_126_ch_sel -3.532640 2.892221 1.004028 0.188129 -0.703593 -1.963825 1.283419 -1.387389 -0.915246 0.963929 4.532572 -1.647576 3.131070 0.160469 -1.575446 -0.090679 1.656200 -2.163391 -0.870661 1.758372
wb_dma/wire_mast1_err -0.155928 1.880347 0.409785 1.338133 0.965156 -0.368551 -2.892490 -1.253510 -4.771261 -1.011980 -2.083499 1.668219 0.922157 -2.419120 1.052063 -0.647622 -0.926808 0.501083 0.508790 1.231441
wb_dma_de/wire_ptr_valid -1.692280 1.144613 -2.303566 1.678193 1.050423 0.212315 -2.661080 2.296190 0.695872 0.938173 -0.885379 -0.139730 -0.471570 -3.951146 -1.498577 4.153023 2.667643 -1.064118 1.606910 0.975384
wb_dma/wire_ch_sel -2.493253 2.239064 -1.989869 -1.818908 1.766481 1.408595 1.923290 -2.809702 2.379973 3.116424 -0.677102 -2.326836 0.276419 -0.164646 -0.929997 2.595329 3.298040 -4.340490 0.134585 1.574041
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -1.691954 0.681115 -2.760112 1.316430 0.855198 -1.902299 -1.427790 0.947480 -1.242908 1.140193 -0.409958 0.509344 -1.773247 -2.507379 -2.296458 3.080174 2.763432 2.243589 -0.237020 1.213653
wb_dma_de/always_12/stmt_1/expr_1 -0.918013 1.924150 0.541257 0.579862 0.704611 0.650523 0.697254 -2.063132 -3.172957 -2.059007 -2.120592 0.656577 1.160381 -0.873205 1.369108 -1.164536 -0.392000 -1.538925 -0.692977 1.424170
wb_dma/wire_dma_req -0.303317 -0.093334 -2.306583 -2.727754 1.770785 1.959766 -1.515146 0.779815 0.277630 3.706146 -3.805967 -1.577301 1.292025 -2.952207 -2.640756 1.424336 1.460746 -0.394818 -0.100896 -0.534146
wb_dma_ch_sel/assign_136_req_p0 1.302783 1.665332 -0.675680 1.887090 1.125049 -1.031114 1.685672 1.157367 -2.695079 0.355185 -1.287951 0.053131 2.010293 -0.683885 1.952866 -0.889492 -1.394129 -0.524205 -3.003094 0.060166
wb_dma_ch_rf/assign_5_sw_pointer 0.166920 3.047293 2.717993 -1.911641 -1.384480 2.733985 2.621170 0.610615 0.473272 0.702493 -1.759490 -0.235413 1.587106 -2.319612 -3.694943 0.176329 -0.851241 -2.123480 -3.294528 0.911062
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.201369 -1.405751 -2.110191 -2.347083 2.084684 0.927197 -2.646847 0.180241 0.068556 1.716486 -3.631207 -0.335897 0.132443 -1.719595 -0.693639 0.446258 0.535180 1.908847 -0.234007 0.112926
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.900926 0.937336 1.769481 -0.815392 -2.056548 1.376392 1.122018 0.896744 0.803902 -1.261126 0.714386 0.354386 1.156531 -1.482587 -2.788568 0.841829 -0.856674 0.188529 -2.589279 1.729530
wb_dma_ch_sel/assign_97_valid/expr_1 0.363734 0.192124 -1.631006 -0.001287 -0.097054 -3.027940 0.505444 5.119329 -2.194524 -0.892290 0.340188 -3.284891 6.945997 0.194304 0.408388 -3.617992 -4.439051 2.022247 -5.364691 -2.712899
wb_dma_de/always_9/stmt_1 1.527104 0.516429 0.786823 -2.505470 2.204800 -0.589521 1.190611 -1.698680 1.410673 -1.081035 -1.261505 -1.118391 1.351951 1.184910 3.185286 -2.886187 -0.485872 -0.725126 -2.569667 1.903980
wb_dma_de/input_pause_req -3.391758 5.061983 0.736321 -0.111173 0.432770 0.483245 2.274813 -3.791793 -0.899738 0.497497 0.605475 -2.194496 -0.943335 -1.143505 -0.954324 1.052312 0.842706 -6.298771 0.974635 0.508519
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 1.011294 -0.770303 -2.087058 -2.691087 3.295377 1.481054 -1.381055 0.573463 -1.953339 3.054378 -3.288195 -0.146414 1.125081 -2.119291 -2.437657 -0.451753 0.805616 1.775155 -0.887332 -0.466466
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -0.099563 -0.732792 -2.283342 -2.151367 0.538736 1.513245 -2.801632 0.300679 2.290128 2.112881 -4.162547 -1.657234 0.239299 -2.539695 -0.564015 2.361120 1.114643 -0.385290 0.598190 0.180961
wb_dma_de/wire_dma_busy -2.367893 2.858420 -1.380195 0.399493 2.473450 0.394896 3.255729 -3.275837 -0.130841 0.537728 2.286898 -0.450042 -0.073401 0.738029 -0.127971 1.608693 1.990382 -2.762639 -1.563647 3.155426
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.219463 -1.475256 -2.158123 -2.283545 2.141940 1.085258 -2.667063 0.127785 0.000645 1.643860 -3.636940 -0.228763 0.057050 -1.746737 -0.684437 0.516094 0.558329 1.896728 -0.158546 0.147516
wb_dma_ch_pri_enc/always_2/if_1 -0.817463 0.524634 -0.021720 0.411040 -0.233759 1.650795 -1.567505 -1.088257 -2.710870 -0.256669 -2.225249 1.390640 -0.967683 -1.724777 -1.764702 0.896770 0.409289 0.047484 1.831097 -0.215183
wb_dma_de/always_6/if_1/stmt_1 1.255531 1.693591 -0.968403 -0.960517 6.321664 -0.343535 0.468145 0.213472 -0.703456 -0.426078 0.401032 0.764881 0.824238 -1.527031 0.797258 -1.209117 1.511969 0.521950 -3.000543 3.575215
wb_dma_ch_rf/input_de_txsz_we 3.268206 -1.784991 -0.524593 -0.817169 4.299874 1.912714 0.949985 -1.456425 -0.291509 -0.617848 -2.133591 1.214916 1.379510 1.424455 4.699461 -2.539666 -0.371276 0.022880 -1.487994 1.533843
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.630892 1.188253 2.355466 -0.387932 -1.389958 0.770585 0.487907 -1.875578 -0.306656 -0.913077 0.081410 0.758893 -1.888075 0.514178 -1.374675 -0.531069 0.313875 -1.254499 1.843878 -0.339355
wb_dma_wb_if/input_wb_addr_i -1.413985 3.750980 3.963222 -2.242878 -2.125455 -2.498231 3.229458 -0.969578 0.959366 3.177002 0.574991 -3.067391 0.419404 0.719691 -1.497441 -3.399872 2.912131 -3.637030 0.812277 -2.669600
wb_dma_ch_sel/always_7/stmt_1 1.277167 -1.456673 -2.152734 -2.288037 2.154833 1.029316 -2.737303 0.179549 -0.036134 1.706352 -3.702874 -0.265492 0.161949 -1.768894 -0.622776 0.415294 0.545917 1.943779 -0.155286 0.107158
wb_dma_rf/inst_u25 -0.157036 1.928316 0.550494 1.300696 0.872066 -0.346279 -2.783460 -1.354792 -4.684327 -1.044494 -1.982422 1.745728 0.741949 -2.323039 1.048913 -0.676205 -0.879482 0.378033 0.638311 1.227297
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -1.901025 3.216188 -0.885697 -1.978684 0.346658 -3.034650 -1.878750 -1.107854 0.364460 -1.459255 3.746311 -4.251384 -1.136119 -0.391149 -2.378036 -0.561002 -3.472152 -0.475407 -0.893730 -1.396035
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.125415 0.601366 1.212790 -2.530507 0.408033 0.813435 -5.473422 -1.339286 0.533114 1.165636 -5.633820 -0.054335 0.903153 -2.270579 2.030344 -0.557237 0.987690 -1.577820 3.427935 0.797774
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.614594 1.572423 3.058812 1.269388 0.613321 -3.721292 -2.366226 0.467449 -1.788015 0.857154 2.222725 0.860597 1.589469 -0.005115 2.849655 -3.181989 -1.854103 1.720028 -1.374229 0.744563
wb_dma_ch_rf/always_4/if_1/block_1 -1.734872 1.437404 -0.475813 -2.509336 -2.346503 -1.742692 3.058239 0.111729 4.011804 -0.048994 -2.258831 -4.111610 -2.996856 -0.906586 -2.126770 1.060513 2.126921 -1.378414 -2.663193 0.107785
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -2.134443 -0.143466 1.885535 -1.468467 1.436454 1.498217 -2.210348 -0.015758 0.287178 -5.973994 -1.619908 0.714953 4.110510 -0.663042 3.953635 -2.249582 0.721521 -3.142609 2.081552 3.068789
wb_dma_ch_sel/input_ch2_txsz 1.239672 -1.447459 -2.120801 -2.397986 2.187875 1.030167 -2.720035 0.102488 0.132621 1.694397 -3.661578 -0.287750 0.038402 -1.703760 -0.627973 0.433144 0.569798 1.885445 -0.222074 0.173082
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.632895 1.198291 2.374191 -0.381093 -1.412876 0.824308 0.470612 -1.865326 -0.273971 -0.903992 0.101549 0.763699 -1.873876 0.552044 -1.395688 -0.493904 0.334344 -1.263263 1.848520 -0.330529
wb_dma_ch_sel/input_ch5_csr -0.995271 2.231250 0.576609 -2.752257 -2.530134 -2.931959 0.672735 0.454974 3.697742 -0.366921 -1.139668 -4.154574 0.739536 0.169354 -1.287786 -0.851784 0.040956 -0.614666 -2.685130 -0.085399
wb_dma_ch_sel/assign_150_req_p0 1.195238 1.604071 -0.826706 1.961322 1.134396 -0.903722 1.538557 1.144012 -2.792592 0.213577 -1.311206 0.147022 2.033003 -0.751690 1.994746 -0.751907 -1.432922 -0.428467 -2.958423 0.131439
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.573065 1.142739 2.338324 -0.309386 -1.370053 0.854780 0.387504 -1.861075 -0.409272 -0.980231 0.045286 0.828432 -1.868969 0.479878 -1.361648 -0.487773 0.290637 -1.189186 1.895628 -0.330900
wb_dma_ch_sel/always_43/case_1/cond 0.276743 2.630828 0.778052 -1.617275 4.491692 0.417766 0.688158 -0.843645 -2.169648 -0.116774 -0.937822 0.925893 -0.162702 -1.636866 -1.583285 -1.873192 2.149283 -0.769719 -0.785003 1.711063
wb_dma/wire_ndr 1.154844 0.869703 -1.277389 2.074800 2.985810 -1.144466 -3.015903 -0.286766 -3.232726 -1.502057 -0.596311 1.626725 1.941720 -2.118258 3.958495 -0.171129 -1.741580 1.886560 -1.923222 3.253257
wb_dma_ch_sel/always_43/case_1/stmt_4 -0.233349 -0.691988 -2.420720 0.674010 1.148224 0.858767 -1.949674 0.808505 -2.281519 0.782671 -2.387938 0.509716 0.866594 -2.228583 -0.514826 1.433394 0.121594 1.260658 0.018053 0.069301
wb_dma_ch_sel/always_43/case_1/stmt_3 1.227462 -1.431643 -2.101238 -2.340106 2.127273 1.073767 -2.765472 0.114972 0.044060 1.662360 -3.669107 -0.195404 0.073978 -1.761822 -0.658949 0.510905 0.563548 1.903154 -0.151601 0.172976
wb_dma_ch_sel/always_43/case_1/stmt_2 0.451682 0.297705 1.921967 -3.689982 -0.619571 0.973824 -0.991656 -1.623515 0.441260 1.315001 -3.001065 -0.544799 -1.628140 -0.036472 -2.774202 -1.587459 1.093469 -0.519284 2.131699 -1.761099
wb_dma_ch_sel/always_43/case_1/stmt_1 0.814901 0.698091 -1.457051 -2.434169 4.132932 0.523059 0.850137 -0.478620 -2.440117 1.182434 -2.974898 -0.824040 3.073563 -1.257825 0.439120 -2.381145 0.023439 0.185708 -3.325899 1.125254
wb_dma_de/always_19/stmt_1/expr_1 -0.683913 0.716363 1.689007 -1.542200 -0.467511 -0.248826 -1.690857 -1.412066 0.324494 -1.166157 3.507491 0.345091 0.092904 -1.182371 -2.142010 0.581251 -0.948057 0.922941 -1.284691 3.161635
wb_dma_ch_rf/wire_ch_err_we -0.018381 1.827409 0.517150 1.419835 0.959842 -0.336692 -2.858407 -1.271623 -4.724086 -1.052265 -1.986857 1.782924 0.839715 -2.303713 1.192930 -0.679664 -0.954744 0.524763 0.579048 1.203696
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -2.085916 3.385085 0.159477 0.465293 1.091851 -0.649983 2.228007 -2.774216 -0.784687 1.662582 2.684174 -0.345702 -0.442251 0.699272 -0.900257 0.872868 1.752068 -2.692238 -0.061434 1.567720
wb_dma_rf/wire_ch1_adr1 -0.293299 1.231619 0.106373 1.032238 1.522119 -1.177153 -0.639563 1.326829 0.669948 -0.376139 1.995339 0.732697 -1.411033 -1.070241 -1.036257 1.013005 1.968897 0.008085 0.683207 1.051134
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -0.340112 2.566398 -0.919012 1.866909 -0.698368 -3.550333 -2.080092 4.008942 1.274974 -2.285201 -3.488290 -2.367021 2.501024 -0.653964 4.726237 -0.556497 -1.060373 -3.472086 1.170253 -1.944764
assert_wb_dma_wb_if/input_pt_sel_i -1.495485 1.085978 1.306328 -2.642418 -2.423409 -1.882954 1.647518 -1.690058 2.473716 -0.749188 -0.987979 -2.442255 -1.874892 -0.521847 -2.606855 -0.243969 1.051817 0.061858 -2.522228 1.309233
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.926932 0.867002 2.112645 0.104039 1.279110 -3.077743 -3.553241 -0.932685 -1.698465 -0.413164 1.336705 0.353768 2.369648 -0.624922 3.261148 -3.029750 -1.058218 1.660935 -0.887566 2.213890
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.615025 1.191767 2.312324 -0.363358 -1.410259 0.752015 0.494993 -1.828502 -0.294938 -0.933231 0.131221 0.760934 -1.847474 0.519490 -1.326004 -0.498025 0.355858 -1.215711 1.812983 -0.324120
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -0.220095 -0.712611 -2.413095 0.690387 1.129160 0.927420 -1.981211 0.813798 -2.299961 0.779315 -2.383787 0.541989 0.850073 -2.250585 -0.547252 1.445453 0.114153 1.238735 0.051055 0.024083
wb_dma_rf/input_paused -0.307445 0.413805 0.513514 -0.915489 0.310709 0.853499 1.358394 -0.416065 0.365486 -1.009308 0.445397 -1.445983 -1.875510 -0.395430 -0.905808 -0.593845 -1.116188 -2.081922 0.454823 -1.762734
wb_dma/wire_mast0_adr 2.970456 2.360330 -1.896674 -0.061499 0.400935 -2.989256 1.094072 2.773136 0.848156 1.580056 -1.767321 -1.669580 -2.559525 0.868898 -0.617774 -0.140257 -3.512479 1.230206 -2.960558 -3.374536
wb_dma_ch_pri_enc/inst_u8 -0.796701 0.467086 -0.090963 0.348119 -0.256638 1.689881 -1.568924 -1.023805 -2.647572 -0.171070 -2.253334 1.356734 -0.993387 -1.716254 -1.828936 0.921006 0.390251 0.070200 1.882938 -0.270717
wb_dma_ch_sel/assign_148_req_p0/expr_1 1.363591 1.639457 -0.657180 2.011628 1.214593 -0.957875 1.696350 1.096499 -2.721410 0.280039 -1.218804 0.215938 1.988393 -0.581976 2.147952 -0.885179 -1.458127 -0.536443 -2.993649 0.124045
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.463700 -0.208493 0.762919 0.447989 0.776759 1.153289 3.655190 -1.064109 -0.276079 -1.014858 0.096549 0.190521 1.192286 1.947840 2.440878 -1.857142 -0.000725 -2.117808 -1.012684 0.177089
wb_dma_ch_arb/always_2/block_1 0.709468 2.723324 2.305889 -0.343709 -1.458403 -4.412760 -5.166110 0.665917 0.107105 1.925669 2.487378 -0.448878 -0.415368 -3.607991 -2.933643 1.030753 0.641726 2.320560 -0.790994 2.156013
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.015571 0.055273 -1.410887 -2.034916 2.956005 0.019934 -0.411351 -0.953067 -0.483069 -0.251640 -3.334415 -0.889464 2.076857 -0.869405 2.372635 -1.511377 -0.196899 0.304640 -2.645863 1.840114
wb_dma_ch_sel/always_40/case_1/cond -1.718049 1.128227 -2.303989 1.630661 0.917493 0.227748 -2.515136 2.233367 0.665999 0.952426 -0.936084 -0.217179 -0.408248 -3.869608 -1.535443 4.103609 2.554148 -1.076244 1.509357 0.877749
wb_dma_ch_rf/assign_22_ch_err_we -0.034497 1.870221 0.441616 1.372241 1.005732 -0.415104 -2.896308 -1.214157 -4.713356 -1.036553 -1.971530 1.727767 0.916556 -2.344520 1.201741 -0.706260 -0.981331 0.540848 0.503114 1.250863
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.660767 1.620444 3.156355 1.326879 0.484836 -3.945629 -2.272887 0.585577 -1.735924 0.974937 2.344179 0.730164 1.614087 0.123749 2.873883 -3.311254 -1.876460 1.684098 -1.434186 0.533444
wb_dma_ch_rf/wire_pointer -3.107152 0.708833 -2.866158 -0.147021 -0.075945 0.820905 -0.048810 0.895959 3.482429 -1.354267 -2.600601 -3.332246 -3.168334 -4.579859 -1.888972 4.290609 2.985094 -2.437107 0.015892 0.404903
wb_dma_ch_pri_enc/always_2/if_1/if_1 -0.802366 0.500970 -0.095596 0.312386 -0.284497 1.592293 -1.451409 -1.018939 -2.513045 -0.191428 -2.193744 1.255346 -0.972768 -1.648832 -1.739278 0.866218 0.452375 0.009054 1.795637 -0.245483
wb_dma_ch_pri_enc/wire_pri19_out -0.816010 0.443765 -0.124184 0.358749 -0.276093 1.655100 -1.515567 -1.006222 -2.609804 -0.152488 -2.252159 1.318999 -1.001104 -1.712543 -1.799590 0.923802 0.446495 0.079833 1.833438 -0.315573
wb_dma_ch_sel/assign_5_pri1 -0.243717 0.537582 0.483183 0.662797 0.250656 1.775641 -1.091527 -1.939909 -1.253531 -1.555929 -0.701445 1.985965 -1.913975 -0.830776 -0.423227 1.032060 0.030277 0.180358 1.330664 1.342349
wb_dma_rf/inst_u26 -0.076259 1.955406 0.632823 1.353871 0.885079 -0.431635 -2.813698 -1.340103 -4.763030 -1.084925 -1.930182 1.723675 0.884130 -2.260646 1.160332 -0.843813 -0.980490 0.405101 0.585370 1.177206
wb_dma_rf/inst_u27 -0.115613 1.949492 0.507408 1.341008 0.931384 -0.449306 -2.903381 -1.277315 -4.761520 -1.055001 -1.995144 1.674933 0.906861 -2.374840 1.099470 -0.749865 -0.938969 0.504608 0.505923 1.228403
wb_dma_de/always_23/block_1/case_1/block_10 0.904968 -0.716988 -2.235428 -2.653069 3.371112 1.568664 -1.391514 0.670981 -2.217486 3.185253 -3.249650 -0.119608 1.241585 -2.230495 -2.681943 -0.360889 0.848168 1.845192 -0.917721 -0.538468
wb_dma_de/always_23/block_1/case_1/block_11 1.176763 -1.400904 -2.137249 -2.186480 2.092416 1.036928 -2.687283 0.159166 -0.062263 1.652068 -3.646187 -0.210973 0.122823 -1.763879 -0.639577 0.504111 0.533949 1.849350 -0.182729 0.139907
wb_dma_rf/inst_u22 -0.088632 1.949806 0.642720 1.305614 0.913355 -0.428569 -2.769784 -1.311617 -4.731558 -1.039065 -1.988086 1.683671 0.872821 -2.258874 1.107181 -0.830864 -0.949349 0.398584 0.577872 1.175470
wb_dma_rf/inst_u23 -0.030287 1.907807 0.457540 1.382486 1.037137 -0.443605 -2.931808 -1.241476 -4.852406 -0.990479 -2.065369 1.700613 0.957766 -2.410937 1.166051 -0.735604 -0.963083 0.487013 0.484335 1.218046
wb_dma_rf/inst_u20 -0.133988 1.875379 0.473451 1.343266 0.917026 -0.453267 -2.828473 -1.170150 -4.728957 -0.965043 -2.000311 1.650237 0.917140 -2.341438 1.068928 -0.722253 -0.908591 0.473910 0.517439 1.113058
wb_dma_de/assign_86_de_ack -0.327883 -0.058901 -2.344586 -2.595221 1.841870 2.086408 -1.502990 0.741143 0.123732 3.576599 -3.860644 -1.502420 1.311286 -2.987110 -2.507222 1.452643 1.325925 -0.440349 -0.109627 -0.499496
wb_dma_rf/inst_u28 -0.129709 1.987296 0.441970 1.353704 0.951456 -0.467247 -2.913652 -1.270513 -4.740812 -1.051208 -2.001954 1.634650 0.920587 -2.384356 1.136773 -0.691984 -0.929596 0.473442 0.414489 1.300433
wb_dma_rf/inst_u29 0.000951 1.895171 0.495703 1.468563 1.079115 -0.397059 -2.939138 -1.266170 -4.887174 -1.056331 -1.976501 1.801195 1.000914 -2.378619 1.318609 -0.784076 -1.038264 0.525487 0.485310 1.285899
wb_dma_ch_sel/always_1/stmt_1 -0.223595 -0.171694 -2.345728 -2.624051 1.886869 2.154003 -1.708717 0.784759 0.061408 3.574529 -4.037636 -1.424841 1.419581 -3.076064 -2.428224 1.419444 1.354720 -0.420392 -0.019510 -0.490664
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.548218 -0.663545 0.362685 -3.771296 0.750261 1.156016 2.860425 -1.516526 3.995229 -0.161541 -1.283905 -1.888796 -0.560365 1.936288 0.034415 -1.360330 1.009466 -1.418290 -1.448671 0.403248
wb_dma_ch_sel/assign_142_req_p0/expr_1 1.213999 1.668476 -0.675452 1.906335 1.101254 -0.974911 1.528351 1.087066 -2.607056 0.190999 -1.197380 0.095906 1.948639 -0.714779 1.997932 -0.755209 -1.416292 -0.478107 -2.962112 0.199555
wb_dma_rf/inst_check_wb_dma_rf -0.727299 2.802882 1.641026 -1.684508 -2.042607 -0.067027 3.796813 0.061143 0.810593 2.436928 -0.949367 0.149129 -0.730677 -0.055829 -4.278151 0.216405 1.398752 -0.563757 -1.954051 0.909688
wb_dma_rf/reg_wb_rf_dout -4.983917 3.989674 5.397932 -2.456265 -1.465874 -3.748377 7.143550 -0.231309 3.436291 0.343645 2.361036 -3.412349 -1.940536 -0.534228 -1.630758 -1.987757 4.496568 -5.944197 -0.429854 -1.407142
wb_dma/input_dma_req_i -0.311358 -0.149027 -2.366165 -2.400479 1.828726 2.069388 -1.546937 0.869178 -0.065485 3.577422 -3.777594 -1.436105 1.474424 -2.974856 -2.451477 1.411528 1.311578 -0.420359 -0.040081 -0.592645
wb_dma_de/input_am1 -0.388329 -0.479104 0.274068 0.144123 -0.235538 1.800960 -0.328715 1.257413 -0.535650 -1.912294 1.285782 0.567085 1.853571 -1.199495 -1.494000 0.395563 -1.467113 0.557421 -1.419162 1.057832
wb_dma_de/input_am0 -0.254562 -0.480306 -1.016365 -0.255193 -0.712567 0.125058 -1.301304 -0.790564 -1.091575 -1.027658 -1.410881 -0.514918 2.388665 1.840073 2.537465 -1.086797 -1.724203 -0.747967 0.939803 -0.204481
wb_dma_ch_sel/reg_next_start -0.318293 1.180116 1.491632 -3.227600 2.539366 3.743585 2.035736 -1.211039 -2.232669 -2.421426 -0.609988 -0.668188 0.703564 -1.913303 -3.158685 -2.523432 -1.906932 -1.974315 -2.019576 0.084803
wb_dma_ch_sel/input_ch4_csr -0.881941 2.074757 0.433531 -2.592073 -2.382603 -2.711381 0.585214 0.360483 3.392033 -0.505531 -1.076660 -3.913949 0.782380 0.188145 -1.254058 -0.883968 -0.033336 -0.421121 -2.604805 0.029912
wb_dma/wire_mast0_dout -0.489159 2.709617 1.043933 -3.582942 -2.060464 -1.926468 1.561378 0.227536 4.660757 2.356131 -2.294050 -3.383101 -0.456459 -0.722852 -0.427111 0.247295 1.238886 -3.573493 -0.678062 0.025698
wb_dma_ch_sel/assign_107_valid -0.478198 0.792081 -1.713957 0.870493 1.971167 -0.031625 0.493692 -0.354695 -2.739464 -1.201931 -2.165336 -0.147526 2.817317 -1.361492 2.548484 -0.575676 -0.650775 -0.474765 -2.491467 1.745297
wb_dma/wire_next_ch -1.093208 1.570845 0.666604 -2.399787 1.180362 3.613473 0.358135 -0.492746 -1.145450 -0.961519 -2.283728 -0.710440 3.383815 -2.803457 -2.067764 -0.473254 -0.714616 -2.216193 -2.008509 1.745616
wb_dma_rf/wire_ch2_txsz 1.206764 -1.402133 -2.063200 -2.305204 2.079888 0.957185 -2.585294 0.159419 0.103345 1.694689 -3.537666 -0.293196 0.110739 -1.636598 -0.642453 0.455339 0.552002 1.838131 -0.173772 0.093824
wb_dma_ch_rf/wire_ch_am0 -0.284071 -0.515542 -1.010597 -0.228096 -0.697901 0.224767 -1.307797 -0.802229 -1.126347 -1.056960 -1.407033 -0.480277 2.429016 1.764583 2.545847 -1.111694 -1.776929 -0.744159 0.939224 -0.220030
wb_dma_ch_rf/wire_ch_am1 -0.847129 0.911621 1.779754 -0.862458 -2.023955 1.364917 1.130819 0.883630 0.873590 -1.298149 0.627296 0.247162 1.193510 -1.468152 -2.749977 0.772892 -0.867339 0.138916 -2.589254 1.675210
wb_dma/wire_ch6_csr -1.062949 2.094516 0.410812 -2.735518 -2.587076 -3.134096 0.640865 0.524317 3.683958 -0.373321 -1.187841 -4.228745 0.797379 0.180214 -1.201516 -0.911052 0.195106 -0.522183 -2.623547 -0.170938
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.908344 0.513925 -0.018239 0.295658 -0.369294 1.609993 -1.389331 -1.053454 -2.512025 -0.120141 -2.175257 1.220803 -1.011350 -1.596377 -1.897159 0.842773 0.502763 -0.074986 1.893972 -0.394494
wb_dma_de/input_csr 0.270395 -1.591489 2.859781 -1.735282 -1.441534 -1.950199 -7.901444 -0.424820 0.684310 -0.661779 -3.348200 -1.518229 5.748578 -1.285494 6.121291 -3.514263 0.663254 -1.235481 4.397565 0.404403
wb_dma_de/reg_read 0.475408 1.087454 0.766753 -2.202152 1.664633 0.861575 0.021068 -2.661501 -0.872123 -1.191711 -3.187408 -0.055595 0.291455 -0.349340 1.206291 -1.941159 0.047090 -0.886205 -0.764804 1.453042
wb_dma/input_wb1_cyc_i -1.626699 1.291776 1.238433 -2.532318 -2.471616 -1.950399 1.959434 -1.688920 2.460730 -0.802915 -0.845442 -2.530190 -1.841466 -0.460922 -2.620726 -0.224146 1.035099 -0.111387 -2.702026 1.398996
wb_dma_ch_rf/wire_ch_adr0_we -4.645828 0.315064 -0.411967 -0.751647 -4.378360 -4.936091 0.852286 -0.792971 0.749979 -0.685684 1.782270 -3.662431 2.809113 1.830110 1.043725 -0.665259 0.292558 -0.149472 -0.985367 -0.035422
wb_dma_ch_sel/assign_140_req_p0 1.234248 1.744613 -0.683825 1.897161 1.045546 -1.098598 1.579162 1.132394 -2.561148 0.352460 -1.191880 0.054330 1.926220 -0.718402 1.905488 -0.744408 -1.393878 -0.445649 -3.012152 0.088768
wb_dma_rf/wire_ch3_txsz -0.275872 -0.641155 -2.378529 0.642431 1.038484 0.852140 -1.923383 0.808506 -2.278405 0.821198 -2.360415 0.475435 0.838250 -2.226772 -0.567572 1.398771 0.159690 1.189534 0.042875 -0.062044
wb_dma_rf/input_wb_rf_din -0.151433 0.267555 0.689372 -1.885859 -0.266651 -5.959710 4.329652 3.572124 -0.846092 4.311972 -1.570401 -5.035192 2.460155 2.401599 0.521843 -5.713221 1.780724 -3.142631 -0.171840 -7.238093
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -4.656062 0.486811 -0.458708 -0.797706 -4.249052 -4.888025 0.942895 -0.967188 0.630658 -0.509407 1.641895 -3.484228 2.479309 1.751096 0.880527 -0.552820 0.312770 -0.125848 -1.049311 0.036967
wb_dma_de/always_18/stmt_1/expr_1/expr_2 1.811933 0.884066 0.999020 1.190666 -0.723506 -0.892483 1.234061 1.441680 -0.184178 1.375654 0.895873 0.399266 -0.790293 0.650105 -0.415158 -0.296338 -0.880914 0.013443 -0.594760 -1.579802
wb_dma_pri_enc_sub/reg_pri_out_d1 -0.838138 0.486802 -0.107523 0.403320 -0.250556 1.725743 -1.642682 -1.067320 -2.820404 -0.168323 -2.369720 1.363761 -0.976646 -1.787866 -1.839246 0.897486 0.405482 0.078536 1.922003 -0.298523
wb_dma_ch_rf/always_19/if_1/block_1 -0.927608 0.054738 0.090596 -0.847553 -0.289395 1.030413 3.600793 -0.856390 1.672555 -1.051638 -0.039960 -1.122717 0.134558 1.465277 0.123134 -0.359785 0.613729 -2.076103 -1.207069 0.245376
wb_dma_ch_rf/always_2 -1.593909 1.130914 -2.360049 1.719434 1.111920 0.199602 -2.736701 2.346337 0.536883 1.086497 -0.990807 -0.067876 -0.460664 -4.084109 -1.651060 4.194198 2.613867 -0.945534 1.568054 0.899290
wb_dma_ch_rf/always_1 -0.876066 0.037374 0.040587 -0.771021 -0.246523 1.077909 3.505631 -0.870449 1.542576 -1.025524 -0.064056 -1.035732 0.170379 1.415184 0.172098 -0.391554 0.596515 -1.995349 -1.187687 0.253421
wb_dma_de/input_mast0_drdy 0.578943 2.703760 -2.752290 -4.415749 1.733610 -1.348125 -0.135996 -1.010231 1.849433 -0.896986 -5.775447 -3.127033 -2.642809 -0.422899 -1.256071 -0.332584 -2.015098 0.605277 -3.242125 -0.465295
wb_dma_ch_rf/always_6 -1.514203 2.640378 -0.451157 -2.777646 0.216416 -2.567126 -2.714143 -0.695287 1.227031 -1.061006 2.362993 -3.892808 -0.768517 -0.165675 -1.728828 -0.767495 -2.513718 -1.301038 0.774491 -1.378710
wb_dma_ch_rf/always_5 -0.223030 1.327352 0.082761 -1.281171 -1.461991 -1.517448 1.433118 0.529762 2.208349 1.505838 -0.492606 -1.136286 -1.052415 0.713399 -1.464184 0.780792 1.218139 -0.086856 -1.343885 0.666769
wb_dma_ch_rf/always_4 -1.891490 1.548339 -0.484355 -2.675685 -2.516671 -1.779744 3.240922 -0.014105 4.370542 -0.060833 -2.219428 -4.341869 -3.169140 -0.822610 -2.272034 1.201398 2.156589 -1.506347 -2.739935 0.225890
wb_dma_ch_rf/always_9 -0.028448 1.935573 0.510847 1.407841 0.993337 -0.465842 -2.952533 -1.282873 -4.874987 -1.081012 -1.993145 1.769442 0.936161 -2.371572 1.236022 -0.769567 -1.007371 0.523317 0.501020 1.297146
wb_dma_ch_rf/always_8 -2.866132 3.830485 0.197228 -0.447131 1.129419 -0.611353 4.565184 -3.230323 0.327406 1.141326 2.880334 -1.465760 0.276936 1.696218 -0.924924 0.313587 2.304272 -4.149650 -1.235283 1.898607
assert_wb_dma_rf/input_wb_rf_dout -0.700064 2.772943 1.623269 -1.660536 -2.062561 -0.085831 3.727551 0.097658 0.818352 2.339522 -0.908942 0.186417 -0.620624 -0.131025 -4.194287 0.251838 1.319794 -0.467307 -2.129010 1.011408
wb_dma/wire_wb1_addr_o 1.503737 -0.710557 1.691074 -0.694112 0.184926 -1.001226 -2.275157 -0.601373 0.290587 0.538472 1.216920 0.188463 0.571936 0.185353 0.650606 -1.589722 0.243601 1.339755 0.477850 0.596039
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.845102 0.479992 -0.001853 0.304642 -0.357587 1.566030 -1.443859 -1.043154 -2.535462 -0.145209 -2.160936 1.255433 -0.996061 -1.612377 -1.851586 0.861972 0.439033 -0.046524 1.827984 -0.345387
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.750419 1.547654 0.489641 1.054927 1.310911 -2.169664 -1.569071 -0.256430 -2.284009 -0.968883 0.130636 0.419784 1.963465 -0.820917 3.057667 -1.612931 -1.497932 0.542535 -1.458763 1.702074
wb_dma_ch_sel/assign_154_req_p0 1.226225 1.662844 -0.578601 1.932625 0.993760 -1.149228 1.665963 1.186483 -2.559551 0.332011 -1.066139 0.045290 1.978130 -0.564128 1.944091 -0.873114 -1.387338 -0.508240 -2.929311 -0.009168
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -2.100956 3.810096 1.735859 -2.200215 -2.720096 -4.064067 0.902688 2.098144 2.372324 4.224840 0.166391 -0.404325 2.668156 1.751379 -2.542047 0.700314 2.454427 -0.631811 -0.904417 1.666121
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 3.573628 1.531171 4.131795 2.757586 -0.084103 -0.342073 1.133854 -0.274777 -3.849901 0.550489 0.835169 3.061564 -0.481332 1.925694 2.132399 -3.525520 -1.643617 -1.075162 1.657024 -2.246993
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.354179 -0.663077 -1.885369 1.018659 1.628666 1.014740 -1.532907 -0.070700 -0.850468 -0.587178 -0.778436 1.198145 -0.102260 -1.349867 0.900570 1.581203 -0.268963 1.423229 -0.531973 1.706124
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.570246 1.144962 2.243106 -0.340359 -1.345127 0.734097 0.411130 -1.771843 -0.303492 -0.876416 0.084870 0.724247 -1.766097 0.484643 -1.257423 -0.503083 0.321965 -1.135665 1.769199 -0.307273
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.601877 -0.543121 -2.990084 0.296656 -0.787354 -0.733769 -0.737752 -0.383515 -1.879363 1.642366 -2.458501 -0.355341 -0.377865 -1.525470 -1.430575 2.182381 0.907221 2.211509 -0.838992 0.074533
wb_dma_wb_slv/reg_slv_dout 0.354458 0.274386 0.823307 -1.478169 -0.301796 -6.155954 2.832787 3.565648 -1.567118 4.766717 -1.708577 -4.539475 1.560920 1.601855 0.375083 -5.419879 1.302003 -2.277055 0.550517 -7.590436
wb_dma_ch_pri_enc/always_2 -0.887686 0.539155 0.073293 0.332931 -0.367026 1.603265 -1.413693 -1.089951 -2.549384 -0.205757 -2.160537 1.275515 -1.103014 -1.601980 -1.845334 0.841922 0.446487 -0.090920 1.939915 -0.314688
wb_dma_ch_pri_enc/always_4 -0.822843 0.472473 -0.089716 0.312239 -0.291448 1.637182 -1.447636 -0.999233 -2.545816 -0.123565 -2.199214 1.222051 -0.957243 -1.666796 -1.817186 0.876119 0.442956 0.016669 1.772624 -0.297570
wb_dma_wb_slv/always_1/stmt_1 -2.336709 2.295858 5.397363 -2.088018 -2.635670 -2.887178 3.329668 -0.747811 -0.772586 2.947699 1.509492 -3.184756 1.881025 0.722931 -1.860572 -4.952077 3.281367 -3.974726 1.599438 -3.519911
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.594657 1.717291 3.115210 1.169251 0.451728 -3.875443 -2.193888 0.458149 -1.652800 1.028552 2.169457 0.616143 1.480795 0.053910 2.771458 -3.217040 -1.817076 1.562501 -1.419425 0.556785
wb_dma_rf/wire_ch0_am0 -0.281059 -0.546016 -1.010870 -0.243747 -0.676153 0.130703 -1.296993 -0.799166 -1.090155 -1.024677 -1.400106 -0.504735 2.442546 1.795858 2.605041 -1.168198 -1.732579 -0.771891 0.976327 -0.276041
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.474300 1.732516 3.002240 1.198477 0.506121 -3.817809 -2.220507 0.439394 -1.716622 0.919532 2.195628 0.689764 1.566163 0.005599 2.749583 -3.133374 -1.829075 1.586730 -1.474270 0.734762
wb_dma_wb_mast/wire_mast_drdy 2.412316 2.411056 -2.061172 -2.559300 2.662870 -2.196882 -3.075985 -0.448529 -1.121737 0.198123 -5.373788 -1.035162 -2.214046 -1.228719 0.344631 -1.141863 -2.947199 2.366961 -1.810848 -0.850479
wb_dma_wb_if/wire_mast_pt_out 0.183744 3.571496 0.035503 -1.529215 0.184006 -0.993778 1.867634 -1.532687 2.142279 1.772569 -0.945706 -1.348338 -2.713681 0.230624 -0.734477 0.527737 0.865265 -1.454417 -0.904277 -0.120826
wb_dma_ch_sel/assign_95_valid/expr_1 1.079399 -0.018128 0.078919 -2.433185 -0.355407 -2.111168 -0.284831 3.081957 -0.602526 -1.230883 -0.671995 -3.090224 4.954112 1.020728 -0.375196 -4.609714 -3.975203 1.965606 -3.880317 -2.690452
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.864741 0.493693 -0.054853 0.294737 -0.347193 1.672846 -1.451396 -1.048372 -2.547648 -0.131269 -2.226294 1.257624 -1.017686 -1.660237 -1.882277 0.925871 0.488897 -0.025399 1.903888 -0.344845
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.854984 0.499923 0.044985 0.305141 -0.366955 1.598780 -1.379943 -1.083252 -2.507672 -0.181419 -2.173931 1.262434 -1.004540 -1.612661 -1.859204 0.843049 0.440182 -0.062203 1.880812 -0.350870
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -0.874351 0.508915 -0.126104 0.323826 -0.273499 1.668326 -1.544567 -1.028560 -2.617500 -0.114675 -2.345836 1.299446 -0.969075 -1.772298 -1.916431 0.936220 0.492182 0.026733 1.867404 -0.307590
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.743188 2.061414 0.430144 2.407358 0.942276 -5.548459 -3.308532 1.315531 -2.549670 2.195636 1.835461 1.074730 -0.425891 -2.048445 0.407710 -0.112331 1.024117 3.654293 -1.318437 1.416542
wb_dma/constraint_slv0_din -1.012931 1.699535 1.063379 0.463338 0.166121 0.282297 3.436813 0.656388 -0.859524 1.398607 0.419766 -0.484736 -0.611440 -0.262363 -0.969390 -0.064221 0.622608 -3.670808 0.496896 -1.685614
wb_dma_de/always_4/if_1/if_1 -1.021113 1.912179 0.647304 0.516114 0.555871 0.687634 0.882723 -2.137660 -2.999639 -2.038756 -2.045784 0.562942 0.975406 -0.736144 1.170450 -1.093439 -0.317535 -1.698884 -0.601588 1.291513
wb_dma_rf/always_2 -2.696414 3.347443 0.958876 1.105663 -0.492354 1.577648 3.340811 -0.830003 -1.553853 0.186218 -2.305924 -1.022040 0.303459 -1.888941 0.291558 0.915181 0.732889 -6.551098 0.971908 -0.730316
wb_dma_rf/inst_u24 -0.058441 1.928001 0.473912 1.369403 0.979146 -0.414729 -2.939362 -1.215965 -4.846684 -0.975935 -2.066382 1.739873 0.982250 -2.391182 1.165558 -0.760255 -0.966830 0.527390 0.516991 1.201343
wb_dma_rf/always_1 -5.249363 4.128160 5.667353 -2.499440 -1.670171 -4.043274 7.308414 -0.260256 3.595503 0.391001 2.919335 -3.552575 -1.783254 -0.314609 -1.781705 -2.092490 4.627839 -6.094325 -0.391001 -1.377270
wb_dma_ch_sel/always_38 1.272174 2.161444 2.301304 -2.159386 2.044462 2.827126 2.762529 0.011686 -2.549205 -1.174588 -0.070122 -0.375263 0.040733 -1.590572 -3.399811 -2.709535 -2.737505 -1.992033 -2.386307 -1.268692
wb_dma_ch_sel/always_39 1.063542 0.858993 -1.311488 1.983206 2.829008 -1.170065 -2.968790 -0.299983 -3.095849 -1.451024 -0.547979 1.576206 1.865263 -2.065874 3.825353 -0.041807 -1.701057 1.901059 -1.888839 3.229040
wb_dma_ch_sel/always_37 -4.892375 2.063291 0.459827 -0.870788 -0.544719 -1.614049 0.703827 -2.430980 -0.370749 0.324298 4.424304 -2.221591 3.381518 0.135137 -1.666066 -0.025772 2.460052 -2.088119 -0.272846 2.412476
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.780543 1.502326 0.572507 1.086912 1.301222 -2.146888 -1.493763 -0.234682 -2.310712 -0.909077 0.212321 0.427910 2.021368 -0.709863 3.104458 -1.680205 -1.474171 0.524040 -1.370783 1.564121
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -1.209032 -0.227947 3.014506 -2.212743 0.409757 -1.775375 -4.252977 -0.792158 0.584380 -3.675836 1.064579 -0.279201 3.893039 -0.517119 3.056466 -2.973994 1.089075 -1.306259 1.938003 3.179656
wb_dma/wire_ch0_adr0 -0.693986 -2.203031 -1.264681 0.634564 -2.224926 -3.725607 -1.631634 2.557790 -0.937874 0.907148 0.181466 -2.434692 4.420887 1.698352 1.897817 -2.231489 -0.328567 1.112726 0.736040 -3.199734
wb_dma_rf/inst_u21 -0.065257 1.853462 0.362043 1.345352 1.057959 -0.384568 -2.967873 -1.206610 -4.805810 -1.018938 -2.060748 1.714098 0.981336 -2.422816 1.174842 -0.683714 -0.941259 0.579348 0.456801 1.257961
wb_dma_rf/wire_ch3_adr0 -2.939571 1.957556 -0.792856 -1.247129 -2.060327 -2.683615 1.576760 -3.168089 0.901494 0.886678 0.982260 -1.102818 -3.295021 0.404522 -1.859643 2.353992 0.912608 0.299992 -1.226142 1.751010
wb_dma_ch_rf/input_dma_busy -2.915432 3.807882 0.141192 -0.391025 1.121217 -0.610753 4.458931 -3.247401 0.321476 1.150103 2.842206 -1.444780 0.368602 1.648238 -0.872814 0.405859 2.350054 -4.104563 -1.213425 2.041389
wb_dma_ch_sel/assign_134_req_p0 1.081393 1.811301 0.229592 1.900435 1.016987 -4.122371 -0.247368 0.665434 -1.398800 1.221647 1.448602 0.380202 -0.142559 -0.900535 0.657286 -0.351574 1.588141 1.874164 -2.286432 1.636817
wb_dma/wire_wb0m_data_o -1.104011 0.496997 3.333214 -1.345528 0.433835 -3.332954 0.307045 -2.501096 2.784061 -0.428274 4.796116 -0.966277 -1.858266 2.519534 1.291266 -1.727428 1.848827 -0.819549 1.579034 -0.498488
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.823390 1.436540 0.525931 1.089883 1.350255 -2.104324 -1.546756 -0.209892 -2.338302 -0.946203 0.154923 0.481341 2.008353 -0.770740 3.105152 -1.675792 -1.462178 0.527458 -1.362479 1.598600
wb_dma_ch_rf/always_6/if_1 -1.298168 2.639321 -0.449122 -2.797327 0.433471 -2.788675 -2.921007 -0.759837 1.459051 -1.043010 2.440848 -4.012015 -0.917126 -0.131310 -1.491239 -0.901492 -2.482442 -1.177325 0.738808 -1.336865
wb_dma -1.186960 4.029755 2.035748 -3.513727 -2.806206 -4.108057 2.843055 -0.688500 5.042634 1.772823 -0.960054 -4.099938 -2.237348 0.312422 -1.885996 -0.585575 2.187495 -2.705753 -1.779093 0.397045
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.255403 2.247036 0.913864 -1.274243 3.129415 -0.353846 -0.683181 -1.346642 -0.135668 -1.526801 -1.188398 0.663778 -1.217309 -1.363978 0.104519 -0.941217 1.961069 -0.751676 -0.124280 2.499303
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -0.845873 0.034291 0.066989 -0.748806 -0.251199 1.011274 3.393757 -0.820780 1.556455 -1.022480 -0.053079 -1.037170 0.203508 1.393974 0.167058 -0.385805 0.577941 -1.962801 -1.150794 0.247633
assert_wb_dma_rf/input_wb_rf_adr -0.819933 2.838895 1.622113 -1.669676 -2.097890 -0.227203 3.881331 0.113005 0.889659 2.489680 -0.855498 0.068786 -0.766725 -0.116716 -4.322725 0.264668 1.462866 -0.592039 -2.001160 0.907837
wb_dma_ch_rf/always_6/if_1/if_1 -1.242218 2.525660 -0.349606 -2.749116 0.326344 -2.694491 -3.048712 -0.636496 1.110673 -0.868930 2.348683 -3.904728 -0.744526 -0.240341 -1.682927 -1.002554 -2.472559 -1.115671 0.979493 -1.551856
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.834267 0.481064 -0.107446 0.315528 -0.292078 1.599947 -1.462602 -0.970408 -2.492730 -0.114321 -2.238625 1.189939 -0.944774 -1.650245 -1.837297 0.940092 0.429341 0.005435 1.761926 -0.298928
wb_dma_ch_arb/wire_gnt 0.758692 2.698809 2.246861 -0.121784 -1.547318 -4.385106 -5.571624 0.665789 0.006327 1.801579 2.398071 -0.284811 -0.346507 -3.789258 -2.778485 1.244616 0.522206 2.521135 -0.674633 2.307425
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -0.176561 1.914819 0.423825 1.322871 0.947358 -0.418150 -2.872462 -1.233623 -4.725291 -0.993515 -2.027560 1.614852 0.886972 -2.425183 1.012080 -0.621947 -0.894129 0.489373 0.521403 1.199069
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.181849 0.341084 0.638503 -1.032647 0.177159 0.640996 1.375455 -0.318629 0.600681 -0.850712 0.455299 -1.590905 -1.946234 -0.263695 -0.941725 -0.662228 -1.088277 -1.966090 0.423248 -1.889857
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 1.090595 0.840554 -1.350241 2.060404 2.923623 -1.165950 -2.994282 -0.266242 -3.139047 -1.510605 -0.567031 1.579072 1.917109 -2.088268 3.888406 -0.073631 -1.705801 1.918681 -1.964662 3.302140
wb_dma_rf/always_1/case_1/cond -5.189987 4.033543 5.480207 -2.592344 -1.624369 -3.964274 7.452000 -0.312800 3.767688 0.259511 2.749272 -3.692990 -2.099904 -0.314923 -1.766645 -2.044510 4.619089 -6.103489 -0.508455 -1.458579
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.818705 0.455105 -0.078024 0.339220 -0.313792 1.598047 -1.415170 -0.958771 -2.561778 -0.151522 -2.157822 1.266431 -0.909525 -1.632587 -1.798377 0.886709 0.433695 -0.010615 1.786104 -0.319991
wb_dma_wb_slv/assign_4/expr_1 -0.722837 3.717599 2.522891 -2.937174 0.909462 -4.191820 1.213486 -3.309700 4.398841 1.423328 2.697885 -2.350318 -3.714872 1.960892 0.580179 -0.995284 2.401471 -1.714719 0.377749 -0.458835
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 1.201313 -1.413954 -2.121926 -2.245478 2.103671 1.028584 -2.624740 0.145454 -0.001724 1.681134 -3.615811 -0.259777 0.129696 -1.714758 -0.679633 0.454164 0.546578 1.862547 -0.160672 0.107539
wb_dma_de/always_3/if_1/stmt_1 1.827433 0.882367 1.015696 1.209274 -0.748705 -0.916929 1.291054 1.484940 -0.135513 1.373952 0.932548 0.378998 -0.754209 0.715619 -0.403013 -0.320294 -0.871408 0.046451 -0.639916 -1.577801
wb_dma_ch_sel/assign_104_valid -0.359516 0.795178 -1.810562 0.962457 2.067395 -0.158140 0.050740 -0.245767 -2.922446 -1.160123 -2.237337 -0.077787 2.876769 -1.517749 2.593362 -0.532671 -0.696210 -0.230914 -2.428000 1.794599
wb_dma_ch_rf/always_9/stmt_1 -0.105505 1.985972 0.406519 1.336609 0.992101 -0.542577 -2.952370 -1.228015 -4.737921 -1.039153 -2.001210 1.619685 0.989288 -2.442671 1.180111 -0.697773 -0.965864 0.540525 0.386591 1.295293
wb_dma_wb_if/input_mast_adr 3.010753 0.200747 2.586455 0.384411 -0.554870 -1.781008 -0.987952 0.714280 0.201794 1.801932 1.977553 0.484114 -0.165583 0.745620 0.171505 -1.758410 -0.573322 1.186035 -0.107525 -0.869838
assert_wb_dma_ch_arb/input_req 0.865624 1.379692 0.601707 1.152046 1.345378 -2.037770 -1.490531 -0.239724 -2.413132 -0.886283 0.166712 0.579006 1.991636 -0.698151 3.158558 -1.714412 -1.466226 0.546787 -1.274153 1.557986
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.608613 -0.623131 -3.086983 0.319906 -0.781388 -0.770279 -0.807338 -0.371232 -1.826278 1.590572 -2.385182 -0.331397 -0.423107 -1.523031 -1.389941 2.327029 0.860260 2.297046 -0.879393 0.133394
wb_dma_wb_if/input_wbm_data_i 0.338292 0.212163 0.895769 -1.363665 -0.263770 -5.928818 2.849982 3.493431 -1.625124 4.594849 -1.331888 -4.384028 1.563473 1.662102 0.284385 -5.386679 1.252857 -2.270062 0.688904 -7.503642
wb_dma_de/wire_tsz_cnt_is_0_d 0.205087 2.153633 0.946229 -1.268012 3.015927 -0.292962 -0.568317 -1.314202 -0.046422 -1.444045 -1.104627 0.625393 -1.223977 -1.236886 0.054295 -0.920670 1.999553 -0.834865 0.014257 2.359539
wb_dma/wire_dma_err 0.006155 1.871048 0.414233 1.356779 1.077561 -0.314036 -2.920980 -1.281157 -4.747122 -1.086760 -2.032189 1.761249 0.910757 -2.369573 1.196341 -0.663138 -0.971975 0.526471 0.475890 1.304404
wb_dma_ch_sel_checker/input_ch_sel_r -0.589882 -0.041774 -0.546724 -0.307452 -0.541353 -0.074254 -0.481725 0.833781 -1.419521 1.359475 -1.560999 -0.606296 0.885891 -0.860591 -1.398152 -0.115114 0.398710 -0.158338 0.598169 -1.663095
wb_dma_ch_sel/assign_119_valid -0.353122 0.762123 -1.772584 0.921612 2.031845 -0.089381 0.223258 -0.305019 -2.847548 -1.056307 -2.194298 -0.092099 2.838244 -1.445693 2.578510 -0.526149 -0.649147 -0.311273 -2.349766 1.683546
wb_dma_inc30r/input_in -2.583618 1.105409 -0.830476 -0.022147 -2.015594 -3.833168 -0.868651 2.024639 0.128396 0.598793 4.460320 -1.528419 0.535837 -1.790605 -5.442917 1.925208 1.166190 3.185846 -2.719616 1.462679
wb_dma_ch_pri_enc/inst_u15 -0.854238 0.508683 -0.013323 0.325891 -0.245568 1.683959 -1.506083 -1.093345 -2.605958 -0.192697 -2.272381 1.291267 -1.026600 -1.682862 -1.816144 0.880434 0.459259 -0.008950 1.883929 -0.275023
wb_dma_ch_pri_enc/inst_u14 -0.871713 0.530106 -0.056470 0.329705 -0.302402 1.639065 -1.398632 -1.070122 -2.565370 -0.140662 -2.201460 1.253803 -0.976286 -1.648567 -1.824271 0.907702 0.426320 -0.039804 1.843378 -0.316328
wb_dma_ch_pri_enc/inst_u17 -0.872306 0.552671 -0.052927 0.302381 -0.312494 1.544667 -1.499341 -1.056012 -2.479213 -0.166685 -2.173787 1.213057 -0.955186 -1.634659 -1.784535 0.857900 0.422186 0.025388 1.778265 -0.240521
wb_dma_ch_pri_enc/inst_u16 -0.822906 0.494024 -0.016496 0.348589 -0.295627 1.548782 -1.438441 -0.994260 -2.507157 -0.173976 -2.165826 1.220742 -0.968054 -1.624826 -1.760774 0.864169 0.430351 0.014517 1.816547 -0.284899
wb_dma_ch_pri_enc/inst_u11 -0.815273 0.522696 -0.012967 0.321394 -0.307279 1.540346 -1.445728 -1.030745 -2.488380 -0.223313 -2.143140 1.229226 -0.948020 -1.632716 -1.754128 0.836303 0.403682 0.025143 1.742658 -0.241586
wb_dma_ch_sel/input_ch7_csr -0.872389 2.240369 0.606408 -2.603603 -2.528872 -3.021410 0.733405 0.440980 3.493502 -0.168117 -0.947382 -4.020296 0.598748 0.154951 -1.400494 -0.877211 0.077095 -0.355384 -2.779213 -0.084554
wb_dma_ch_pri_enc/inst_u13 -0.823373 0.437563 -0.166047 0.339259 -0.250731 1.687993 -1.526426 -0.997813 -2.684136 -0.111991 -2.319986 1.293116 -0.929293 -1.761194 -1.851605 0.951973 0.456501 0.013265 1.877316 -0.347728
wb_dma_ch_pri_enc/inst_u12 -0.862114 0.553299 0.034574 0.282791 -0.356556 1.582112 -1.448414 -1.074933 -2.573535 -0.151326 -2.195956 1.238085 -0.965419 -1.633887 -1.841563 0.834196 0.447138 -0.063629 1.886449 -0.340258
wb_dma_ch_pri_enc/inst_u19 -0.896393 0.461675 -0.078897 0.322486 -0.382589 1.688318 -1.428050 -0.994958 -2.599409 -0.083012 -2.283457 1.278418 -0.999809 -1.681581 -1.968165 0.909776 0.522300 -0.025472 1.946841 -0.430845
wb_dma_ch_pri_enc/inst_u18 -0.815574 0.513038 -0.073392 0.309366 -0.281896 1.646967 -1.490149 -1.047740 -2.599258 -0.187693 -2.242868 1.299139 -0.998089 -1.676512 -1.815528 0.910336 0.417729 0.042023 1.800502 -0.257153
wb_dma_ch_sel/assign_110_valid -0.417437 0.771070 -1.691855 0.912263 1.932489 -0.117461 0.365802 -0.328932 -2.709507 -1.132630 -2.118780 -0.127216 2.776131 -1.333921 2.480307 -0.548246 -0.610181 -0.434413 -2.413837 1.719092
wb_dma_rf/inst_u30 -0.104555 1.918570 0.426717 1.381595 1.003396 -0.437773 -2.965963 -1.254125 -4.819238 -1.030767 -2.056665 1.729777 0.972184 -2.384602 1.169481 -0.699277 -0.946234 0.540434 0.509705 1.251476
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -0.406102 -0.085050 -2.487541 0.261435 2.353695 1.523813 -0.697734 1.275703 -4.405668 2.285503 -2.208680 0.652162 1.902267 -2.702839 -2.459165 0.550012 0.344120 1.171226 -0.626113 -0.766197
wb_dma_ch_pri_enc/wire_pri6_out -0.856099 0.483925 -0.044708 0.322619 -0.300893 1.683229 -1.422645 -1.041313 -2.488260 -0.168317 -2.205619 1.289084 -1.054137 -1.660422 -1.887899 0.932476 0.453356 -0.016835 1.858078 -0.331686
wb_dma_rf/assign_6_csr_we -2.551590 3.242821 0.651446 2.217723 -0.758677 1.034025 2.471244 -0.704427 -2.261086 0.903889 -2.639246 0.481366 1.997962 -1.473918 1.167555 1.352997 1.757141 -5.084971 0.654845 0.864320
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -0.061211 2.424255 0.966537 -2.412381 1.192588 -1.971498 -1.902657 2.259714 1.846205 -2.476952 0.434352 -3.160393 0.707497 -1.393987 0.460608 -1.694019 -2.596520 -3.426948 0.288659 -1.349355
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -1.569321 -0.102638 -2.693362 0.693998 -0.397820 1.475296 -2.188953 0.993711 -0.064226 1.380266 -3.053896 -0.851503 0.970803 -3.101832 -0.622234 3.377985 0.747664 -0.994840 0.944749 -0.035961
wb_dma_ch_sel/assign_96_valid -0.747401 1.164213 -0.315663 0.277357 -2.155766 -1.642689 -0.167546 4.075674 -0.886057 -1.359275 -0.223518 -3.409074 5.858852 -0.597448 -0.328485 -2.150861 -3.979582 -0.268208 -3.146308 -2.765692
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.849263 0.480157 -0.136312 0.355171 -0.290373 1.498209 -1.475672 -0.919178 -2.505110 -0.103920 -2.191117 1.178605 -0.875352 -1.652781 -1.740201 0.922291 0.405268 0.078316 1.704393 -0.310251
wb_dma_de/reg_next_ch -0.987478 1.567353 0.651460 -2.414032 1.316655 3.686740 0.373413 -0.612142 -1.277072 -0.788360 -2.336522 -0.568253 3.169579 -2.767927 -2.219077 -0.494913 -0.513238 -2.176958 -1.840268 1.665154
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.535248 1.078917 2.232732 -0.281613 -1.299997 0.826386 0.342308 -1.787984 -0.418349 -0.937701 0.011946 0.812889 -1.797716 0.443398 -1.271975 -0.478785 0.284622 -1.150195 1.810715 -0.314489
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.568891 1.153387 2.300657 -0.322725 -1.355663 0.812513 0.446299 -1.841142 -0.352094 -0.909472 0.037902 0.806860 -1.847212 0.490941 -1.346146 -0.499581 0.307032 -1.217193 1.834055 -0.349042
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -1.594902 -0.047624 -2.705507 0.776797 -0.490639 1.505459 -2.174240 1.051375 -0.019894 1.382358 -3.089878 -0.933391 1.016402 -3.212245 -0.599340 3.448949 0.743940 -1.106263 0.938021 -0.060165
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.402139 -1.883099 -0.563382 -0.788344 4.397034 1.884298 0.793696 -1.394615 -0.366311 -0.567741 -2.166878 1.294817 1.360343 1.381395 4.765776 -2.509811 -0.404960 0.170062 -1.422665 1.554000
assert_wb_dma_ch_arb 0.787549 1.457333 0.485335 1.070582 1.349917 -2.068640 -1.549106 -0.228819 -2.339403 -0.934077 0.141371 0.501511 1.979404 -0.797121 3.058175 -1.586577 -1.441175 0.565395 -1.353722 1.655351
wb_dma/wire_csr -0.968131 0.104165 3.010623 -2.125457 -3.514189 -0.813884 -0.379585 -2.873134 4.437757 -0.783171 -2.441704 -3.525912 1.885186 0.444246 3.083720 -1.872609 2.358767 -2.857888 0.606339 1.032845
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.612862 1.242062 2.411066 -0.328515 -1.392965 0.834624 0.382699 -1.921776 -0.439954 -1.001633 0.050072 0.857943 -1.874072 0.475638 -1.327368 -0.542675 0.284899 -1.216832 1.900188 -0.301837
wb_dma_wb_if/input_mast_din 2.503524 -1.810489 0.816459 -3.937662 1.172320 0.661528 -2.978079 -0.286163 2.741581 1.486467 -3.473351 -0.331006 0.205366 0.565201 1.229746 -1.809697 1.301868 0.148050 2.200876 -0.203872
wb_dma_ch_rf/reg_sw_pointer_r 0.179976 3.007165 2.653960 -1.686225 -1.229459 2.760869 2.537221 0.767246 0.114696 0.726837 -1.732114 -0.073231 1.686444 -2.408301 -3.663793 0.181136 -0.866222 -2.113594 -3.176252 0.808380
wb_dma_ch_sel/assign_142_req_p0 1.199540 1.776990 -0.649154 1.940195 1.149918 -1.091149 1.666198 1.067452 -2.527310 0.169337 -1.051758 0.094749 1.943917 -0.656630 2.004686 -0.755057 -1.442313 -0.429831 -3.127413 0.273318
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.698313 1.659670 3.132384 1.272874 0.560915 -3.898679 -2.277484 0.502435 -1.690519 0.961062 2.262197 0.728660 1.560269 0.130800 2.932516 -3.292377 -1.885414 1.685476 -1.420428 0.630290
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.308711 -0.638811 -1.897802 0.970821 1.647465 0.965273 -1.489956 -0.053087 -0.783692 -0.589505 -0.743699 1.147830 -0.099705 -1.358408 0.891787 1.593532 -0.273923 1.417527 -0.591095 1.695443
wb_dma_rf -2.234512 3.380431 1.453667 -2.791922 -1.719970 -3.599524 3.004325 -0.237099 3.615506 1.384946 0.498172 -4.358244 -0.634326 0.424296 -2.259235 -0.585983 2.522272 -2.478516 -2.226188 0.292337
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.593324 0.844113 1.569449 -0.123602 -0.318272 1.438624 1.326497 -0.550697 0.859283 -2.604753 0.671949 -0.086258 1.333060 -0.242566 0.881533 -0.408688 -0.190031 -1.718207 -0.639812 1.661407
wb_dma_de/reg_chunk_cnt -1.018985 2.015660 0.566651 0.458405 0.587126 0.462522 0.735201 -2.019400 -2.981547 -1.973360 -2.045837 0.438720 1.145166 -0.885049 1.217897 -1.154436 -0.334477 -1.577761 -0.780157 1.384638
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -1.089648 -0.193588 2.996877 -2.153615 0.657604 -1.962066 -4.259484 -0.730181 0.636735 -3.586188 1.264438 -0.184897 3.656197 -0.625503 3.016009 -2.948955 1.200780 -1.161652 1.867380 3.235775
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.172698 0.675180 3.765836 -1.443812 -0.020909 -2.605594 -3.574718 0.353512 0.553089 -2.559655 1.353154 0.055387 3.209394 -0.322469 2.831209 -3.095087 0.489827 -1.433909 1.535618 2.064886
wb_dma/input_wb0m_data_i 0.265024 0.366295 1.009318 -1.440011 -0.289280 -6.085003 3.139063 3.480578 -1.489948 4.744110 -1.328393 -4.419298 1.257991 1.618510 0.115933 -5.333735 1.442116 -2.368664 0.616432 -7.522513
wb_dma_de/always_15/stmt_1 1.046352 0.002406 -1.395563 -1.818890 3.034483 0.063109 -0.542354 -0.920218 -0.711320 -0.262792 -3.346917 -0.767662 2.144943 -0.898498 2.489010 -1.498299 -0.235539 0.317617 -2.485793 1.820570
wb_dma/wire_ch7_csr -0.904423 2.057237 0.459374 -2.580715 -2.435045 -2.669065 0.552828 0.461967 3.520056 -0.505355 -1.199941 -3.949587 0.787581 0.104717 -1.260352 -0.855606 0.021008 -0.461154 -2.678201 -0.015243
wb_dma/input_wb0_ack_i -0.893552 5.303676 0.158934 -4.823973 -1.243545 -3.015113 1.490855 0.064893 4.201680 2.209883 -3.462452 -4.340336 -2.089628 -0.817912 -2.234305 0.118836 -0.208321 -3.312615 -1.414534 -0.838842
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.758326 1.632295 3.127168 1.326684 0.663213 -3.802401 -2.258168 0.511732 -1.924786 0.993763 2.121000 0.848509 1.656529 0.115925 3.059368 -3.401458 -1.926570 1.605379 -1.353589 0.570204
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 3.713269 1.691084 3.175332 1.225694 0.552412 -3.884155 -2.321700 0.447280 -1.766643 0.972210 2.239350 0.740952 1.543981 0.009668 2.879546 -3.273630 -1.911839 1.672656 -1.472481 0.690911
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.589415 1.867175 3.149963 1.167579 0.434249 -4.005140 -2.085171 0.483326 -1.535963 1.119413 2.309771 0.573884 1.415235 0.092718 2.664179 -3.207519 -1.795692 1.545851 -1.545256 0.556436
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 2.598811 -0.488358 0.867390 2.091590 2.130517 -0.267324 -0.697376 0.172551 -3.722904 0.053019 -0.180234 2.080976 2.242879 0.693304 4.072068 -2.835101 -1.235339 0.227650 0.418807 -0.370551
wb_dma_ch_sel/assign_125_de_start 1.358143 1.903963 2.294690 -2.238813 2.125370 3.167060 3.127503 0.047499 -2.319355 -1.288458 0.098370 -0.356419 -0.019567 -1.375294 -3.394648 -2.753229 -2.783790 -2.077216 -2.504806 -1.314822
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -1.502714 -0.081222 -2.631041 0.738603 -0.394895 1.436854 -2.121247 0.992022 -0.027857 1.326099 -3.001980 -0.833841 0.944536 -3.043437 -0.528391 3.285663 0.740588 -1.008054 0.898129 -0.012490
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -2.211241 3.369428 0.116240 0.525960 1.148352 -0.725929 2.134034 -2.878792 -0.742610 1.579537 3.000968 -0.310817 -0.418108 0.731176 -0.896893 0.932228 1.748429 -2.598337 -0.027159 1.745101
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.568080 1.154699 2.311007 -0.311076 -1.318391 0.813902 0.352890 -1.836910 -0.364859 -0.914995 0.048001 0.835628 -1.804018 0.452286 -1.324132 -0.462640 0.327014 -1.154850 1.864885 -0.265905
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 0.916142 -0.744084 -2.212629 -2.705673 3.357804 1.586990 -1.368458 0.664005 -2.161008 3.182454 -3.433965 -0.187427 1.249066 -2.220168 -2.644013 -0.429546 0.867953 1.733246 -0.866637 -0.623256
wb_dma_ch_sel/assign_121_valid -0.417426 0.771005 -1.790714 0.897649 1.963610 -0.093383 0.238500 -0.283648 -2.793608 -1.119044 -2.179469 -0.116980 2.858740 -1.387662 2.567243 -0.511591 -0.639900 -0.337640 -2.436845 1.734957
wb_dma_inc30r -2.513220 1.062112 1.146463 -1.160856 -2.427335 -3.025625 -2.359591 0.290869 0.153006 -1.632299 4.431260 -1.843052 3.887495 -0.123014 -2.117483 -0.951236 -0.286478 1.894767 -1.931233 2.777274
wb_dma_ch_sel/always_45/case_1 1.510461 2.153897 1.149069 2.159806 0.858724 -1.990939 0.613609 2.789085 0.489996 1.037248 2.775426 1.154660 -2.189305 -0.446186 -1.466226 0.686108 1.108697 -0.022522 0.139057 -0.515672
wb_dma_ch_sel/assign_117_valid -0.391197 0.847123 -1.636483 0.873254 1.889033 -0.228083 0.277240 -0.250740 -2.749067 -1.052093 -2.091669 -0.189271 2.813019 -1.367387 2.458796 -0.590267 -0.607396 -0.385414 -2.369454 1.598856
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 1.062596 -0.861129 -2.215524 -2.717272 3.501927 1.743771 -1.253680 0.628391 -2.138631 3.197290 -3.304360 -0.060910 1.238050 -2.109467 -2.641735 -0.481466 0.816839 1.827974 -0.924322 -0.569185
wb_dma/wire_ch3_adr0 -2.876533 1.794117 -0.883965 -1.158761 -2.041394 -2.647782 1.543906 -3.096548 0.872694 0.847176 0.997755 -1.049863 -3.251663 0.454131 -1.787889 2.416102 0.875468 0.434550 -1.232238 1.739444
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 1.788279 0.871607 1.017144 1.140708 -0.655363 -0.846085 1.195688 1.423880 -0.187980 1.330873 0.809499 0.437403 -0.710560 0.637071 -0.353237 -0.346151 -0.866442 0.006872 -0.609643 -1.485662
wb_dma_de/always_6/if_1/if_1/cond 1.251943 0.715736 0.826415 -2.607394 1.979052 -0.710521 1.323710 -1.736579 1.628901 -1.029571 -1.139934 -1.303809 1.215871 1.137489 2.915023 -2.779326 -0.370992 -0.820009 -2.644208 1.905637
wb_dma/wire_mast1_pt_out 0.059207 3.502670 -0.020686 -1.487836 0.243604 -0.881923 1.861829 -1.529145 2.026909 1.704826 -0.963117 -1.267546 -2.731467 0.197003 -0.743500 0.646410 0.915144 -1.450660 -0.795067 -0.111307
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.823892 1.403943 0.568406 1.144500 1.353428 -2.049947 -1.536173 -0.243695 -2.418854 -0.955862 0.209398 0.562382 1.988928 -0.725434 3.140966 -1.664631 -1.464290 0.543383 -1.317549 1.595962
wb_dma_ch_sel/always_48 0.714075 2.665218 2.236510 -0.327980 -1.318565 -4.242253 -5.234338 0.397460 0.092072 1.811368 2.413550 -0.319228 -0.459183 -3.560017 -2.686760 1.016791 0.603720 2.315933 -0.731693 2.306503
wb_dma_ch_sel/always_43 0.008937 2.695935 0.754782 -1.705205 4.159456 0.129867 0.493289 -0.785698 -1.958229 -0.123794 -0.872033 0.708660 -0.138223 -1.669436 -1.818312 -1.709307 2.186045 -0.662785 -0.810351 1.769626
wb_dma_ch_sel/always_42 -0.968075 0.108049 2.901900 -2.174449 -3.436580 -0.643883 -0.396051 -2.942051 4.362706 -0.760718 -2.665484 -3.537177 2.034410 0.416528 3.237095 -1.901216 2.298609 -3.037317 0.671829 1.016882
wb_dma_ch_sel/always_40 -1.658512 1.077677 -2.384776 1.624061 1.100340 0.297525 -2.753687 2.365126 0.610322 0.980791 -1.066868 -0.131683 -0.430572 -4.105817 -1.647779 4.237587 2.652003 -0.947755 1.592708 0.961470
wb_dma_ch_sel/always_47 -0.379207 -0.475654 0.308987 0.190950 -0.260590 1.865179 -0.355912 1.316208 -0.641488 -1.994274 1.378695 0.622201 2.006711 -1.221295 -1.514335 0.419019 -1.527936 0.605893 -1.450749 1.103264
wb_dma_ch_sel/always_46 -0.267063 -0.487344 -0.996276 -0.248240 -0.678303 0.151521 -1.317141 -0.813135 -1.150468 -1.044723 -1.406569 -0.500375 2.444584 1.823661 2.611535 -1.131039 -1.751113 -0.801700 0.989780 -0.250642
wb_dma_ch_sel/always_45 1.491164 2.114532 1.090649 2.154809 0.864941 -1.985079 0.435131 2.731785 0.338952 1.017174 2.622083 1.176980 -2.076860 -0.504210 -1.405769 0.712778 1.081916 0.034730 0.076911 -0.427536
wb_dma_ch_sel/always_44 -3.245304 -0.215140 -0.964424 -0.201474 -3.508456 -6.682148 0.664847 0.566364 0.874736 2.379669 2.573984 -3.083680 -0.317196 0.510110 -1.563404 0.631027 2.063221 1.962879 -0.993425 -1.416663
wb_dma_ch_sel/assign_152_req_p0/expr_1 1.273043 1.637861 -0.746798 2.023886 1.200214 -0.965613 1.536172 1.122500 -2.754470 0.182843 -1.223407 0.178472 2.040220 -0.696380 2.118141 -0.827413 -1.505092 -0.371664 -3.044681 0.235102
wb_dma_ch_rf/input_ndnr 1.538639 1.181458 -1.386080 -0.327297 4.606833 -2.250245 -4.543169 1.273582 -1.165102 0.414783 -1.228823 0.768132 0.430974 -3.262172 1.123527 -0.041411 1.176558 2.338138 -0.811709 2.614787
wb_dma_de/always_4/if_1/stmt_1 -0.437846 0.804012 -1.633936 0.871944 1.893943 -0.141812 0.359550 -0.358114 -2.648781 -1.176567 -1.998980 -0.129744 2.721999 -1.318757 2.468413 -0.536209 -0.630173 -0.373118 -2.402412 1.711700
wb_dma_ch_pri_enc/wire_pri4_out -0.823159 0.524852 -0.011969 0.327191 -0.334640 1.585379 -1.415516 -1.052567 -2.583082 -0.184386 -2.151265 1.258601 -0.973932 -1.619062 -1.803517 0.830740 0.394042 -0.052595 1.815527 -0.312072
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 1.859294 0.844621 1.057032 1.226797 -0.708375 -0.890744 1.251281 1.471274 -0.186826 1.388879 0.972617 0.457073 -0.770438 0.679020 -0.342940 -0.371125 -0.901338 0.046264 -0.582595 -1.606654
wb_dma_ch_sel/assign_111_valid -0.378063 0.798557 -1.706819 0.939830 2.040016 -0.137931 0.300608 -0.328223 -2.848840 -1.149272 -2.154839 -0.098734 2.873060 -1.413728 2.602865 -0.606644 -0.666192 -0.398479 -2.468605 1.716240
wb_dma_wb_slv/assign_2_pt_sel -0.780921 4.160056 5.232123 -6.924324 -1.281208 -6.006703 0.646809 -5.256633 6.655429 0.906562 0.249642 -4.187169 -4.633954 1.671606 -1.305826 -3.040680 3.993544 -1.427962 -0.675722 1.403528
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 2.066921 1.029231 -0.069260 -1.194534 2.987208 1.426951 1.651760 2.230541 -2.906431 0.608748 -0.730600 0.083226 4.165610 -1.783695 -1.489724 -2.197868 -2.212034 0.685508 -5.074301 0.629788
wb_dma_ch_sel/assign_144_req_p0 1.201123 1.590902 -0.818040 1.956061 1.186958 -0.898846 1.567608 1.104604 -2.657575 0.225474 -1.241186 0.168828 1.979386 -0.724375 2.041891 -0.698427 -1.423067 -0.374679 -3.007805 0.228755
wb_dma_de/input_pointer -1.699499 1.107651 -2.259401 1.525010 0.941909 0.241296 -2.495350 2.298611 0.697121 1.048974 -0.970739 -0.260032 -0.424155 -3.876804 -1.629846 4.061200 2.647646 -1.164257 1.626305 0.759066
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 1.227344 -1.468245 -2.141604 -2.254325 2.154142 1.069541 -2.634925 0.121408 -0.001855 1.619426 -3.575087 -0.187971 0.107949 -1.725569 -0.645312 0.482490 0.547546 1.930791 -0.151817 0.177630
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -1.740930 0.561136 -2.695478 0.236364 0.755715 1.921752 -0.741518 1.467689 -2.037388 2.849670 -2.605088 -0.803113 2.024915 -3.434256 -2.554915 2.430757 1.010011 -1.062301 0.176599 -0.780876
wb_dma_ch_rf/input_wb_rf_adr 2.138775 0.671140 1.724606 -1.329993 -1.767745 -0.313846 0.492815 0.680799 -5.315235 6.054614 -1.061288 -0.209209 6.684512 3.285125 -3.115515 -5.876669 0.658882 -0.157104 1.303671 -3.026754
wb_dma_ch_sel/input_pointer0 -0.526451 0.521972 -2.096074 1.569749 2.387277 -0.384265 -2.385879 2.111686 -1.429594 0.501034 -0.252208 1.124448 -0.630604 -3.029070 -1.624683 2.299580 2.131249 1.096187 0.780320 0.887906
wb_dma_ch_sel/input_pointer1 -0.212027 -0.707365 -2.417892 0.716570 1.105307 0.908277 -1.960104 0.801067 -2.324015 0.769703 -2.407051 0.561271 0.854500 -2.242738 -0.509703 1.433696 0.103888 1.259570 0.080026 0.045012
wb_dma_ch_sel/input_pointer2 -0.578673 -0.113791 -0.616847 -0.284868 -0.540640 -0.009297 -0.534656 0.901788 -1.532805 1.405471 -1.677502 -0.577909 0.939389 -0.953075 -1.436468 -0.058845 0.397601 -0.128484 0.633005 -1.671453
wb_dma_ch_sel/input_pointer3 -1.471146 -0.161163 -2.773228 0.693857 -0.375222 1.610693 -2.195030 1.016882 -0.101077 1.400352 -3.199476 -0.819853 0.969669 -3.180780 -0.636937 3.394435 0.713978 -0.968630 0.941966 -0.061260
wb_dma_de/reg_chunk_0 -0.993771 1.834537 0.470502 0.560396 0.637902 0.730242 0.752517 -2.100924 -2.943860 -2.068225 -2.059084 0.623471 0.971706 -0.871180 1.258245 -0.981435 -0.351000 -1.502632 -0.672077 1.427564
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 2.603930 -0.489869 0.890357 2.145017 2.134708 -0.296453 -0.712399 0.213426 -3.745571 0.062775 -0.153680 2.124068 2.239391 0.711754 4.124261 -2.885497 -1.287766 0.215554 0.447647 -0.432537
wb_dma_ch_sel/assign_151_req_p0/expr_1 1.171501 1.643001 -0.675346 1.925196 1.072411 -1.016503 1.594774 1.052585 -2.551441 0.175484 -1.098970 0.086358 1.926637 -0.618851 1.976263 -0.741356 -1.400373 -0.463874 -2.934363 0.192336
wb_dma_ch_sel/assign_138_req_p0/expr_1 1.243502 1.647440 -0.649290 1.970957 1.086336 -1.088983 1.605966 1.165860 -2.662937 0.269117 -1.128065 0.113548 1.999276 -0.648373 1.986811 -0.853961 -1.432160 -0.409829 -2.973018 0.105452
wb_dma_ch_sel/reg_am0 -0.269510 -0.560339 -1.024970 -0.217876 -0.715558 0.171021 -1.358471 -0.791559 -1.142435 -1.062002 -1.426773 -0.488869 2.468627 1.868921 2.661196 -1.148775 -1.803193 -0.731735 1.022412 -0.286534
wb_dma/assign_2_dma_req -0.188970 -0.223695 -2.379811 -2.645807 1.949283 2.110847 -1.642180 0.788265 0.124363 3.651107 -3.984942 -1.439837 1.332327 -2.945123 -2.486824 1.367807 1.360798 -0.323860 -0.065341 -0.569103
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -2.449945 1.765491 -0.510674 1.064535 -0.714035 -1.310945 -1.024520 -0.759693 -1.610696 0.318604 -0.287640 1.158791 -3.515086 -1.995407 -3.689268 2.629349 3.071059 1.113547 1.623326 0.733771
wb_dma_ch_rf/wire_ch_csr -1.937363 3.479048 1.679177 -2.516180 0.005304 -4.003014 0.941437 -1.457517 3.132340 1.196417 2.545550 -4.110641 0.512766 1.251977 -0.463454 -1.101637 1.156187 -2.650836 -1.015758 -0.518686
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.695094 -1.652223 -0.570782 0.383997 -1.753291 -2.117656 -1.426164 2.859292 -0.132754 2.083786 1.458249 -1.616909 2.494941 0.102252 -1.955570 -0.958392 -0.012636 2.955264 -0.857598 -2.218451
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.588204 1.184731 2.327495 -0.339470 -1.338759 0.828515 0.413557 -1.894333 -0.425087 -0.945608 0.064548 0.852715 -1.872756 0.466598 -1.343505 -0.509404 0.283522 -1.198734 1.870219 -0.290490
wb_dma_ch_sel/assign_118_valid -0.413781 0.784852 -1.697001 0.943133 1.979403 -0.142482 0.333361 -0.331141 -2.762610 -1.244250 -2.060575 -0.137616 2.910495 -1.331553 2.666718 -0.633329 -0.679197 -0.394227 -2.533042 1.808547
wb_dma_ch_rf/input_de_adr1_we 1.721049 0.851498 0.999285 1.113548 -0.782464 -0.892525 1.266603 1.399159 -0.014999 1.353512 0.903000 0.305718 -0.772883 0.703023 -0.444666 -0.324923 -0.844308 -0.031742 -0.589688 -1.569905
wb_dma_de/always_8/stmt_1/expr_1 -0.998836 1.952341 0.620923 0.484165 0.603662 0.636745 0.655870 -2.112794 -3.178828 -1.974341 -2.125568 0.567089 1.063896 -0.921331 1.156899 -1.141215 -0.322605 -1.581246 -0.589202 1.314808
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -1.858050 3.147772 0.666091 -2.099602 -1.851433 -4.276405 1.613475 2.739463 3.007720 4.891525 0.321869 -0.861326 3.289909 1.894177 -1.484983 0.984534 2.554659 -0.541565 -1.937308 1.782012
wb_dma_de/always_2/if_1/stmt_1 -3.148945 -0.142487 -0.930236 -0.232066 -3.360058 -6.512465 0.703719 0.382083 0.771152 2.303623 2.428466 -2.940037 -0.372340 0.436487 -1.521711 0.675296 1.955066 2.002537 -1.134941 -1.158615
wb_dma_de/assign_65_done/expr_1 0.551903 1.172919 0.850592 -2.371165 1.799921 0.857722 -0.189446 -2.744750 -0.996325 -1.079474 -3.391544 0.002149 0.285633 -0.478464 1.110714 -2.041159 0.089164 -0.822720 -0.728055 1.489296
wb_dma_ch_sel/reg_de_start_r 1.607261 1.886388 1.800074 -1.532641 1.888833 2.337561 1.919912 0.580181 -3.226754 -0.227726 -0.781131 0.889004 2.423423 -1.293993 -2.707937 -2.552450 -1.948014 -0.203512 -3.396698 0.359075
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.630408 1.194384 2.361061 -0.368109 -1.394658 0.795049 0.462503 -1.832707 -0.285655 -0.925924 0.100962 0.745060 -1.886585 0.518587 -1.378879 -0.520658 0.358654 -1.234468 1.824895 -0.325328
wb_dma_wb_mast/assign_1 4.871671 -0.610701 5.362195 -3.619535 -0.621921 -0.318101 -3.534526 -1.232022 2.498900 2.296776 -1.270882 1.000968 -1.649674 1.735736 0.165388 -3.865698 0.948488 0.376242 3.739628 -1.319029
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -1.637828 1.093028 -2.291456 1.708967 1.070327 0.260482 -2.673291 2.289505 0.650942 0.955204 -0.877244 -0.055242 -0.510477 -3.995385 -1.550007 4.177857 2.646968 -1.021773 1.594891 0.940848
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -1.657843 -0.581334 -2.878648 0.242446 -0.860067 -0.769672 -0.622472 -0.445469 -1.756536 1.593014 -2.408242 -0.397073 -0.408151 -1.406954 -1.409492 2.167782 0.879436 2.148616 -0.838928 0.032724
wb_dma_ch_rf/wire_pointer_s -0.227592 1.250190 -0.046947 -1.212584 -1.479890 -1.473870 1.427310 0.607533 2.227689 1.532440 -0.538246 -1.076951 -1.063555 0.684280 -1.557358 0.903697 1.244624 -0.019427 -1.375152 0.698438
wb_dma_ch_sel/reg_ndnr 1.683484 1.211974 -1.267007 -0.205674 4.745578 -2.259623 -4.492343 1.268695 -1.225475 0.473902 -1.102595 0.888233 0.284361 -3.243185 1.174027 -0.122326 1.250992 2.266912 -0.684180 2.561430
wb_dma_ch_rf/assign_26_ch_adr1_dewe 1.803322 0.860832 0.975550 1.201602 -0.660929 -0.864370 1.168753 1.459220 -0.171710 1.360057 0.887295 0.431407 -0.763045 0.650113 -0.406569 -0.299913 -0.869548 0.032309 -0.627430 -1.497595
wb_dma_ch_sel/reg_txsz 0.165001 2.671928 0.781777 -1.696104 4.338719 0.166432 0.589096 -0.762857 -2.034615 -0.012054 -0.842301 0.714977 -0.081284 -1.640267 -1.681340 -1.858335 2.128442 -0.708250 -0.852571 1.719021
wb_dma_rf/always_1/case_1/stmt_10 -0.221290 1.420163 0.028141 -0.769865 -0.444641 0.059555 2.607674 0.346203 -0.355735 2.016938 -0.604072 0.270402 -0.514974 0.411308 -2.837398 -0.092168 0.819781 -0.168325 -0.756510 0.055314
wb_dma_ch_pri_enc/inst_u28 -0.872530 0.475156 -0.063386 0.336150 -0.269165 1.670336 -1.398570 -1.053740 -2.482581 -0.174426 -2.170144 1.272197 -1.070602 -1.633933 -1.817288 0.930381 0.462143 -0.028038 1.858942 -0.286513
wb_dma_ch_pri_enc/inst_u29 -0.810532 0.490484 -0.046245 0.327455 -0.270840 1.579718 -1.447943 -1.054417 -2.535705 -0.166713 -2.208322 1.265794 -0.958830 -1.633572 -1.747903 0.868241 0.404315 0.000915 1.754989 -0.230952
wb_dma/wire_de_adr1 -0.228724 1.197681 0.130407 1.048356 1.539925 -1.152724 -0.680009 1.371715 0.582688 -0.311600 1.935552 0.757337 -1.441692 -1.079822 -1.047205 0.996866 1.944957 0.011245 0.706123 1.004588
wb_dma_ch_arb/always_2/block_1/case_1 0.735852 2.685307 2.191572 -0.009571 -1.371237 -4.394285 -5.416058 0.558054 -0.174583 1.789731 2.421637 -0.159772 -0.420048 -3.706814 -2.665201 1.171008 0.550592 2.543332 -0.700441 2.334495
wb_dma_de/always_18/stmt_1/expr_1 3.004589 2.389657 -1.860522 -0.101339 0.362084 -2.951611 1.177889 2.783429 0.913052 1.596883 -1.800475 -1.706071 -2.639254 0.898505 -0.663530 -0.165131 -3.487390 1.154719 -2.949711 -3.474616
wb_dma_ch_arb/always_1/if_1 0.821418 2.736615 2.320185 -0.222128 -1.448947 -4.361387 -5.218355 0.495647 0.030761 1.864606 2.504749 -0.324015 -0.432957 -3.549772 -2.753544 0.977750 0.567815 2.405915 -0.789676 2.228723
wb_dma_ch_pri_enc/inst_u20 -0.899781 0.552174 -0.026144 0.269895 -0.322685 1.546225 -1.403903 -1.042854 -2.494363 -0.129667 -2.155220 1.198742 -0.984536 -1.613479 -1.875008 0.877278 0.457409 -0.063352 1.815398 -0.314511
wb_dma_ch_pri_enc/inst_u21 -0.894801 0.552135 -0.001430 0.270342 -0.400306 1.513810 -1.380236 -1.028367 -2.504007 -0.082760 -2.175707 1.157370 -0.936931 -1.642604 -1.871903 0.855595 0.465693 -0.030893 1.802746 -0.345837
wb_dma_ch_pri_enc/inst_u22 -0.837887 0.430990 -0.090483 0.333959 -0.246303 1.643868 -1.450195 -1.029971 -2.532721 -0.147427 -2.156634 1.291597 -0.961466 -1.637733 -1.799478 0.920429 0.410599 -0.002102 1.804470 -0.281658
wb_dma_ch_pri_enc/inst_u23 -0.823679 0.467280 -0.085675 0.296615 -0.237639 1.678130 -1.434641 -1.037590 -2.483854 -0.168015 -2.217057 1.238981 -1.019978 -1.636044 -1.787047 0.910385 0.429133 -0.027559 1.799666 -0.257606
wb_dma_ch_pri_enc/inst_u24 -0.852864 0.429434 -0.134540 0.330919 -0.321593 1.638029 -1.508870 -0.993699 -2.606296 -0.140025 -2.208011 1.279482 -0.934142 -1.657389 -1.845534 0.932100 0.423239 0.029560 1.827426 -0.341464
wb_dma_ch_pri_enc/inst_u25 -0.828461 0.446442 -0.151112 0.374873 -0.238361 1.681800 -1.519903 -1.023650 -2.632647 -0.153981 -2.255070 1.332859 -0.930574 -1.750107 -1.778720 0.919427 0.447578 0.076778 1.815457 -0.293434
wb_dma_ch_pri_enc/inst_u26 -0.847196 0.491387 -0.003969 0.329554 -0.255322 1.692265 -1.442525 -1.118275 -2.607265 -0.227999 -2.175718 1.337322 -1.026123 -1.655923 -1.818590 0.903768 0.445910 0.010945 1.840499 -0.250995
wb_dma_ch_pri_enc/inst_u27 -0.845648 0.519712 -0.081028 0.294560 -0.307200 1.605393 -1.505706 -1.049884 -2.596102 -0.148096 -2.271318 1.252446 -0.941273 -1.665269 -1.818889 0.888341 0.435296 0.010481 1.833530 -0.291044
wb_dma/wire_dma_busy -2.357018 2.747308 -1.453072 0.452627 2.488844 0.554670 3.458146 -3.349202 -0.090214 0.423681 2.220682 -0.356350 -0.169902 0.757528 -0.017448 1.675799 1.935446 -2.766453 -1.625976 3.172859
wb_dma_ch_sel/reg_ack_o -0.288692 -0.119649 -2.428699 -2.589088 1.913648 2.171895 -1.672596 0.789570 0.030659 3.630615 -4.056921 -1.481019 1.383393 -3.120691 -2.484864 1.495829 1.379819 -0.458088 -0.032179 -0.531601
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.359455 -0.635332 -1.828449 1.004108 1.581100 0.942626 -1.410623 -0.077959 -0.790039 -0.581798 -0.676779 1.166341 -0.076825 -1.249400 0.885960 1.534323 -0.261355 1.369074 -0.572716 1.635463
wb_dma_rf/reg_csr_r -2.709482 3.463869 1.116522 1.037925 -0.616248 1.376224 3.431764 -0.820698 -1.488885 0.373628 -2.179244 -0.949935 0.240726 -1.818372 0.041780 0.930615 0.908883 -6.475771 0.892516 -0.633776
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.846310 1.426036 0.553693 1.111987 1.326625 -2.068467 -1.506856 -0.221708 -2.367249 -0.888724 0.192741 0.553499 1.979872 -0.697052 3.100380 -1.710425 -1.462174 0.511559 -1.290872 1.534037
assert_wb_dma_ch_sel 0.310162 -0.618284 -1.866677 0.944967 1.629176 0.949867 -1.450766 -0.083918 -0.768977 -0.549465 -0.740577 1.145496 -0.106266 -1.304424 0.839706 1.547509 -0.279723 1.386809 -0.546903 1.646352
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.597785 2.226187 1.395046 -1.170789 0.564815 2.979476 1.341010 0.909318 -1.229381 0.292106 -1.465759 -0.253402 2.637652 -2.236665 -2.366776 -0.528654 -1.510952 -2.225452 -2.384287 0.292143
wb_dma_ch_sel/inst_ch2 -0.548651 -0.104568 -0.572593 -0.278319 -0.529440 -0.060149 -0.506741 0.843232 -1.435787 1.312796 -1.619348 -0.564962 0.922704 -0.896885 -1.371356 -0.084859 0.415150 -0.148954 0.632153 -1.632376
assert_wb_dma_ch_arb/input_grant0 0.806258 1.502901 0.543738 1.093690 1.333557 -2.179390 -1.581570 -0.192166 -2.325102 -0.949923 0.177799 0.459875 2.045994 -0.761298 3.150873 -1.692523 -1.470610 0.558278 -1.440198 1.663334
wb_dma_ch_sel/assign_122_valid -0.414364 0.780635 -1.715827 0.843927 1.919480 -0.115361 0.396897 -0.286127 -2.758264 -1.095539 -2.171833 -0.201183 2.833946 -1.352383 2.480686 -0.587908 -0.585730 -0.431363 -2.440350 1.609317
wb_dma_rf/wire_dma_abort -0.102866 2.061990 0.507050 1.328161 0.990180 -0.591341 -2.922651 -1.291124 -4.697901 -1.115616 -1.883782 1.619988 0.902226 -2.368743 1.175496 -0.729063 -1.000548 0.523092 0.355642 1.402081
wb_dma_de/assign_67_dma_done_all/expr_1 0.939544 0.128831 -1.379094 -1.944017 2.930885 -0.017359 -0.517242 -0.909995 -0.601804 -0.274915 -3.306640 -0.876191 2.059903 -0.947538 2.345623 -1.473348 -0.198660 0.266821 -2.521310 1.845557
wb_dma_de/always_4/if_1/cond -0.960040 1.887277 0.590215 0.565863 0.642259 0.669742 0.707134 -2.130540 -3.028329 -2.026431 -2.004463 0.674080 0.925649 -0.848879 1.256650 -1.023229 -0.316939 -1.555720 -0.533946 1.386722
wb_dma_de/always_3/if_1/if_1/stmt_1 0.541437 0.153701 1.942916 0.308393 1.376659 -0.394238 -3.049571 1.872067 0.445645 -1.641119 4.142678 1.227751 0.955528 -2.092170 -1.957530 -0.084922 0.914009 1.607478 -0.136342 2.583665
wb_dma_wb_slv/always_3/stmt_1/expr_1 -2.053654 3.762736 1.664107 -2.089360 -2.610350 -4.079024 0.801709 2.182137 2.322552 4.347256 0.140248 -0.200936 2.665797 1.734132 -2.352580 0.815007 2.612620 -0.573067 -0.830871 1.848100
wb_dma_ch_sel/assign_156_req_p0 1.227368 1.686667 -0.674831 1.986055 1.088952 -1.112882 1.550799 1.117648 -2.643120 0.234765 -1.120321 0.136583 1.976831 -0.680931 2.036119 -0.799059 -1.489980 -0.419836 -3.018231 0.187721
assert_wb_dma_ch_arb/input_advance 0.813464 1.406341 0.532794 1.094778 1.352068 -2.036842 -1.493691 -0.197444 -2.344347 -0.901700 0.156514 0.537971 1.947744 -0.705505 3.099036 -1.668483 -1.424242 0.528293 -1.319764 1.550906
wb_dma_ch_rf/reg_ch_tot_sz_r 1.133157 1.651353 -0.923429 -1.062561 6.112412 -0.363786 0.630409 0.163295 -0.394852 -0.435072 0.496847 0.631857 0.681143 -1.415993 0.702617 -1.088821 1.615411 0.477912 -2.993731 3.579819
wb_dma_ch_rf/wire_ch_adr0 -4.635604 0.420455 -0.456749 -0.655103 -4.236992 -5.071141 0.648111 -0.792958 0.625070 -0.649712 1.708726 -3.503497 2.674208 1.625837 1.145464 -0.523797 0.379193 -0.074716 -1.003723 0.115871
wb_dma_ch_rf/wire_ch_adr1 1.276404 3.609592 0.954712 1.119751 0.576310 -1.719498 2.745911 2.904120 -0.200172 2.904353 1.402278 1.279416 -2.111890 -0.275314 -3.956655 0.444795 1.750469 -0.289760 -0.777566 -0.185506
wb_dma_ch_sel/assign_10_pri3 0.339963 -0.665791 -1.834558 1.006589 1.646168 0.935601 -1.434216 -0.079689 -0.805633 -0.596701 -0.726415 1.191637 -0.078219 -1.296941 0.907231 1.515164 -0.270367 1.373329 -0.553873 1.691891
wb_dma/wire_ch0_adr1 1.854806 0.810495 0.972194 1.259471 -0.636988 -0.877924 1.152892 1.453277 -0.262589 1.327673 0.916782 0.496557 -0.671094 0.663725 -0.305117 -0.360567 -0.945217 0.082430 -0.590125 -1.522878
wb_dma_ch_pri_enc/wire_pri24_out -0.850129 0.530895 0.032696 0.330272 -0.338153 1.607090 -1.447114 -1.118993 -2.670556 -0.181805 -2.214898 1.309773 -1.001274 -1.622698 -1.825130 0.824613 0.416167 -0.068723 1.898965 -0.328052
wb_dma/input_dma_rest_i -1.257894 0.530426 -0.508848 0.009692 -1.364888 0.758198 -0.417032 0.282220 2.132329 0.628816 -0.983018 -1.353300 0.206553 -1.110385 -0.113659 2.082932 0.606033 -2.175053 0.892988 -0.005147
wb_dma_inc30r/assign_1_out -0.327811 -0.663131 -1.018128 -0.132195 -0.765033 0.117036 -1.356801 -0.716794 -1.116210 -1.129054 -1.285209 -0.467973 2.492149 1.842862 2.627693 -1.107378 -1.779533 -0.671047 0.999163 -0.266528
wb_dma_ch_sel/assign_133_req_p0 0.721131 1.816057 0.149301 1.760122 0.652306 -4.327095 -0.014343 0.622303 -1.004825 1.084910 1.646619 0.095856 -0.194519 -0.808335 0.459884 -0.163644 1.635449 1.912220 -2.468796 1.741758
wb_dma_ch_rf/always_23 1.463203 2.088087 1.048894 2.117079 0.803577 -1.960102 0.566289 2.730626 0.475636 0.991397 2.667033 1.135860 -2.150681 -0.454699 -1.447674 0.738639 1.119243 -0.014849 0.160837 -0.479381
wb_dma_inc30r/reg_out_r -0.231052 -0.178562 2.884579 0.211770 -0.472234 -0.838877 -2.349279 3.716544 1.185734 -1.627543 5.388071 -0.577562 4.122770 -2.082625 -3.162286 -1.531770 0.860925 2.211901 -1.599019 1.602948
wb_dma/wire_pointer2 -0.564373 -0.057383 -0.601598 -0.319947 -0.533300 -0.042146 -0.490150 0.882927 -1.479128 1.368576 -1.639098 -0.606586 0.925588 -0.932002 -1.444126 -0.085950 0.398628 -0.136638 0.620746 -1.683490
wb_dma/wire_pointer3 -1.541026 -0.008812 -2.730942 0.693470 -0.314109 1.558943 -2.154649 0.991913 -0.008891 1.365714 -3.123706 -0.859764 0.926588 -3.192282 -0.576024 3.458976 0.762030 -1.079564 0.888564 0.036119
wb_dma/wire_pointer0 -0.556867 0.512801 -2.124503 1.621298 2.342834 -0.378499 -2.372084 2.081459 -1.429351 0.460794 -0.232485 1.127524 -0.653488 -3.016567 -1.645893 2.395259 2.084511 1.157671 0.727394 0.866123
wb_dma/wire_pointer1 -0.263767 -0.736707 -2.497155 0.710587 1.120429 0.897814 -2.014693 0.853090 -2.333200 0.816878 -2.450683 0.542374 0.846093 -2.277066 -0.581814 1.484322 0.150808 1.283883 0.051289 -0.015729
wb_dma/wire_mast0_err -0.174693 2.014869 0.556874 1.286827 0.831327 -0.467165 -2.899528 -1.329765 -4.630510 -1.097564 -1.955432 1.606461 0.791400 -2.348323 1.000904 -0.664375 -0.921877 0.499735 0.495539 1.266045
wb_dma_ch_rf/always_26 0.053190 3.121235 2.857321 -1.714901 -1.509399 2.721625 2.846144 0.758919 0.318726 0.826271 -1.576717 -0.171598 1.671443 -2.334264 -3.926926 0.185369 -0.715338 -2.269341 -3.273563 0.841629
wb_dma_ch_rf/always_27 0.523268 2.479209 1.673503 -1.341050 0.383316 2.657046 1.566592 0.848325 -1.001364 0.314702 -1.260936 -0.419704 2.557345 -2.137055 -2.572744 -0.707228 -1.480921 -2.303144 -2.591506 0.295020
wb_dma_ch_sel/assign_144_req_p0/expr_1 1.262998 1.639722 -0.682460 1.940397 1.201759 -0.941095 1.621324 1.008596 -2.694459 0.181914 -1.204784 0.184604 1.985983 -0.657033 2.091550 -0.857827 -1.441947 -0.496774 -2.955397 0.194626
wb_dma_ch_rf/wire_ch_am0_we -0.325051 -0.587871 -0.996054 -0.225445 -0.727812 0.204452 -1.326197 -0.799172 -1.093654 -1.116286 -1.389166 -0.507572 2.458984 1.867637 2.651683 -1.132698 -1.760379 -0.797570 1.036332 -0.246986
wb_dma_ch_rf/always_25 -0.873445 0.912556 1.781490 -0.826848 -2.084321 1.429460 1.087010 0.888317 0.857480 -1.198982 0.618194 0.323209 1.107477 -1.526977 -2.910741 0.891482 -0.755121 0.194322 -2.536203 1.711742
wb_dma/wire_dma_rest -1.295606 0.575755 -0.427945 -0.027902 -1.474846 0.702795 -0.289684 0.246452 2.240396 0.622887 -0.890559 -1.423164 0.094250 -1.050663 -0.204026 2.076208 0.678602 -2.209164 0.890399 -0.040118
wb_dma_wb_mast/input_mast_adr 2.992684 0.304997 2.500957 0.342934 -0.645310 -1.827077 -0.765531 0.766552 0.230269 1.884274 1.895158 0.349369 -0.197210 0.804867 0.118886 -1.780974 -0.624915 1.092495 -0.192498 -1.002622
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.563627 -0.731561 -3.102655 0.446387 -0.731686 -0.592262 -0.764219 -0.467077 -1.922345 1.540156 -2.451941 -0.166858 -0.454809 -1.507166 -1.280395 2.313118 0.825091 2.377067 -0.858925 0.180905
wb_dma_ch_sel/always_44/case_1 -3.197445 -0.242065 -0.921679 -0.269194 -3.489108 -6.558859 0.707141 0.401362 0.832925 2.329370 2.524347 -3.068398 -0.294886 0.581450 -1.500998 0.576776 1.912999 1.920523 -0.998981 -1.380666
wb_dma/wire_ch0_am0 -0.292429 -0.501796 -1.048899 -0.278214 -0.691843 0.160864 -1.314480 -0.810001 -1.123926 -1.014142 -1.443753 -0.522794 2.428034 1.760786 2.534888 -1.093133 -1.725217 -0.775657 0.954794 -0.236781
wb_dma/wire_ch0_am1 -0.392456 -0.507746 0.324040 0.165288 -0.258048 1.825117 -0.347093 1.301523 -0.554927 -1.992784 1.397286 0.584762 1.963691 -1.184122 -1.523171 0.390980 -1.495335 0.541322 -1.420537 1.077936
wb_dma_ch_rf/always_19/if_1 -0.881559 0.039022 0.100439 -0.796462 -0.242687 0.979995 3.477255 -0.804106 1.587042 -0.970500 -0.049209 -1.048067 0.160474 1.407452 0.169310 -0.410025 0.597820 -1.978251 -1.206180 0.200410
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -4.742496 0.458404 -0.477680 -0.790805 -4.150994 -4.836085 0.960792 -0.956865 0.638744 -0.685524 1.675945 -3.454834 2.507218 1.804088 1.082181 -0.522290 0.315501 -0.334471 -0.897330 0.061012
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -0.104635 2.483760 -0.803619 1.934366 -0.717833 -3.432944 -2.034463 3.903367 0.962656 -2.173951 -3.456912 -2.214306 2.482976 -0.361961 4.668902 -0.778912 -1.245254 -3.399111 1.307246 -2.231076
wb_dma_de/always_18/stmt_1/expr_1/expr_1 1.284473 1.481927 -2.843936 -1.255326 1.043601 -2.139061 0.082479 1.402397 1.054473 0.363103 -2.643887 -2.082005 -1.967424 0.345924 -0.320600 0.169702 -2.607213 1.240099 -2.341524 -2.067998
wb_dma_de/always_3/if_1 2.228115 1.034501 2.853062 1.342811 0.786078 -1.077434 -1.892042 3.177516 0.168016 -0.383481 4.848939 1.681636 0.355844 -1.593129 -2.333293 -0.384644 0.012725 1.585300 -0.811919 1.262021
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.621145 1.231895 2.342359 -0.379904 -1.402001 0.702583 0.461856 -1.800834 -0.319396 -0.931057 0.163733 0.727922 -1.783866 0.511467 -1.290975 -0.525884 0.340104 -1.213160 1.782620 -0.299701
wb_dma_ch_rf/assign_16_ch_adr1_we 1.488066 2.111587 1.098528 2.134917 0.957771 -2.016178 0.567134 2.789925 0.473335 0.953462 2.767526 1.136066 -2.139915 -0.457582 -1.387223 0.687514 1.163852 -0.040349 0.165270 -0.452899
wb_dma_wb_if/wire_wbm_data_o -1.013366 0.476082 3.365412 -1.359228 0.547334 -3.347082 0.226041 -2.550205 2.694382 -0.450593 4.789414 -0.903480 -1.844682 2.550896 1.319102 -1.875844 1.830829 -0.734834 1.607433 -0.515570
wb_dma_ch_pri_enc/wire_pri_out_tmp -0.826722 0.500753 -0.067635 0.335610 -0.259499 1.596727 -1.468069 -1.016125 -2.585308 -0.202904 -2.189312 1.279566 -0.972570 -1.659718 -1.809296 0.864549 0.424676 0.025388 1.825376 -0.271003
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.127741 0.793018 -1.316086 2.078178 2.944212 -1.118046 -2.961799 -0.261679 -3.146593 -1.499194 -0.565289 1.618208 1.921597 -2.096618 3.940443 -0.061329 -1.703484 1.922688 -1.892841 3.291701
wb_dma_ch_sel/always_48/case_1/stmt_1 1.191140 1.647685 0.339961 -0.168019 -0.358681 -4.987317 -5.541072 1.873863 0.636622 2.823472 2.420322 -1.078508 1.016341 -3.964874 -1.707496 1.577146 0.483414 3.374657 -2.272883 2.666250
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.568627 1.158201 2.266676 -0.354440 -1.334711 0.767038 0.428871 -1.775237 -0.313812 -0.874335 0.087798 0.754410 -1.752558 0.510297 -1.270888 -0.515197 0.325586 -1.201152 1.766911 -0.320302
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.352835 -0.642727 -1.873440 0.988893 1.636384 0.976684 -1.490655 -0.048999 -0.858530 -0.592708 -0.762234 1.170664 -0.087501 -1.335447 0.861664 1.547180 -0.305180 1.389982 -0.542933 1.656290
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.496119 1.009922 2.082071 -0.266113 -1.196477 0.831742 0.308980 -1.681442 -0.387178 -0.846612 0.016964 0.797758 -1.690355 0.404655 -1.182282 -0.447228 0.286855 -1.035002 1.682058 -0.271489
wb_dma_ch_pri_enc/wire_pri18_out -0.845974 0.467792 -0.150098 0.307502 -0.241719 1.550251 -1.453848 -0.955575 -2.478405 -0.128338 -2.177621 1.199013 -0.893513 -1.670265 -1.772315 0.934639 0.435817 0.020521 1.707527 -0.267326
wb_dma_de/assign_6_adr0_cnt_next -1.561206 0.826589 1.600841 -0.093238 -0.264504 1.493184 1.284446 -0.492209 0.847750 -2.668517 0.596740 -0.033789 1.410570 -0.254189 0.987809 -0.469801 -0.213625 -1.749431 -0.590757 1.618757
wb_dma_ch_rf/reg_ch_err -0.007174 1.856699 0.443102 1.416232 1.044364 -0.393399 -2.912821 -1.192919 -4.864078 -0.976575 -2.041744 1.757114 1.001498 -2.374255 1.179826 -0.721716 -0.935056 0.569451 0.510084 1.234571
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.356352 -0.637868 -1.904611 0.987495 1.614741 0.952673 -1.489454 -0.048763 -0.839743 -0.583889 -0.748788 1.195980 -0.095283 -1.346658 0.887837 1.563708 -0.271033 1.411314 -0.532484 1.696503
wb_dma_wb_slv/input_wb_addr_i -1.416895 3.652739 4.067088 -2.335875 -2.300136 -2.475527 3.237468 -0.945786 1.093817 3.065257 0.620766 -3.104394 0.245585 0.644455 -1.685464 -3.400158 2.823913 -3.518460 0.726182 -2.672160
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.603281 1.144493 2.357421 -0.344857 -1.371564 0.816675 0.409420 -1.838686 -0.383153 -0.950360 0.082111 0.837845 -1.861047 0.512124 -1.302794 -0.521800 0.297375 -1.181333 1.835767 -0.314601
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.610143 1.190976 2.338112 -0.399641 -1.381774 0.750500 0.509788 -1.795532 -0.255416 -0.887474 0.114777 0.735567 -1.803842 0.533457 -1.347869 -0.532139 0.349269 -1.228287 1.811304 -0.349713
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.613019 1.136923 2.255246 -0.363780 -1.353108 0.816066 0.425886 -1.797105 -0.343687 -0.902210 0.055929 0.797366 -1.856179 0.493057 -1.322699 -0.444592 0.348118 -1.180202 1.851098 -0.327738
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.153372 -0.012156 -1.397985 -2.069557 3.053859 -0.020863 -0.639105 -0.875068 -0.562314 -0.129491 -3.415488 -0.868201 2.149291 -0.904704 2.431137 -1.596713 -0.203696 0.354796 -2.547603 1.771339
