<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			XC3S5000FG676-4 (Xilinx)

Click here to go to specific block report:
<a href="rpt_MasterSlave_TRI_areasrr.htm#MasterSlave_TRI"><h5 align="center">MasterSlave_TRI</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#MasterSlave_TRI.TBCTRL"><h5 align="center">TBCTRL</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#MasterSlave_TRI.MYIP_WRAPPER"><h5 align="center">MYIP_WRAPPER</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#MYIP_WRAPPER.Hydra_controller"><h5 align="center">Hydra_controller</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_1"><h5 align="center">blk_mem_gen_v4_2_0_D_cache_1_1</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#blk_mem_gen_v4_2_0_D_cache_1_1.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2_0"><h5 align="center">blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2_0</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_2"><h5 align="center">blk_mem_gen_v4_2_0_D_cache_1_2</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#blk_mem_gen_v4_2_0_D_cache_1_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2"><h5 align="center">blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#Hydra_controller.blk_mem_gen_v4_2_D_cache_2_1_0"><h5 align="center">blk_mem_gen_v4_2_D_cache_2_1_0</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#blk_mem_gen_v4_2_D_cache_2_1_0.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2_1"><h5 align="center">blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2_1</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#Hydra_controller.blk_mem_gen_v4_2_D_cache_2_2"><h5 align="center">blk_mem_gen_v4_2_D_cache_2_2</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#blk_mem_gen_v4_2_D_cache_2_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2"><h5 align="center">blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#Hydra_controller.I_cache"><h5 align="center">I_cache</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#I_cache.I_cache_blk_mem_gen_v4_2_xst_1_BU2"><h5 align="center">I_cache_blk_mem_gen_v4_2_xst_1_BU2</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#Hydra_controller.Hydra"><h5 align="center">Hydra</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#Hydra.udiv"><h5 align="center">udiv</h5></a><br><a href="rpt_MasterSlave_TRI_areasrr.htm#Hydra_controller.smart_unit"><h5 align="center">smart_unit</h5></a><br><a name=MasterSlave_TRI>
-------------------------------------------------------------------------------
########   Utilization report for  Top level view:   MasterSlave_TRI   ########
===============================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1885               100 %                
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block MasterSlave_TRI:	1885 (7.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     18280              100 %                
MUXCY                    1209               100 %                
XORCY                    1099               100 %                
MULT18x18/MULT18x18S     16                 100 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block MasterSlave_TRI:	20604 (80.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     9                  100 %                
======================================================
Total MEMORY ELEMENTS in the block MasterSlave_TRI:	9 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block MasterSlave_TRI:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block MasterSlave_TRI:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     87                 100 %                
=================================================
Total IO PADS in the block MasterSlave_TRI:	87 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MasterSlave_TRI.MYIP_WRAPPER>
------------------------------------------------------------------
########   Utilization report for  cell:   MYIP_WRAPPER   ########
Instance path:   MasterSlave_TRI.MYIP_WRAPPER                     
==================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1833               97.2 %               
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block MasterSlave_TRI.MYIP_WRAPPER:	1833 (7.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     18207              99.6 %               
MUXCY                    1209               100 %                
XORCY                    1099               100 %                
MULT18x18/MULT18x18S     16                 100 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block MasterSlave_TRI.MYIP_WRAPPER:	20531 (79.99 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     9                  100 %                
======================================================
Total MEMORY ELEMENTS in the block MasterSlave_TRI.MYIP_WRAPPER:	9 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block MasterSlave_TRI.MYIP_WRAPPER:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block MasterSlave_TRI.MYIP_WRAPPER:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block MasterSlave_TRI.MYIP_WRAPPER:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MYIP_WRAPPER.Hydra_controller>
----------------------------------------------------------------------
########   Utilization report for  cell:   Hydra_controller   ########
Instance path:   MYIP_WRAPPER.Hydra_controller                        
======================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1541               81.8 %               
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block MYIP_WRAPPER.Hydra_controller:	1541 (6.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     17741              97.1 %               
MUXCY                    1090               90.2 %               
XORCY                    978                89. %                
MULT18x18/MULT18x18S     16                 100 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block MYIP_WRAPPER.Hydra_controller:	19825 (77.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     9                  100 %                
======================================================
Total MEMORY ELEMENTS in the block MYIP_WRAPPER.Hydra_controller:	9 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block MYIP_WRAPPER.Hydra_controller:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block MYIP_WRAPPER.Hydra_controller:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block MYIP_WRAPPER.Hydra_controller:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Hydra_controller.Hydra>
-----------------------------------------------------------
########   Utilization report for  cell:   Hydra   ########
Instance path:   Hydra_controller.Hydra                    
===========================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1124               59.6 %               
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block Hydra_controller.Hydra:	1124 (4.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     15225              83.3 %               
MUXCY                    1044               86.4 %               
XORCY                    932                84.8 %               
MULT18x18/MULT18x18S     16                 100 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block Hydra_controller.Hydra:	17217 (67.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0.0 %                
======================================================
Total MEMORY ELEMENTS in the block Hydra_controller.Hydra:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block Hydra_controller.Hydra:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block Hydra_controller.Hydra:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block Hydra_controller.Hydra:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Hydra.udiv>
----------------------------------------------------------
########   Utilization report for  cell:   udiv   ########
Instance path:   Hydra.udiv                               
==========================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0.0 %                
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block Hydra.udiv:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     766                4.19 %               
MUXCY                    170                14.1 %               
XORCY                    125                11.4 %               
MULT18x18/MULT18x18S     0                  0.0 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block Hydra.udiv:	1061 (4.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0.0 %                
======================================================
Total MEMORY ELEMENTS in the block Hydra.udiv:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block Hydra.udiv:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block Hydra.udiv:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block Hydra.udiv:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Hydra_controller.I_cache>
-------------------------------------------------------------
########   Utilization report for  cell:   I_cache   ########
Instance path:   Hydra_controller.I_cache                    
=============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0.0 %                
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block Hydra_controller.I_cache:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     0                  0.0 %                
MUXCY                    0                  0.0 %                
XORCY                    0                  0.0 %                
MULT18x18/MULT18x18S     0                  0.0 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block Hydra_controller.I_cache:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  11.1 %               
======================================================
Total MEMORY ELEMENTS in the block Hydra_controller.I_cache:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block Hydra_controller.I_cache:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block Hydra_controller.I_cache:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block Hydra_controller.I_cache:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=I_cache.I_cache_blk_mem_gen_v4_2_xst_1_BU2>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   I_cache_blk_mem_gen_v4_2_xst_1_BU2   ########
Instance path:   I_cache.I_cache_blk_mem_gen_v4_2_xst_1_BU2                             
========================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0.0 %                
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block I_cache.I_cache_blk_mem_gen_v4_2_xst_1_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     0                  0.0 %                
MUXCY                    0                  0.0 %                
XORCY                    0                  0.0 %                
MULT18x18/MULT18x18S     0                  0.0 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block I_cache.I_cache_blk_mem_gen_v4_2_xst_1_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     1                  11.1 %               
======================================================
Total MEMORY ELEMENTS in the block I_cache.I_cache_blk_mem_gen_v4_2_xst_1_BU2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block I_cache.I_cache_blk_mem_gen_v4_2_xst_1_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block I_cache.I_cache_blk_mem_gen_v4_2_xst_1_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block I_cache.I_cache_blk_mem_gen_v4_2_xst_1_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_1>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   blk_mem_gen_v4_2_0_D_cache_1_1   ########
Instance path:   Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_1                    
====================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0.0 %                
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     0                  0.0 %                
MUXCY                    0                  0.0 %                
XORCY                    0                  0.0 %                
MULT18x18/MULT18x18S     0                  0.0 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  22.2 %               
======================================================
Total MEMORY ELEMENTS in the block Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=blk_mem_gen_v4_2_0_D_cache_1_1.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2_0>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2_0   ########
Instance path:   blk_mem_gen_v4_2_0_D_cache_1_1.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2_0      
=========================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0.0 %                
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block blk_mem_gen_v4_2_0_D_cache_1_1.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     0                  0.0 %                
MUXCY                    0                  0.0 %                
XORCY                    0                  0.0 %                
MULT18x18/MULT18x18S     0                  0.0 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block blk_mem_gen_v4_2_0_D_cache_1_1.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  22.2 %               
======================================================
Total MEMORY ELEMENTS in the block blk_mem_gen_v4_2_0_D_cache_1_1.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block blk_mem_gen_v4_2_0_D_cache_1_1.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block blk_mem_gen_v4_2_0_D_cache_1_1.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block blk_mem_gen_v4_2_0_D_cache_1_1.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_2>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   blk_mem_gen_v4_2_0_D_cache_1_2   ########
Instance path:   Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_2                    
====================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0.0 %                
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     0                  0.0 %                
MUXCY                    0                  0.0 %                
XORCY                    0                  0.0 %                
MULT18x18/MULT18x18S     0                  0.0 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  22.2 %               
======================================================
Total MEMORY ELEMENTS in the block Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block Hydra_controller.blk_mem_gen_v4_2_0_D_cache_1_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=blk_mem_gen_v4_2_0_D_cache_1_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2   ########
Instance path:   blk_mem_gen_v4_2_0_D_cache_1_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2      
=======================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0.0 %                
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block blk_mem_gen_v4_2_0_D_cache_1_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     0                  0.0 %                
MUXCY                    0                  0.0 %                
XORCY                    0                  0.0 %                
MULT18x18/MULT18x18S     0                  0.0 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block blk_mem_gen_v4_2_0_D_cache_1_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  22.2 %               
======================================================
Total MEMORY ELEMENTS in the block blk_mem_gen_v4_2_0_D_cache_1_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block blk_mem_gen_v4_2_0_D_cache_1_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block blk_mem_gen_v4_2_0_D_cache_1_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block blk_mem_gen_v4_2_0_D_cache_1_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_0_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Hydra_controller.blk_mem_gen_v4_2_D_cache_2_1_0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   blk_mem_gen_v4_2_D_cache_2_1_0   ########
Instance path:   Hydra_controller.blk_mem_gen_v4_2_D_cache_2_1_0                    
====================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0.0 %                
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block Hydra_controller.blk_mem_gen_v4_2_D_cache_2_1_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     0                  0.0 %                
MUXCY                    0                  0.0 %                
XORCY                    0                  0.0 %                
MULT18x18/MULT18x18S     0                  0.0 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block Hydra_controller.blk_mem_gen_v4_2_D_cache_2_1_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  22.2 %               
======================================================
Total MEMORY ELEMENTS in the block Hydra_controller.blk_mem_gen_v4_2_D_cache_2_1_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block Hydra_controller.blk_mem_gen_v4_2_D_cache_2_1_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block Hydra_controller.blk_mem_gen_v4_2_D_cache_2_1_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block Hydra_controller.blk_mem_gen_v4_2_D_cache_2_1_0:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=blk_mem_gen_v4_2_D_cache_2_1_0.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2_1>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2_1   ########
Instance path:   blk_mem_gen_v4_2_D_cache_2_1_0.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2_1      
=======================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0.0 %                
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block blk_mem_gen_v4_2_D_cache_2_1_0.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     0                  0.0 %                
MUXCY                    0                  0.0 %                
XORCY                    0                  0.0 %                
MULT18x18/MULT18x18S     0                  0.0 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block blk_mem_gen_v4_2_D_cache_2_1_0.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  22.2 %               
======================================================
Total MEMORY ELEMENTS in the block blk_mem_gen_v4_2_D_cache_2_1_0.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block blk_mem_gen_v4_2_D_cache_2_1_0.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block blk_mem_gen_v4_2_D_cache_2_1_0.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block blk_mem_gen_v4_2_D_cache_2_1_0.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2_1:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Hydra_controller.blk_mem_gen_v4_2_D_cache_2_2>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   blk_mem_gen_v4_2_D_cache_2_2   ########
Instance path:   Hydra_controller.blk_mem_gen_v4_2_D_cache_2_2                    
==================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0.0 %                
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block Hydra_controller.blk_mem_gen_v4_2_D_cache_2_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     0                  0.0 %                
MUXCY                    0                  0.0 %                
XORCY                    0                  0.0 %                
MULT18x18/MULT18x18S     0                  0.0 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block Hydra_controller.blk_mem_gen_v4_2_D_cache_2_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  22.2 %               
======================================================
Total MEMORY ELEMENTS in the block Hydra_controller.blk_mem_gen_v4_2_D_cache_2_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block Hydra_controller.blk_mem_gen_v4_2_D_cache_2_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block Hydra_controller.blk_mem_gen_v4_2_D_cache_2_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block Hydra_controller.blk_mem_gen_v4_2_D_cache_2_2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=blk_mem_gen_v4_2_D_cache_2_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2   ########
Instance path:   blk_mem_gen_v4_2_D_cache_2_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2        
=====================================================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     0                  0.0 %                
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block blk_mem_gen_v4_2_D_cache_2_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     0                  0.0 %                
MUXCY                    0                  0.0 %                
XORCY                    0                  0.0 %                
MULT18x18/MULT18x18S     0                  0.0 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block blk_mem_gen_v4_2_D_cache_2_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     2                  22.2 %               
======================================================
Total MEMORY ELEMENTS in the block blk_mem_gen_v4_2_D_cache_2_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block blk_mem_gen_v4_2_D_cache_2_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block blk_mem_gen_v4_2_D_cache_2_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block blk_mem_gen_v4_2_D_cache_2_2.blk_mem_gen_v4_2_blk_mem_gen_v4_2_xst_1_BU2_BU2:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Hydra_controller.smart_unit>
----------------------------------------------------------------
########   Utilization report for  cell:   smart_unit   ########
Instance path:   Hydra_controller.smart_unit                    
================================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     96                 5.09 %               
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block Hydra_controller.smart_unit:	96 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     754                4.12 %               
MUXCY                    23                 1.9 %                
XORCY                    23                 2.09 %               
MULT18x18/MULT18x18S     0                  0.0 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block Hydra_controller.smart_unit:	800 (3.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0.0 %                
======================================================
Total MEMORY ELEMENTS in the block Hydra_controller.smart_unit:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block Hydra_controller.smart_unit:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block Hydra_controller.smart_unit:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block Hydra_controller.smart_unit:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MasterSlave_TRI.TBCTRL>
------------------------------------------------------------
########   Utilization report for  cell:   TBCTRL   ########
Instance path:   MasterSlave_TRI.TBCTRL                     
============================================================

SEQUENTIAL ELEMENTS
*******************

Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     52                 2.76 %               
LATCHES       0                  0.0 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block MasterSlave_TRI.TBCTRL:	52 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
*******************

Name                     Total elements     Utilization     Notes
-----------------------------------------------------------------
LUTS                     73                 0.3990 %             
MUXCY                    0                  0.0 %                
XORCY                    0                  0.0 %                
MULT18x18/MULT18x18S     0                  0.0 %                
SRL16                    0                  0.0 %                
=================================================================
Total COMBINATIONAL LOGIC in the block MasterSlave_TRI.TBCTRL:	73 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
***************

Name          Total elements     Utilization     Notes
------------------------------------------------------
SYNC RAMS     0                  0.0 %                
======================================================
Total MEMORY ELEMENTS in the block MasterSlave_TRI.TBCTRL:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>




Name     Total elements     Number of bits     Utilization     Notes
--------------------------------------------------------------------
                                                                    
ROMS     0                  0                  0.0 %                
====================================================================
Total  in the block MasterSlave_TRI.TBCTRL:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed RAM
***************

Name                Total elements     Number of LUTs     Utilization     Notes
-------------------------------------------------------------------------------
DISTRIBUTED RAM     0                  0                  0.0 %                
===============================================================================
Total Distributed RAM in the block MasterSlave_TRI.TBCTRL:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
*******

Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     0                  0.0 %                
=================================================
Total IO PADS in the block MasterSlave_TRI.TBCTRL:	0 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
#### START OF Block RAM DETAILED REPORT ####

Total Block RAMs: 9

uMasterSlave.u_myip_top.I_cache.BU2.U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

uMasterSlave.u_myip_top.D_cache_2_2.BU2.U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

uMasterSlave.u_myip_top.D_cache_2_2.BU2.U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/spram.ram
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

uMasterSlave.u_myip_top.D_cache_2_1.BU2.U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

uMasterSlave.u_myip_top.D_cache_2_1.BU2.U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/spram.ram
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

uMasterSlave.u_myip_top.D_cache_1_2.BU2.U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

uMasterSlave.u_myip_top.D_cache_1_2.BU2.U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/spram.ram
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

uMasterSlave.u_myip_top.D_cache_1_1.BU2.U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

uMasterSlave.u_myip_top.D_cache_1_1.BU2.U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/spram.ram
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			36
READ_WIDTH_B			36
WRITE_WIDTH_B			36
WRITE_MODE_A			WRITE_FIRST
WRITE_MODE_B			WRITE_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

#### END OF  Block RAM DETAILED REPORT ####


##### END OF AREA REPORT #####]
</a></body></html>
