/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [22:0] _02_;
  reg [7:0] _03_;
  wire [2:0] _04_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [9:0] celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [22:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [25:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[4] ? in_data[20] : in_data[48];
  assign celloutsig_0_29z = celloutsig_0_22z ? celloutsig_0_0z : celloutsig_0_3z[0];
  assign celloutsig_1_9z = celloutsig_1_2z ? _01_ : _00_;
  assign celloutsig_1_10z = celloutsig_1_8z ? celloutsig_1_8z : celloutsig_1_2z;
  assign celloutsig_1_15z = celloutsig_1_9z ? celloutsig_1_14z[3] : celloutsig_1_9z;
  assign celloutsig_0_15z = in_data[81] ? in_data[86] : in_data[40];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _03_ <= 8'h00;
    else _03_ <= in_data[58:51];
  reg [2:0] _12_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 3'h0;
    else _12_ <= in_data[102:100];
  assign { _00_, _04_[1], _01_ } = _12_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _02_ <= 23'h000000;
    else _02_ <= { in_data[73:56], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_33z = { celloutsig_0_6z[9:4], celloutsig_0_21z } <= { celloutsig_0_26z[10:6], celloutsig_0_27z, celloutsig_0_32z };
  assign celloutsig_0_9z = { _03_[6:1], celloutsig_0_1z, celloutsig_0_7z } <= in_data[11:4];
  assign celloutsig_0_20z = _02_[15:5] <= { _02_[18:16], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_31z = ! celloutsig_0_23z[4:1];
  assign celloutsig_0_36z = ! { celloutsig_0_30z[4:0], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_31z };
  assign celloutsig_0_7z = ! { celloutsig_0_6z[5], celloutsig_0_3z };
  assign celloutsig_1_2z = ! celloutsig_1_1z;
  assign celloutsig_1_8z = ! { celloutsig_1_4z[8], _00_, _04_[1], _01_ };
  assign celloutsig_1_13z = ! { celloutsig_1_7z[16:9], _00_, _04_[1], _01_ };
  assign celloutsig_0_21z = ! { celloutsig_0_6z[4], celloutsig_0_3z };
  assign celloutsig_0_32z = { celloutsig_0_30z[6:1], celloutsig_0_29z, celloutsig_0_19z } < { celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_29z };
  assign celloutsig_1_3z = celloutsig_1_1z[4:0] < { celloutsig_1_1z[7:4], celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_3z } < { celloutsig_0_11z, _03_ };
  assign celloutsig_0_80z = celloutsig_0_17z[2] & ~(celloutsig_0_19z[0]);
  assign celloutsig_0_11z = in_data[71] & ~(_02_[11]);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_1_17z = { celloutsig_1_14z[3], celloutsig_1_15z, _00_, _04_[1], _01_ } % { 1'h1, celloutsig_1_5z[3:0] };
  assign celloutsig_0_30z = { celloutsig_0_19z[7:1], celloutsig_0_9z } | { _02_[8:2], celloutsig_0_22z };
  assign celloutsig_0_41z = { celloutsig_0_19z[0], celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_33z } | { celloutsig_0_13z[5:0], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_37z, celloutsig_0_37z };
  assign celloutsig_0_37z = | { celloutsig_0_14z[2:1], celloutsig_0_36z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_4z = | { _02_[14], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_6z = | { in_data[115:104], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, _00_, _04_[1], _01_ };
  assign celloutsig_0_3z = _02_[22:17] >> _02_[18:13];
  assign celloutsig_0_81z = { celloutsig_0_41z[2:1], celloutsig_0_17z } >> { _03_[3:0], celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_6z >> in_data[40:29];
  assign celloutsig_0_17z = { in_data[39:34], celloutsig_0_0z, celloutsig_0_4z } >> { celloutsig_0_6z[7:1], celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_10z[2], celloutsig_0_14z, celloutsig_0_16z } >> { celloutsig_0_10z[6:4], celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_26z = { _02_[16:7], celloutsig_0_4z } >>> { celloutsig_0_19z[3:2], celloutsig_0_16z, celloutsig_0_24z };
  assign celloutsig_1_7z = { in_data[123:105], _00_, _04_[1], _01_, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z } - { in_data[120:98], _00_, _04_[1], _01_ };
  assign celloutsig_1_4z = { in_data[154:142], celloutsig_1_3z } ~^ in_data[140:127];
  assign celloutsig_1_5z = { in_data[181:180], _00_, _04_[1], _01_ } ~^ celloutsig_1_1z[8:4];
  assign celloutsig_1_14z = celloutsig_1_7z[23:20] ~^ celloutsig_1_5z[4:1];
  assign celloutsig_1_19z = { in_data[169:164], celloutsig_1_5z } ~^ { celloutsig_1_12z[17:16], celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_0_14z = celloutsig_0_10z[4:2] ~^ _03_[3:1];
  assign celloutsig_0_19z = { celloutsig_0_17z[5:0], celloutsig_0_4z, celloutsig_0_1z } ~^ { in_data[25:20], celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_0_6z = { in_data[68:65], _03_ } ^ { in_data[73:68], celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[163:155] ^ in_data[174:166];
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_6z, _00_, _04_[1], _01_, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, _00_, _04_[1], _01_ } ^ { celloutsig_1_7z[20:7], celloutsig_1_1z };
  assign celloutsig_0_10z = in_data[47:41] ^ _03_[7:1];
  assign celloutsig_0_24z = _03_ ^ { celloutsig_0_23z[4:1], celloutsig_0_21z, celloutsig_0_14z };
  assign celloutsig_0_35z = ~((celloutsig_0_27z & celloutsig_0_15z) | (celloutsig_0_32z & celloutsig_0_21z));
  assign celloutsig_0_8z = ~((celloutsig_0_3z[2] & celloutsig_0_3z[0]) | (celloutsig_0_3z[1] & _03_[2]));
  assign celloutsig_1_11z = ~((celloutsig_1_10z & celloutsig_1_3z) | (celloutsig_1_4z[2] & celloutsig_1_7z[10]));
  assign celloutsig_1_18z = ~((in_data[152] & _01_) | (celloutsig_1_8z & celloutsig_1_17z[1]));
  assign celloutsig_0_18z = ~((celloutsig_0_8z & celloutsig_0_14z[1]) | (celloutsig_0_3z[3] & celloutsig_0_4z));
  assign celloutsig_0_22z = ~((celloutsig_0_15z & celloutsig_0_18z) | (celloutsig_0_20z & celloutsig_0_15z));
  assign celloutsig_0_27z = ~((celloutsig_0_8z & celloutsig_0_7z) | (celloutsig_0_3z[3] & _02_[2]));
  assign { _04_[2], _04_[0] } = { _00_, _01_ };
  assign { out_data[128], out_data[106:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
