<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="">
    <meta name="author" content="">
    <title></title>

    <!-- Le styles -->
    <link href="bootstrap/css/bootstrap.css" rel="stylesheet">
    <link href="bootstrap/css/bootstrap-responsive.css" rel="stylesheet">
    <link href="bootstrap/css/docs.css" rel="stylesheet">
    <link href="bootstrap/js/google-code-prettify/prettify.css" rel="stylesheet">

  </head>

  <body data-spy="scroll" data-target=".bs-docs-sidebar">

  

  <div class="container">

  <div class="row">

<div class="span3 bs-docs-sidebar"><ul class="nav nav-list bs-docs-sidenav" data-spy="affix"><li><a href="#1">1. Short Path Padding Technique Design</a></li><li><a href="#2">2. Three-dimensional Integrated Circuit(3D-IC) Partitioning Technique Design</a></li></ul></div><div class="span9"><h2 id="1">1. Short Path Padding Technique Design</h2>

<p><em>Supervised by Prof. Weifeng He, Shanghai Jiao Tong University</em></p>

<ul>
<li>Designed and implemented a short path padding software system employing integer linear programming method, which supports up to a wide pulse of 1/3 cycle time in pulsed-latch pipelines.</li>
<li>Proposed step-by-step based and path group based schemes to reduce up to 80.9% runtime of the baseline padding algorithm and used multiple-Vt buffer cells to reduce additional hardware cost by 52.3%, on average. </li>
<li>Publication: <strong>Yongming Ding</strong>, Wei Jin, Guanghui He, Weifeng He. "Short Path Padding with Multiple-Vt cells for Wide-Pulsed-Latch Based Circuits at Ultra-Low Voltage." <em>IEEE International Conference on ASIC (2017).</em> Accepted.</li>
</ul>

<h2 id="2">2. Three-dimensional Integrated Circuit(3D-IC) Partitioning Technique Design</h2>

<p><em>Supervised by Prof. Weifeng He, Shanghai Jiao Tong University</em></p>

<p><em>Excellent Graduate Thesis Award in Department of Nano-microelectronics</em></p>

<ul>
<li>Designed a 3D-IC partitioning algorithm for motion estimation(ME) module of HEVC, including the initial partition algorithm based on breath first search and the iterative optimization algorithm. </li>
<li>Designed and implemented a partitioning algorithm evaluation platform which that has functions including a netlist file parser, analyzing area reports, modeling circuits with hyper-graph data structures, applying partitioning algorithms, and evaluating partition results by the area utilization rate and cut edges number.</li>
<li>Achieved an optimum partition for the ME module, which reduced 43% of the cut edges while the area utilization rate reached 96%.</li>
</ul>
      </div>
    </div>

  </div>

    <!-- Le javascript
    ================================================== -->
    <!-- Placed at the end of the document so the pages load faster -->
    <script src="bootstrap/js/jquery.js"></script>
    <script src="bootstrap/js/google-code-prettify/prettify.js"></script>
    <script src="bootstrap/js/bootstrap.js"></script>
    <script type="text/javascript">prettyPrint();</script>

  </body>
</html>
