IP Generator (Version 2022.2-SP1-Lite build 132640)
Start generating at 2024-08-02 21:55
Instance: MFCC_melbank (D:\PDS_FPGA\Audio_test\ipcore\MFCC_melbank\MFCC_melbank.idf)
IP: Pango Distributed Simple Dual Port RAM (1.2)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipm_distributed_sdpram_v1_2.v.xml' to 'rtl' ...
Compile file 'rtl\ipm_distributed_sdpram_v1_2.v.xml' to 'rtl\ipm_distributed_sdpram_v1_2_MFCC_melbank.v' ...
Copy 'ipm_distributed_sdpram_wrapper_v1_2.v.xml' ...
Copy 'ipm_distributed_sdpram_wrapper_v1_2_tb.v.xml' ...
Copy 'init_param_bin_exmp.dat' ...
Copy 'init_param_hex_exmp.dat' ...
Compile file 'ipm_distributed_sdpram_wrapper_v1_2.v.xml' to 'MFCC_melbank.v' ...
Found top module 'MFCC_melbank' in file 'MFCC_melbank.v'.
Compile file 'ipm_distributed_sdpram_wrapper_v1_2_tb.v.xml' to 'MFCC_melbank_tb.v' ...
Create template file 'MFCC_melbank_tmpl.v' ...
Create template file 'MFCC_melbank_tmpl.vhdl' ...
There are 2 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
