INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Project/ALU/ALU.srcs/sim_1/new/tb_testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_testing
