# Interface module

The `interface` module provides the generalised interface to the underlying Verilog HDL.

::: interfacer.interface