// Seed: 796773013
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = "" ? 1 : id_1;
  wire id_5;
  id_6(
      !id_2, 1'd0
  );
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1,
    input  tri0  id_2,
    output wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    output wire  id_6,
    output tri   id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
