
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.14-s088_1, built Fri Feb 28 12:25:44 PST 2025
Options:	
Date:		Mon Jun 23 21:38:18 2025
Host:		exotic-rhel (x86_64 w/Linux 4.18.0-553.56.1.el8_10.x86_64) (1core*2cpus*Intel(R) Core(TM) i5-5300U CPU @ 2.30GHz 3072KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[21:38:28.304578] Configured Lic search path (23.02-s006): /run/media/exotic/Cadence/Installed/license/license_x.dat:/run/media/exotic/Cadence/Installed/license/license_mentors.dat

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
Info: Process UID = 5935 / 6147dfca-9a75-4aad-9c64-aa45e95e4bd1 / 5I2ObUzxcG

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 24.10 fill procedures
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set ::dft::debug_attribute 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_efficient_block_write_sdc 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_enable_improved_timing_update_flow 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_improve_collection_hash_function 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_performance_statistics_precision 2
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_efficient_set_timing_derate 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_backward_compatible_arrival_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_backward_compatible_parallel_arcs 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_diskcaching_io_performance 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_dump_reset_clock 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_eco_group_based_worst_path 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_clocks_collection 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_get_lib_objects 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_hier_obj 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_save_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_ignore_group_path_from_sdc 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_input_port_path_group_tag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_input_port_path_group_tag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_new_hierarchical_startpoints 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_view_pruning_enhancements 4
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_is_imm_info_cached 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_latch_period_based_threshold 0.0001
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_disable_calculate_arrival_assert 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_efficient_float_to_string_converter 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_mtiohandler_efficient_register 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_multithread_drv_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_before_startup_file 0
<CMD> set enc_check_rename_command_name 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> set init_gnd_net {VSS iovss vss}
<CMD> set init_lef_file {../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef ../../ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef}
<CMD> set init_mmmc_file Fabric_MMMC.view
<CMD> set init_pwr_net {VDD iovdd vdd}
<CMD> set init_verilog SRC/fabric_netlists.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_aocv_efficient_accurate_mode 1
**WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_aocv_enable_gba_combine_launch_capture 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_clock_root_frequency_compatibility 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_efficient_lib_pin 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_add_brackets_name 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_efficient_all_register_flow 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_efficient_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_efficient_timing_update 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_multi_thread_timing_update 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_save_restore_flow 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_efficient_derate_mode 1
**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
<CMD> get_message -id GLOBAL-100 -suppress
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
<CMD> set timing_enable_backward_compatible_mmmc_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_efficient_unconstrained_report_timing 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_multi_threaded_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_new_power_view_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_view_based_tlatch_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_warning_on_partially_search_failure 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_clock_style_backward_compatible 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_disable_3d_arcs 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_improved_waveform_cache 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_internal_power_ground_rails 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_invalidate_auto_validation 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_validate_unconstrained_paths 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_write_asymmetric_lvf 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> set timing_library_derate_thermal_upper_bound 3.40282e+38
<CMD> set timing_library_refactor_db_arc_processing 1
<CMD> set timing_library_refactor_db_arc_processing3 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_path_based_enable_high_slack_threshold 1e+30
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_path_based_override_distance 1e+30
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_pba_coverage_mode_depth_limit 10
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_backward_compatible_to_adjust 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_eco_socv_derating_guardband 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_efficient_collection_handling 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_efficient_cone_marking 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_improved_drv_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_variable_verbose_fields 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_latch_analysis_compatibility 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_path_collection_ignore_unsupported_argument 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_property_is_clock_new_flow_efficient 0
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_lef_check_antenna 1
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> set init_design_uniquify 1
<CMD> init_design
#% Begin Load MMMC data ... (date=06/23 21:40:35, mem=1689.6M)
#% End Load MMMC data ... (date=06/23 21:40:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1691.1M, current mem=1691.1M)
RC_BEST RC_WORST

Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef ...

Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef ...
Set DBUPerIGU to M1 pitch 480.

Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef ...
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Fabric_MMMC.view
Reading MAX_TIMING timing library '/run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p35V_125C.lib' ...
Read 78 cells in library 'sg13g2_stdcell_slow_1p35V_125C' 
Reading MIN_TIMING timing library '/run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
*** End library_loading (cpu=0.02min, real=0.03min, mem=75.5M, fe_cpu=1.71min, fe_real=2.37min, fe_mem=1882.3M) ***
#% Begin Load netlist data ... (date=06/23 21:40:40, mem=1662.7M)
*** Begin netlist parsing (mem=1882.3M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 78 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'SRC/fabric_netlists.v'

*** Memory Usage v#2 (Current mem = 1882.258M, initial mem = 839.773M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=1882.3M) ***
#% End Load netlist data ... (date=06/23 21:40:41, total cpu=0:00:00.4, real=0:00:01.0, peak res=1672.3M, current mem=1672.3M)
Ignoring unreferenced cell dffr1.
Warning: The top level cell is ambiguous.
Setting top level cell to be fpga_top.
Hooked 156 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fpga_top ...
***** UseNewTieNetMode *****.
*** Netlist is NOT unique.
** info: there are 240 modules.
** info: there are 50221 stdCell insts.
** info: there are 50221 stdCell insts with at least one signal pin.
** info: there are 71 Pad insts.

*** Memory Usage v#2 (Current mem = 1944.758M, initial mem = 839.773M) ***
Initializing I/O assignment ...
Adjusting Core to Bottom to: 0.1800.
**WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust TopMetal1 preferred direction offset from 1.64 to 0.
Start create_tracks
Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
Extraction setup Started for TopCell fpga_top 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: WORST_CASE
    RC-Corner Name        : RC_BEST
    RC-Corner Index       : 0
    RC-Corner Temperature : 40 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: Best_CASE
    RC-Corner Name        : RC_WORST
    RC-Corner Index       : 1
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'SDC/cbx_1__0_.sdc' ...
Current (total cpu=0:01:51, real=0:02:44, peak res=2014.3M, current mem=1938.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__0_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 82             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/cbx_1__0_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1950.2M, current mem=1950.2M)
Current (total cpu=0:01:52, real=0:02:45, peak res=2014.3M, current mem=1950.2M)
Reading timing constraints file 'SDC/cbx_1__1_.sdc' ...
Current (total cpu=0:01:52, real=0:02:46, peak res=2014.3M, current mem=1950.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__1_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 80             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/cbx_1__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1950.8M, current mem=1950.8M)
Current (total cpu=0:01:52, real=0:02:46, peak res=2014.3M, current mem=1950.8M)
Reading timing constraints file 'SDC/cbx_1__2_.sdc' ...
Current (total cpu=0:01:52, real=0:02:46, peak res=2014.3M, current mem=1950.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__2_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 82             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/cbx_1__2_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1951.3M, current mem=1951.3M)
Current (total cpu=0:01:53, real=0:02:47, peak res=2014.3M, current mem=1951.3M)
Reading timing constraints file 'SDC/cby_0__1_.sdc' ...
Current (total cpu=0:01:53, real=0:02:47, peak res=2014.3M, current mem=1951.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_0__1_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 82             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/cby_0__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1951.3M, current mem=1935.6M)
Current (total cpu=0:01:53, real=0:02:47, peak res=2014.3M, current mem=1935.6M)
Reading timing constraints file 'SDC/cby_1__1_.sdc' ...
Current (total cpu=0:01:53, real=0:02:47, peak res=2014.3M, current mem=1935.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_1__1_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 80             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/cby_1__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1936.1M, current mem=1936.1M)
Current (total cpu=0:01:54, real=0:02:47, peak res=2014.3M, current mem=1936.1M)
Reading timing constraints file 'SDC/cby_2__1_.sdc' ...
Current (total cpu=0:01:54, real=0:02:48, peak res=2014.3M, current mem=1936.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_2__1_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 82             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/cby_2__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1936.9M, current mem=1936.9M)
Current (total cpu=0:01:54, real=0:02:48, peak res=2014.3M, current mem=1936.9M)
Reading timing constraints file 'SDC/disable_configurable_memory_outputs.sdc' ...
Current (total cpu=0:01:54, real=0:02:48, peak res=2014.3M, current mem=1936.9M)
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_disable_timing                                | 10634          | 0              
------------------------------------------------------------------------------------
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:03.5, real=0:00:05.0, peak res=1936.9M, current mem=1927.6M)
Current (total cpu=0:01:58, real=0:02:53, peak res=2014.3M, current mem=1927.6M)
Reading timing constraints file 'SDC/disable_configure_ports.sdc' ...
Current (total cpu=0:01:58, real=0:02:53, peak res=2014.3M, current mem=1927.6M)
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_disable_timing                                | 1698           | 0              
------------------------------------------------------------------------------------
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:01.2, real=0:00:01.0, peak res=1936.6M, current mem=1936.6M)
Current (total cpu=0:01:59, real=0:02:55, peak res=2014.3M, current mem=1936.6M)
Reading timing constraints file 'SDC/disable_routing_multiplexer_outputs.sdc' ...
Current (total cpu=0:01:59, real=0:02:55, peak res=2014.3M, current mem=1936.7M)
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_disable_timing                                | 737            | 0              
------------------------------------------------------------------------------------
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.5, real=0:00:00.0, peak res=1936.7M, current mem=1924.4M)
Current (total cpu=0:02:00, real=0:02:56, peak res=2014.3M, current mem=1885.1M)
Reading timing constraints file 'SDC/disable_sb_outputs.sdc' ...
Current (total cpu=0:02:00, real=0:02:56, peak res=2014.3M, current mem=1885.1M)
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_disable_timing                                | 33             | 0              
------------------------------------------------------------------------------------
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1885.5M, current mem=1885.5M)
Current (total cpu=0:02:00, real=0:02:56, peak res=2014.3M, current mem=1885.5M)
Reading timing constraints file 'SDC/global_ports.sdc' ...
Current (total cpu=0:02:00, real=0:02:57, peak res=2014.3M, current mem=1885.5M)
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
create_clock                                      | 2              | 0              
get_ports                                         | 2              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1886.5M, current mem=1886.5M)
Current (total cpu=0:02:00, real=0:02:57, peak res=2014.3M, current mem=1886.5M)
Reading timing constraints file 'SDC/logical_tile_clb_mode_clb_.sdc' ...
Current (total cpu=0:02:01, real=0:02:57, peak res=2014.3M, current mem=1886.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_clb_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 3600           | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_clb_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:07.0, real=0:00:07.0, peak res=1888.1M, current mem=1888.1M)
Current (total cpu=0:02:08, real=0:03:04, peak res=2014.3M, current mem=1888.1M)
Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc' ...
Current (total cpu=0:02:08, real=0:03:04, peak res=2014.3M, current mem=1888.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1888.5M, current mem=1888.5M)
Current (total cpu=0:02:08, real=0:03:04, peak res=2014.3M, current mem=1888.5M)
Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc' ...
Current (total cpu=0:02:08, real=0:03:05, peak res=2014.3M, current mem=1888.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1888.8M, current mem=1888.8M)
Current (total cpu=0:02:08, real=0:03:05, peak res=2014.3M, current mem=1888.8M)
Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc' ...
Current (total cpu=0:02:08, real=0:03:05, peak res=2014.3M, current mem=1888.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 4              | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1889.2M, current mem=1889.2M)
Current (total cpu=0:02:08, real=0:03:05, peak res=2014.3M, current mem=1889.2M)
Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle.sdc' ...
Current (total cpu=0:02:09, real=0:03:05, peak res=2014.3M, current mem=1889.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1889.6M, current mem=1889.6M)
Current (total cpu=0:02:09, real=0:03:05, peak res=2014.3M, current mem=1889.6M)
Reading timing constraints file 'SDC/logical_tile_io_mode_io_.sdc' ...
Current (total cpu=0:02:09, real=0:03:06, peak res=2014.3M, current mem=1889.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_io_mode_io_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 2              | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/logical_tile_io_mode_io_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1890.0M, current mem=1890.0M)
Current (total cpu=0:02:09, real=0:03:06, peak res=2014.3M, current mem=1890.0M)
Reading timing constraints file 'SDC/sb_0__0_.sdc' ...
Current (total cpu=0:02:09, real=0:03:06, peak res=2014.3M, current mem=1890.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__0_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 46             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/sb_0__0_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1890.3M, current mem=1890.3M)
Current (total cpu=0:02:09, real=0:03:06, peak res=2014.3M, current mem=1890.3M)
Reading timing constraints file 'SDC/sb_0__1_.sdc' ...
Current (total cpu=0:02:09, real=0:03:06, peak res=2014.3M, current mem=1890.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__1_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 76             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/sb_0__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1890.7M, current mem=1890.7M)
Current (total cpu=0:02:10, real=0:03:06, peak res=2014.3M, current mem=1890.7M)
Reading timing constraints file 'SDC/sb_0__2_.sdc' ...
Current (total cpu=0:02:10, real=0:03:07, peak res=2014.3M, current mem=1890.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__2_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 46             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/sb_0__2_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1891.1M, current mem=1891.1M)
Current (total cpu=0:02:10, real=0:03:07, peak res=2014.3M, current mem=1891.1M)
Message <TA-968> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Current (total cpu=0:02:10, real=0:03:07, peak res=2014.3M, current mem=1891.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__0_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 76             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/sb_1__0_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1891.7M, current mem=1891.7M)
Current (total cpu=0:02:10, real=0:03:07, peak res=2014.3M, current mem=1891.7M)
Current (total cpu=0:02:10, real=0:03:07, peak res=2014.3M, current mem=1891.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__1_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 120            | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/sb_1__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1892.1M, current mem=1892.1M)
Current (total cpu=0:02:11, real=0:03:08, peak res=2014.3M, current mem=1892.1M)
Current (total cpu=0:02:11, real=0:03:08, peak res=2014.3M, current mem=1892.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__2_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 76             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/sb_1__2_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1892.5M, current mem=1892.5M)
Current (total cpu=0:02:11, real=0:03:08, peak res=2014.3M, current mem=1892.5M)
Current (total cpu=0:02:11, real=0:03:08, peak res=2014.3M, current mem=1892.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_2__0_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 46             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/sb_2__0_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1892.9M, current mem=1892.9M)
Current (total cpu=0:02:11, real=0:03:08, peak res=2014.3M, current mem=1892.9M)
Current (total cpu=0:02:11, real=0:03:08, peak res=2014.3M, current mem=1892.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_2__1_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 76             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file SDC/sb_2__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1893.5M, current mem=1893.5M)
Current (total cpu=0:02:12, real=0:03:09, peak res=2014.3M, current mem=1893.5M)
Current (total cpu=0:02:12, real=0:03:09, peak res=2014.3M, current mem=1893.5M)
Message <TCLCMD-1461> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File SDC/sb_2__2_.sdc, Line 13).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_delay                                     | 46             | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1894.2M, current mem=1894.2M)
Current (total cpu=0:02:12, real=0:03:09, peak res=2014.3M, current mem=1894.2M)
Total number of combinational cells: 56
Total number of sequential cells: 10
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
Total number of usable inverters: 5
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadInOut30mA; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadOut30mA; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadIn; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
WARNING   IMPSYC-2             3  Timing information is not defined for ce...
WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461         21  Skipped unsupported command: %s          
*** Message Summary: 253 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> pan -1625.71200 159.19400
<CMD> gui_select -rect {-52.96900 -55.15000 -1840.05600 1770.78600}
<CMD> selectObject Module grid_clb_1__2_
<CMD> selectObject Module grid_clb_1__1_
<CMD> selectObject Module cby_2__2_
**WARN: (IMPFP-10191):	The provided box of cby_2__2_ {(-103.5210000000 , 0.0000000000) (-32.1860000000 , 77.9710000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of grid_clb_1__1_ {(-643.9110000000 , 915.8340000000) (-200.1970000000 , 1400.8240000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of grid_clb_1__2_ {(-2322.7730000000 , 141.6430000000) (-1879.0590000000 , 626.6330000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of grid_clb_2__1_ {(-1678.8620000000 , 141.6430000000) (-1235.1480000000 , 626.6330000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of grid_clb_2__2_ {(-1034.9510000000 , 141.6430000000) (-591.2370000000 , 626.6330000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of sb_0__0_ {(-391.0400000000 , 141.6430000000) (-327.0660000000 , 211.5690000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of sb_0__1_ {(-298.2010000000 , 141.6430000000) (-226.7740000000 , 219.7140000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of sb_0__2_ {(-194.5480000000 , 141.6430000000) (-130.5740000000 , 211.5690000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of sb_1__1_ {(-1754.7860000000 , 0.0000000000) (-1673.6060000000 , 88.7320000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of sb_1__2_ {(-1636.9780000000 , 0.0000000000) (-1564.8230000000 , 78.8680000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of sb_2__0_ {(-1532.2670000000 , 0.0000000000) (-1468.2930000000 , 69.9260000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of sb_2__1_ {(-1439.4280000000 , 0.0000000000) (-1368.4450000000 , 77.5860000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of sb_2__2_ {(-1336.4190000000 , 0.0000000000) (-1272.4450000000 , 69.9260000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of cbx_1__0_ {(-1243.5800000000 , 0.0000000000) (-1172.2450000000 , 77.9710000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of cbx_2__0_ {(-1140.0590000000 , 0.0000000000) (-1068.7240000000 , 77.9710000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of cbx_1__1_ {(-1036.5380000000 , 0.0000000000) (-964.9740000000 , 78.2210000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of cbx_2__1_ {(-932.6850000000 , 0.0000000000) (-861.1210000000 , 78.2210000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of cbx_1__2_ {(-828.8320000000 , 0.0000000000) (-757.4970000000 , 77.9710000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of cbx_2__2_ {(-725.3110000000 , 0.0000000000) (-653.9760000000 , 77.9710000000)} is not completely inside the core box. 
**WARN: (IMPFP-10191):	The provided box of cby_0__1_ {(-621.7900000000 , 0.0000000000) (-550.4550000000 , 77.9710000000)} is not completely inside the core box. 
**WARN: (EMS-27):	Message (IMPFP-10191) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
<CMD> deselectAll
<CMD> selectObject Module sb_1__0_
<CMD> deselectAll
<CMD> fit
<CMD> create_relative_floorplan -place grid_clb_1__1_ -ref_type core_boundary -horizontal_edge_separate {1  -5  1} -vertical_edge_separate {0  5  0}
<CMD> create_relative_floorplan -place grid_clb_1__2_ -ref_type core_boundary -horizontal_edge_separate {1  -5  1} -vertical_edge_separate {2  -5  2}
<CMD> create_relative_floorplan -place grid_clb_2__1_ -ref_type core_boundary -horizontal_edge_separate {3  5  3} -vertical_edge_separate {0  5  0}
<CMD> create_relative_floorplan -place grid_clb_2__2_ -ref_type core_boundary -horizontal_edge_separate {3  5  3} -vertical_edge_separate {2  -5  2}
<CMD> create_relative_floorplan -place sb_0__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -10  1} -vertical_edge_separate {2  10  0}
<CMD> create_relative_floorplan -place sb_0__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -96.94  1} -vertical_edge_separate {2  11.34  0}
<CMD> create_relative_floorplan -place sb_1__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {0  0  0}
<CMD> create_relative_floorplan -place sb_2__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  79  0}
<CMD> create_relative_floorplan -place sb_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -111.34  1} -vertical_edge_separate {2  11.34  0}
<CMD> create_relative_floorplan -place sb_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -197  1} -vertical_edge_separate {2  11.34  0}
<CMD> create_relative_floorplan -place cbx_1__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  151  0}
<CMD> create_relative_floorplan -place cbx_2__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  233  0}
<CMD> create_relative_floorplan -place cby_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  315  0}
<CMD> create_relative_floorplan -place cbx_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -177  1} -vertical_edge_separate {2  11.34  0}
<CMD> create_relative_floorplan -place cbx_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -275  1} -vertical_edge_separate {2  11.34  0}
<CMD> create_relative_floorplan -place cbx_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -362  1} -vertical_edge_separate {2  11.34  0}
<CMD> create_relative_floorplan -place cby_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -444  1} -vertical_edge_separate {2  11.34  0}
<CMD> create_relative_floorplan -place cby_0__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -264  1} -vertical_edge_separate {2  11.34  0}
<CMD> create_relative_floorplan -place cby_0__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -351  1} -vertical_edge_separate {2  11.34  0}
<CMD> create_relative_floorplan -place sb_0__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  410  0}
<CMD> create_relative_floorplan -place sb_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  50  0}
<CMD> create_relative_floorplan -place sb_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  160  0}
<CMD> create_relative_floorplan -place cbx_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  260  0}
<CMD> create_relative_floorplan -place cby_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  360  0}
<CMD> create_relative_floorplan -place cby_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  460  0}
<CMD> loadIoFile Multi_Row_IO_PAD.io
Reading IO assignment file "Multi_Row_IO_PAD.io" ...
**WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
**WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
WARNING (IMPFP-3997): The Floorplan box has been changed from {(0.0000000000 , 0.0000000000) (1720.0000000000 , 1880.0000000000)} to {(-220.1200000000 , -220.1200000000) (1940.1200000000 , 2100.1200000000)}.
Adjust TopMetal1 preferred direction offset from 1.64 to 0.
Start create_tracks
Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
<CMD> floorPlan -site CoreSite -b 0.0 0.0 1855.2 1935.78 400.32 400.26 1455.36 1535.1 425.28 425.46 1430.88 1510.74
**WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(425.2800000000 , 425.4600000000) (1430.8800000000 , 1510.7400000000)} to {(425.4800000000 , 425.4200000000) (1431.0800000000 , 1510.7000000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.0000000000 , 0.0000000000) (1855.2000000000 , 1935.7800000000)} to {(0.2000000000 , -0.0400000000) (1855.4000000000 , 1935.7400000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(400.3200000000 , 400.2600000000) (1455.3600000000 , 1535.1000000000)} to {(400.5200000000 , 400.2200000000) (1455.5600000000 , 1535.0600000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust TopMetal1 preferred direction offset from 1.64 to 0.
Start create_tracks
Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setDesignMode -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> globalNetConnect vdd -type pgpin -pin VDD -override -verbose -netlistOverride
50221 new pwr-pin connections were made to global net 'vdd'.
<CMD> globalNetConnect vss -type pgpin -pin VSS -override -verbose -netlistOverride
50221 new gnd-pin connections were made to global net 'vss'.
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override -verbose -netlistOverride
84 new pwr-pin connections were made to global net 'vdd'.
<CMD> globalNetConnect vss -type pgpin -pin vss -override -verbose -netlistOverride
84 new gnd-pin connections were made to global net 'vss'.
<CMD> globalNetConnect iovdd -type pgpin -pin iovdd -override -verbose -netlistOverride
84 new pwr-pin connections were made to global net 'iovdd'.
<CMD> globalNetConnect iovss -type pgpin -pin iovss -override -verbose -netlistOverride
84 new gnd-pin connections were made to global net 'iovss'.
<CMD> addRing -nets {vdd vss} -type core_rings -follow core -layer {top TopMetal1 bottom TopMetal1 left TopMetal2 right TopMetal2} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 5 bottom 5 left 5 right 5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=06/23 21:43:00, mem=1865.3M)


viaInitial starts at Mon Jun 23 21:43:01 2025
viaInitial ends at Mon Jun 23 21:43:01 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|TopMetal1|        4       |       NA       |
| TopVia2|        8       |        0       |
|TopMetal2|        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=06/23 21:43:01, total cpu=0:00:00.2, real=0:00:01.0, peak res=1865.3M, current mem=1840.9M)
<CMD> addStripe -nets {vdd vss} -layer TopMetal2 -direction vertical -width 5 -spacing 5 -set_to_set_distance 100 -start_from left -start_offset 90 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=06/23 21:43:01, mem=1840.9M)

Initialize fgc environment(mem: 2504.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2504.6M)
Stripe generation is complete.
vias are now being generated.
addStripe created 20 wires.
ViaGen created 40 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| TopVia2|       40       |        0       |
|TopMetal2|       20       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/23 21:43:01, total cpu=0:00:00.2, real=0:00:00.0, peak res=1842.9M, current mem=1842.9M)
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
#% Begin sroute (date=06/23 21:43:01, mem=1842.9M)
*** Begin SPECIAL ROUTE on Mon Jun 23 21:43:02 2025 ***
SPECIAL ROUTE ran on directory: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
SPECIAL ROUTE ran on machine: exotic-rhel (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 2.29Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd vss"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 7
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 7
srouteTopTargetLayerLimit set to 7
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 267.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 15 layers, 7 routing layers, 1 overlap layer
Read in 84 macros, 16 used
Read in 93 components
  9 core components: 9 unplaced, 0 placed, 0 fixed
  84 pad components: 0 unplaced, 8 placed, 76 fixed
Read in 71 logical pins
Read in 71 nets
Read in 6 special nets, 2 routed
Read in 354 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
CPU time for vdd FollowPin 1 seconds
CPU time for vss FollowPin 0 seconds
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 576
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 288
End power routing: cpu: 0:00:04, real: 0:00:05, peak: 286.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
**WARN: (IMPTR-2108):	For layer M6, the gaps of 767 out of 767 tracks are narrower than 3.280um (space 1.640 + width 1.640).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished

sroute created 1440 wires.
ViaGen created 20736 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       864      |       NA       |
|  Via1  |      3456      |        0       |
| Metal2 |       576      |       NA       |
|  Via2  |      3456      |        0       |
|  Via3  |      3456      |        0       |
|  Via4  |      3456      |        0       |
| TopVia1|      3456      |        0       |
| TopVia2|      3456      |        0       |
+--------+----------------+----------------+
#% End sroute (date=06/23 21:43:07, total cpu=0:00:04.2, real=0:00:05.0, peak res=1842.9M, current mem=1830.9M)
<CMD> sroute -connect { padPin padRing } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { iovdd iovss vdd vss } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) TopMetal2(7) }
#% Begin sroute (date=06/23 21:43:07, mem=1830.9M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Mon Jun 23 21:43:07 2025 ***
SPECIAL ROUTE ran on directory: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
SPECIAL ROUTE ran on machine: exotic-rhel (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 2.29Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "iovdd iovss vdd vss"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 7
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 7
srouteTopTargetLayerLimit set to 7
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 287.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 15 layers, 7 routing layers, 1 overlap layer
Read in 15 macros, 15 used
Read in 93 components
  9 core components: 9 unplaced, 0 placed, 0 fixed
  84 pad components: 0 unplaced, 8 placed, 76 fixed
Read in 71 logical pins
Read in 71 nets
Read in 6 special nets, 2 routed
Read in 354 terminals
4 nets selected.

Begin power routing ...
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net iovdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net iovss. Check net list, or change port class in the technology file, or change option to include pin in given range.
  Number of IO ports routed: 8  open: 15
  Number of Pad ports routed: 0
  Number of Pad Ring connections: 274
End power routing: cpu: 0:00:15, real: 0:00:16, peak: 511.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 283 wires.
ViaGen created 9 vias, deleted 1 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal3 |       57       |       NA       |
|  Via3  |        1       |        0       |
| Metal4 |       58       |       NA       |
|  Via4  |        3       |        0       |
| Metal5 |       58       |       NA       |
| TopVia1|        3       |        0       |
|TopMetal1|       58       |       NA       |
| TopVia2|        2       |        1       |
|TopMetal2|       52       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=06/23 21:43:24, total cpu=0:00:14.8, real=0:00:17.0, peak res=1907.3M, current mem=1683.0M)
<CMD> sroute -connect { padPin } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
#% Begin sroute (date=06/23 21:43:24, mem=1683.0M)
**WARN: (IMPSR-4058):	Sroute option: blockPin should be used in conjunction with option: -connect blockPin. 
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Mon Jun 23 21:43:24 2025 ***
SPECIAL ROUTE ran on directory: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
SPECIAL ROUTE ran on machine: exotic-rhel (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 2.29Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd vss"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 7
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 7
srouteTopTargetLayerLimit set to 7
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 511.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 15 layers, 7 routing layers, 1 overlap layer
Read in 15 macros, 15 used
Read in 93 components
  9 core components: 9 unplaced, 0 placed, 0 fixed
  84 pad components: 0 unplaced, 8 placed, 76 fixed
Read in 71 logical pins
Read in 71 nets
Read in 6 special nets, 4 routed
Read in 354 terminals
2 nets selected.

Begin power routing ...
  Number of IO ports routed: 0  open: 15
End power routing: cpu: 0:00:19, real: 0:00:19, peak: 683.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
#% End sroute (date=06/23 21:43:43, total cpu=0:00:19.0, real=0:00:20.0, peak res=1688.4M, current mem=1688.4M)
<CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
**WARN: (PRL-39):	Number of local CPUs specified (8) > Actual number of CPUs in the host (2). The lower value will be used.
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteAutoStop 0
<CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
<CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia {}
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort {}
<CMD> setNanoRouteMode -quiet -drouteOnGridOnly 0
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
<CMD> setNanoRouteMode -quiet -routeIgnoreAntennaTopCellPin 0
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 7 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setPlaceMode -fp false
<CMD> place_design
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
*** placeDesign #1 [begin] () : totSession cpu/real = 0:03:05.5/0:05:09.6 (0.6), mem = 2920.6M
*** Starting placeDesign default flow ***
Multithreaded Timing Analysis is initialized with 2 threads

*** Start deleteBufferTree ***
The software has determined that multi-drive net pReset[0] is comprised of  10634 timing arcs which is above the threshold of 10000 specified by the timing_reduce_multi_drive_net_arcs_threshold setting.  The net will be reduced to a single-driver model.  The reduction can affect SDF generation and annotation - you should consult the read_sdf documentation in the Command Reference for more information on controlling multi-drive net reduction and related SDF flow issues.
The software has determined that multi-drive net prog_clk[0] is comprised of  10634 timing arcs which is above the threshold of 10000 specified by the timing_reduce_multi_drive_net_arcs_threshold setting.  The net will be reduced to a single-driver model.  The reduction can affect SDF generation and annotation - you should consult the read_sdf documentation in the Command Reference for more information on controlling multi-drive net reduction and related SDF flow issues.
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 15992 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:44.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.5935 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1855.050781 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1867.48)
Total number of fetched objects 41034
End delay calculation. (MEM=1902.07 CPU=0:00:15.3 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1834.05 CPU=0:00:20.1 REAL=0:00:19.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#9 (mem=3335.6M)" ...
Estimated loop count for BSM: 1065
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.2 mem=3351.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.2 mem=3351.6M) ***
No user-set net weight.
Net fanout histogram:
2		: 27799 (81.5%) nets
3		: 4241 (12.4%) nets
4     -	14	: 1278 (3.7%) nets
15    -	39	: 560 (1.6%) nets
40    -	79	: 240 (0.7%) nets
80    -	159	: 3 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 2 (0.0%) nets
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=34229 (0 fixed + 34229 movable) #buf cell=0 #inv cell=10147 #block=0 (0 floating + 0 preplaced)
#ioInst=84 #net=34123 #term=115875 #term/net=3.40, #fixedIo=84, #floatIo=0, #fixedPin=71, #floatPin=0
stdCell: 34229 single + 0 double + 0 multi
Total standard cell length = 171.9355 (mm), area = 0.6499 (mm^2)
Estimated cell power/ground rail width = 0.531 um
Average module density = 0.596.
Density for the design = 0.596.
       = stdcell_area 358199 sites (649916 um^2) / alloc_area 601265 sites (1090935 um^2).
Pin Density = 0.1927.
            = total # of pins 115875 / total area 601265.

Enabling multi-CPU acceleration with 2 CPU(s) for placement
[spp] 0
Clock gating cells determined by native netlist tracing.
=== lastAutoLevel = 9 
Iteration  1: Total net bbox = 4.334e+05 (1.80e+05 2.54e+05)
              Est.  stn bbox = 4.540e+05 (1.89e+05 2.65e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 3540.2M
Iteration  2: Total net bbox = 4.334e+05 (1.80e+05 2.54e+05)
              Est.  stn bbox = 4.540e+05 (1.89e+05 2.65e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3540.2M
Iteration  3: Total net bbox = 3.949e+05 (1.91e+05 2.04e+05)
              Est.  stn bbox = 5.066e+05 (2.46e+05 2.61e+05)
              cpu = 0:00:05.9 real = 0:00:04.0 mem = 3622.4M
Active setup views:
    WORST_CASE
Iteration  4: Total net bbox = 5.028e+05 (2.49e+05 2.54e+05)
              Est.  stn bbox = 6.444e+05 (3.21e+05 3.24e+05)
              cpu = 0:00:09.6 real = 0:00:06.0 mem = 3622.4M
Iteration  5: Total net bbox = 7.229e+05 (3.56e+05 3.67e+05)
              Est.  stn bbox = 9.725e+05 (4.80e+05 4.93e+05)
              cpu = 0:00:20.0 real = 0:00:11.0 mem = 3622.4M
Iteration  6: Total net bbox = 6.995e+05 (3.44e+05 3.55e+05)
              Est.  stn bbox = 9.750e+05 (4.81e+05 4.94e+05)
              cpu = 0:00:23.1 real = 0:00:13.0 mem = 3704.5M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.39 MB )
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
Iteration  7: Total net bbox = 7.693e+05 (4.11e+05 3.58e+05)
              Est.  stn bbox = 1.046e+06 (5.50e+05 4.96e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 3704.5M
Iteration  8: Total net bbox = 7.693e+05 (4.11e+05 3.58e+05)
              Est.  stn bbox = 1.046e+06 (5.50e+05 4.96e+05)
              cpu = 0:00:36.5 real = 0:00:27.0 mem = 3704.5M
Iteration  9: Total net bbox = 8.170e+05 (4.30e+05 3.87e+05)
              Est.  stn bbox = 1.111e+06 (5.77e+05 5.34e+05)
              cpu = 0:00:21.0 real = 0:00:12.0 mem = 3704.5M
Iteration 10: Total net bbox = 8.170e+05 (4.30e+05 3.87e+05)
              Est.  stn bbox = 1.111e+06 (5.77e+05 5.34e+05)
              cpu = 0:00:36.6 real = 0:00:27.0 mem = 3704.5M
Iteration 11: Total net bbox = 8.264e+05 (4.30e+05 3.96e+05)
              Est.  stn bbox = 1.121e+06 (5.76e+05 5.44e+05)
              cpu = 0:00:22.3 real = 0:00:13.0 mem = 3704.5M
Iteration 12: Total net bbox = 8.264e+05 (4.30e+05 3.96e+05)
              Est.  stn bbox = 1.121e+06 (5.76e+05 5.44e+05)
              cpu = 0:00:37.9 real = 0:00:27.0 mem = 3704.5M
Iteration 13: Total net bbox = 9.055e+05 (4.59e+05 4.47e+05)
              Est.  stn bbox = 1.195e+06 (6.01e+05 5.93e+05)
              cpu = 0:00:46.0 real = 0:00:26.0 mem = 3704.5M
Iteration 14: Total net bbox = 9.055e+05 (4.59e+05 4.47e+05)
              Est.  stn bbox = 1.195e+06 (6.01e+05 5.93e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3704.5M
Iteration 15: Total net bbox = 9.055e+05 (4.59e+05 4.47e+05)
              Est.  stn bbox = 1.195e+06 (6.01e+05 5.93e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 3704.5M
*** cost = 9.055e+05 (4.59e+05 4.47e+05) (cpu for global=0:04:24) real=0:02:52***
Placement multithread real runtime: 0:02:52 with 2 threads.
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
Solver runtime cpu: 0:02:19 real: 0:01:18
Core Placement runtime cpu: 0:02:29 real: 0:01:26
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
*** Starting refinePlace (0:09:21 mem=3704.5M) ***
Total net bbox length = 9.055e+05 (4.588e+05 4.467e+05) (ext = 5.952e+04)
Move report: Detail placement moves 34229 insts, mean move: 3.75 um, max move: 70.93 um 
	Max move on inst (grid_io_right_3__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1426.28, 1075.87) --> (1404.20, 1124.72)
	Runtime: CPU: 0:00:17.1 REAL: 0:00:11.0 MEM: 3800.5MB
Summary Report:
Instances move: 34229 (out of 34229 movable)
Instances flipped: 0
Mean displacement: 3.75 um
Max displacement: 70.93 um (Instance: grid_io_right_3__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107) (1426.28, 1075.87) -> (1404.2, 1124.72)
	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_ebufn_2
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.355e+05 (3.933e+05 4.422e+05) (ext = 6.052e+04)
Runtime: CPU: 0:00:17.3 REAL: 0:00:11.0 MEM: 3800.5MB
*** Finished refinePlace (0:09:38 mem=3800.5M) ***
*** End of Placement (cpu=0:05:13, real=0:03:27, mem=3816.5M) ***
default core: bins with density > 0.750 = 42.15 % ( 330 / 783 )
Density distribution unevenness ratio = 19.921%
*** Free Virtual Timing Model ...(mem=3816.5M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.5935 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1991.67)
Total number of fetched objects 42091
End delay calculation. (MEM=2027.1 CPU=0:00:18.0 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2027.1 CPU=0:00:19.3 REAL=0:00:11.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] TopMetal1 has single uniform track structure
[NR-eGR] TopMetal2 has single uniform track structure
[NR-eGR] Read 39015 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 26000
[NR-eGR] #PG Blockages       : 39015
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 34123 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34059
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34059 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.192412e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)        12( 0.01%)        46( 0.04%)   ( 0.05%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         2( 0.00%)        47( 0.04%)   ( 0.04%) 
[NR-eGR] TopMetal1 ( 6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        18( 0.00%)        95( 0.01%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.64 sec, Real: 2.33 sec, Curr Mem: 3.58 MB )
Early Global Route congestion estimation runtime: 2.36 seconds, mem = 3867.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 50673um, number of vias: 18244
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                    Length (um)    Vias 
[NR-eGR] ---------------------------------------
[NR-eGR]  Metal1     (1V)             0  110144 
[NR-eGR]  Metal2     (2H)        458687  174895 
[NR-eGR]  Metal3     (3V)        527935    9384 
[NR-eGR]  Metal4     (4H)        160047    3774 
[NR-eGR]  Metal5     (5V)         94545      22 
[NR-eGR]  TopMetal1  (6H)            13       2 
[NR-eGR]  TopMetal2  (7V)            25       0 
[NR-eGR] ---------------------------------------
[NR-eGR]             Total      1241251  298221 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 835648um
[NR-eGR] Total length: 1241251um, number of vias: 298221
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.24 seconds, mem = 3899.3M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:04.4, real=0:00:04.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 7:10, real = 0: 5:12, mem = 3899.3M **
Tdgp not enabled or already been cleared! skip clearing
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
*** Message Summary: 28 warning(s), 0 error(s)

*** placeDesign #1 [finish] () : cpu/real = 0:07:10.6/0:05:13.1 (1.4), totSession cpu/real = 0:10:16.1/0:10:22.8 (1.0), mem = 3899.3M
<CMD> timeDesign -preCTS
AAE DB initialization (MEM=1876.128906 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] () : totSession cpu/real = 0:10:16.2/0:10:23.1 (1.0), mem = 3493.7M
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3493.7M)
Extraction called for design 'fpga_top' of instances=34313 and nets=58969 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3493.723M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1919.56)
Total number of fetched objects 42091
End delay calculation. (MEM=1983.85 CPU=0:00:25.1 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=1944.38 CPU=0:00:28.8 REAL=0:00:19.0)
*** Done Building Timing Graph (cpu=0:00:40.4 real=0:00:28.0 totSessionCpu=0:11:00 mem=3884.8M)

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.281  |   N/A   | -0.281  |
|           TNS (ns):| -12.134 |   N/A   | -12.134 |
|    Violating Paths:|   98    |   N/A   |   98    |
|          All Paths:|  5485   |   N/A   |  5485   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    240 (240)     |   -0.226   |    240 (240)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1116 (1116)    |    -59     |   1116 (1116)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.574%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 49.68 sec
Total Real time: 51.0 sec
Total Memory Usage: 3908.816406 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:49.6/0:00:51.4 (1.0), totSession cpu/real = 0:11:05.9/0:11:14.5 (1.0), mem = 3908.8M
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
#% Begin place_opt_design (date=06/23 21:49:51, mem=1933.6M)
**INFO: User settings:
setDesignMode -process                              130
setExtractRCMode -coupling_c_th                     0.4
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -opt_skew_max_allowed_delay       1
setUsefulSkewMode -opt_skew_no_boundary             false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -enable_ideal_seq_async_pins        false
setDelayCalMode -eng_enablePrePlacedFlow            false
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setPlaceMode -maxRouteLayer                         7
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:11:06.1/0:11:15.1 (1.0), mem = 3908.8M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
-earlyGlobalBlockTracks {}                # string, default="", private
-earlyGlobalCapacityScreen {}             # string, default="", private
There is no track adjustment
Starting place_opt_design V2 flow
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:06.6/0:11:16.3 (1.0), mem = 3908.8M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:06.6/0:11:16.3 (1.0), mem = 3908.8M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1940.2M, totSessionCpu=0:11:07 **
GigaOpt running with 2 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:07.0/0:11:17.1 (1.0), mem = 3908.8M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Info: Using SynthesisEngine executable '/run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
Info: waited 60 seconds for worker synchronization...
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:06, real = 0:01:54, mem = 1776.9M, totSessionCpu=0:11:13 **
#optDebug: { P: 130 W: 3195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 3.72 MB )
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.72 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] TopMetal1 has single uniform track structure
[NR-eGR] TopMetal2 has single uniform track structure
[NR-eGR] Read 39015 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 26000
[NR-eGR] #PG Blockages       : 39015
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 34123 nets ( ignored 0 )
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
**WARN: [NR-eGR] Only the first 20 messages are printed.
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34059
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34059 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 1.215168e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)        57( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         3( 0.00%)        47( 0.04%)   ( 0.04%) 
[NR-eGR] TopMetal1 ( 6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        65( 0.01%)        49( 0.01%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 53546um, number of vias: 18172
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                    Length (um)    Vias 
[NR-eGR] ---------------------------------------
[NR-eGR]  Metal1     (1V)             0  110144 
[NR-eGR]  Metal2     (2H)        457815  174570 
[NR-eGR]  Metal3     (3V)        534844    9967 
[NR-eGR]  Metal4     (4H)        171306    3956 
[NR-eGR]  Metal5     (5V)         99831      14 
[NR-eGR]  TopMetal1  (6H)            11       2 
[NR-eGR]  TopMetal2  (7V)            25       0 
[NR-eGR] ---------------------------------------
[NR-eGR]             Total      1263832  298653 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 835507um
[NR-eGR] Total length: 1263832um, number of vias: 298653
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 7.97 sec, Real: 7.52 sec, Curr Mem: 3.77 MB )
[NR-eGR] Finished Early Global Route ( CPU: 8.00 sec, Real: 7.55 sec, Curr Mem: 3.71 MB )
Extraction called for design 'fpga_top' of instances=34313 and nets=58969 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3942.066M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1822.1)
Total number of fetched objects 42091
End delay calculation. (MEM=1865.86 CPU=0:00:35.4 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=1865.86 CPU=0:00:39.6 REAL=0:00:22.0)
*** Done Building Timing Graph (cpu=0:01:07 real=0:00:42.0 totSessionCpu=0:12:35 mem=4013.9M)

OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  5485   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    240 (240)     |   -0.240   |    240 (240)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1116 (1116)    |    -59     |   1116 (1116)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.574%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:32, real = 0:02:55, mem = 1839.5M, totSessionCpu=0:12:38 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:32.0/0:02:56.4 (0.5), totSession cpu/real = 0:12:39.0/0:14:13.5 (0.9), mem = 4068.4M
** INFO : this run is activating medium effort placeOptDesign flow
*** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:12:40.3/0:14:14.9 (0.9), mem = 4068.4M
*** Starting optimizing excluded clock nets MEM= 4068.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4068.4M) ***
*** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.2), totSession cpu/real = 0:12:40.3/0:14:14.9 (0.9), mem = 4068.4M
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:12:58.7/0:14:29.1 (0.9), mem = 4068.4M
Info: 71 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 5 candidate Buffer cells
*info: There are 5 candidate Inverter cells

	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 

Netlist preparation processing... 
Removed 240 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:13.3/0:00:13.1 (1.0), totSession cpu/real = 0:13:12.0/0:14:42.3 (0.9), mem = 4118.4M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:12.3/0:14:42.8 (0.9), mem = 4118.4M
Info: 71 io nets excluded
Info: 2 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   59.45%|        -|   0.000|   0.000|   0:00:00.0| 4118.4M|
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|   59.45%|        -|   0.000|   0.000|   0:00:00.0| 4118.4M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4118.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is multi driver net.

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.4/0:00:03.9 (1.1), totSession cpu/real = 0:13:16.7/0:14:46.7 (0.9), mem = 4118.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:17.6/0:14:47.7 (0.9), mem = 4118.4M
Info: 71 io nets excluded
Info: 2 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:02.7 (1.2), totSession cpu/real = 0:13:20.7/0:14:50.4 (0.9), mem = 4118.4M
End: Processing multi-driver nets
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:20.7/0:14:50.4 (0.9), mem = 4118.4M
Info: 71 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|    60|    60|    -0.36|   240|   240|    -0.30|  1076|  1076|     0|     0|     0.25|     0.00|       0|       0|       0| 59.45%|          |         |
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|     0|     0|     0.00|     0|     0|     0.00|  1141|  1141|     0|     0|     0.25|     0.00|      75|       0|     170| 59.54%| 0:00:23.0|  4171.4M|
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|     0|     0|     0.00|     0|     0|     0.00|  1141|  1141|     0|     0|     0.25|     0.00|       0|       0|       0| 59.54%| 0:00:00.0|  4171.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:38.3 real=0:00:25.0 mem=4171.4M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:41.1/0:00:27.7 (1.5), totSession cpu/real = 0:14:01.8/0:15:18.1 (0.9), mem = 4155.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:55, real = 0:04:01, mem = 1795.9M, totSessionCpu=0:14:02 **

Active setup views:
 WORST_CASE
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 71 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:05.0/0:15:23.1 (0.9), mem = 4155.4M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|   59.54%|   0:00:01.0| 4155.4M|WORST_CASE|       NA| NA                                                 |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=4155.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=4155.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.5/0:00:10.6 (0.9), totSession cpu/real = 0:14:14.5/0:15:33.7 (0.9), mem = 4155.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 71 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:18.8/0:15:39.3 (0.9), mem = 4171.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.54
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   59.54%|        -|   0.000|   0.000|   0:00:00.0| 4171.4M|
|   59.41%|      389|   0.000|   0.000|   0:00:27.0| 4171.4M|
|   59.41%|        2|   0.000|   0.000|   0:00:03.0| 4171.4M|
|   59.41%|        2|   0.000|   0.000|   0:00:03.0| 4171.4M|
|   59.41%|        2|   0.000|   0.000|   0:00:02.0| 4171.4M|
|   59.40%|        2|   0.000|   0.000|   0:00:03.0| 4171.4M|
|   59.40%|        0|   0.000|   0.000|   0:00:00.0| 4171.4M|
|   59.40%|        0|   0.000|   0.000|   0:00:01.0| 4171.4M|
|   59.14%|      532|   0.000|   0.000|   0:00:06.0| 4171.4M|
|   59.14%|        0|   0.000|   0.000|   0:00:00.0| 4171.4M|
|   59.14%|        0|   0.000|   0.000|   0:00:01.0| 4171.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.14
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:17) (real = 0:00:51.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:17.0/0:00:50.5 (1.5), totSession cpu/real = 0:15:35.8/0:16:29.8 (0.9), mem = 4171.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:17, real=0:00:52, mem=4155.43M, totSessionCpu=0:15:36).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:36.2/0:16:31.0 (0.9), mem = 4155.4M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  WORST_CASE
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.82 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] TopMetal1 has single uniform track structure
[NR-eGR] TopMetal2 has single uniform track structure
[NR-eGR] Read 39015 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 26000
[NR-eGR] #PG Blockages       : 39015
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 34198 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34134
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34134 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.194234e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)        14( 0.01%)        46( 0.04%)   ( 0.05%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         2( 0.00%)        47( 0.04%)   ( 0.04%) 
[NR-eGR] TopMetal1 ( 6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        22( 0.00%)        95( 0.01%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.86 sec, Real: 2.55 sec, Curr Mem: 3.87 MB )
Early Global Route congestion estimation runtime: 2.57 seconds, mem = 4155.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
*** Finished SKP initialization (cpu=0:00:17.7, real=0:00:12.0)***
SKP will use view:
  WORST_CASE
Iteration  7: Total net bbox = 7.143e+05 (3.46e+05 3.68e+05)
              Est.  stn bbox = 1.009e+06 (4.91e+05 5.18e+05)
              cpu = 0:00:18.7 real = 0:00:13.0 mem = 4332.3M
Iteration  8: Total net bbox = 7.634e+05 (3.70e+05 3.93e+05)
              Est.  stn bbox = 1.067e+06 (5.18e+05 5.48e+05)
              cpu = 0:00:36.2 real = 0:00:25.0 mem = 4332.3M
Iteration  9: Total net bbox = 8.062e+05 (3.93e+05 4.13e+05)
              Est.  stn bbox = 1.111e+06 (5.43e+05 5.69e+05)
              cpu = 0:00:42.2 real = 0:00:27.0 mem = 4332.3M
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.19 MB )
Iteration 10: Total net bbox = 8.804e+05 (4.31e+05 4.49e+05)
              Est.  stn bbox = 1.180e+06 (5.79e+05 6.02e+05)
              cpu = 0:03:15 real = 0:01:51 mem = 4405.7M
Iteration 11: Total net bbox = 8.887e+05 (4.36e+05 4.52e+05)
              Est.  stn bbox = 1.185e+06 (5.81e+05 6.04e+05)
              cpu = 0:00:22.4 real = 0:00:14.0 mem = 4437.7M
Move report: Timing Driven Placement moves 34064 insts, mean move: 28.09 um, max move: 586.59 um 
	Max move on inst (grid_io_right_3__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1422.92, 425.42) --> (1100.91, 690.00)

Finished Incremental Placement (cpu=0:05:42, real=0:03:29, mem=4373.7M)
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
*** Starting refinePlace (0:21:25 mem=4373.7M) ***
Total net bbox length = 9.288e+05 (4.725e+05 4.563e+05) (ext = 6.741e+04)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Move report: Detail placement moves 34064 insts, mean move: 1.70 um, max move: 49.52 um 
	Max move on inst (cby_2__2_/mux_left_ipin_0/sg13g2_inv_4_0_): (1420.12, 981.07) --> (1370.60, 981.08)
	Runtime: CPU: 0:00:09.7 REAL: 0:00:07.0 MEM: 4485.6MB
Summary Report:
Instances move: 34064 (out of 34064 movable)
Instances flipped: 0
Mean displacement: 1.70 um
Max displacement: 49.52 um (Instance: cby_2__2_/mux_left_ipin_0/sg13g2_inv_4_0_) (1420.12, 981.074) -> (1370.6, 981.08)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.604e+05 (4.044e+05 4.560e+05) (ext = 6.866e+04)
Runtime: CPU: 0:00:09.9 REAL: 0:00:07.0 MEM: 4485.6MB
*** Finished refinePlace (0:21:35 mem=4485.6M) ***
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] TopMetal1 has single uniform track structure
[NR-eGR] TopMetal2 has single uniform track structure
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 26000
[NR-eGR] #PG Blockages       : 39015
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 34198 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34134
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34134 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.09% V. EstWL: 1.189914e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         8( 0.01%)        46( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)        48( 0.04%)   ( 0.04%) 
[NR-eGR] TopMetal1 ( 6)         0( 0.00%)         4( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        25( 0.00%)        98( 0.01%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.76 sec, Real: 2.49 sec, Curr Mem: 4.19 MB )
Early Global Route congestion estimation runtime: 2.55 seconds, mem = 4501.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 49743um, number of vias: 18178
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                    Length (um)    Vias 
[NR-eGR] ---------------------------------------
[NR-eGR]  Metal1     (1V)             0  110054 
[NR-eGR]  Metal2     (2H)        470137  174603 
[NR-eGR]  Metal3     (3V)        525842    8339 
[NR-eGR]  Metal4     (4H)        153235    3246 
[NR-eGR]  Metal5     (5V)         90678       8 
[NR-eGR]  TopMetal1  (6H)             6       4 
[NR-eGR]  TopMetal2  (7V)            50       0 
[NR-eGR] ---------------------------------------
[NR-eGR]             Total      1239948  296254 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 860391um
[NR-eGR] Total length: 1239948um, number of vias: 296254
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Early Global Route wiring runtime: 1.89 seconds, mem = 4492.0M
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         12.98 |         12.98 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 12.98, normalized total congestion hotspot area = 12.98 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |  1332.68   243.98  1393.16   304.46 |        4.98   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |  1332.68   304.46  1393.16   364.94 |        4.98   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |  1332.68   183.50  1393.16   243.98 |        1.51   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |  1332.68   364.94  1393.16   425.42 |        1.51   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:06:04, real=0:03:48)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4412.0M)
Extraction called for design 'fpga_top' of instances=34148 and nets=59339 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 4412.035M)
**optDesign ... cpu = 0:10:35, real = 0:09:03, mem = 1679.5M, totSessionCpu=0:21:42 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1732.93)
Total number of fetched objects 40445
End delay calculation. (MEM=1767.59 CPU=0:00:19.8 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1767.59 CPU=0:00:22.3 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:34.9 real=0:00:20.0 totSessionCpu=0:22:17 mem=4434.8M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:06:41.6/0:04:14.4 (1.6), totSession cpu/real = 0:22:17.8/0:20:45.5 (1.1), mem = 4434.8M
*** Timing NOT met, worst failing slack is -0.089
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in TNS mode
Info: 71 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:22:41.6/0:21:03.6 (1.1), mem = 4458.8M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.089 TNS Slack -1.338 Density 59.14
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.089|-1.338|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.089|-1.338|
+----------+------+------+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=4458.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.089|-1.338|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.089|-1.338|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.089|-1.338|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.089|-1.338|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=4474.8M) ***

*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:22:47.6/0:21:09.6 (1.1), mem = 4458.8M
End: GigaOpt Optimization in TNS mode
*** Timing NOT met, worst failing slack is -0.089
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 71 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:22:48.9/0:21:11.8 (1.1), mem = 4458.8M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.089 TNS Slack -1.338 Density 59.14
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.089|-1.338|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.089|-1.338|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.089|   -0.089|  -1.338|   -1.338|   59.14%|   0:00:00.0| 4458.8M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
**ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].
Dumping Information for Job ...
**ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].

**ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].
Dumping Information for Job ...
**ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].

**ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].
Dumping Information for Job ...
**ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].

|  -0.070|   -0.070|  -1.504|   -1.504|   59.14%|   0:00:02.0| 4485.9M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=4485.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=4485.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.070|-1.504|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.070|-1.504|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.070 TNS Slack -1.504 Density 59.14
** GigaOpt Optimizer WNS Slack -0.070 TNS Slack -1.504 Density 59.14
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.070|-1.504|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.070|-1.504|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.070|   -0.070|  -1.504|   -1.504|   59.14%|   0:00:00.0| 4485.9M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
**ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].
Dumping Information for Job ...
**ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].

**ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].
Dumping Information for Job ...
**ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].

|  -0.062|   -0.062|  -1.617|   -1.617|   59.14%|   0:00:02.0| 4485.9M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:02.0 mem=4485.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:02.0 mem=4485.9M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.062|-1.617|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.062|-1.617|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.062 TNS Slack -1.617 Density 59.14
** GigaOpt Optimizer WNS Slack -0.062 TNS Slack -1.617 Density 59.14
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.062|-1.617|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.062|-1.617|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.2 real=0:00:06.0 mem=4501.9M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.3/0:00:09.1 (1.1), totSession cpu/real = 0:22:59.2/0:21:20.9 (1.1), mem = 4485.9M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.062
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in TNS mode
Info: 71 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:23:00.4/0:21:22.5 (1.1), mem = 4485.9M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.062 TNS Slack -1.617 Density 59.14
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.062|-1.617|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.062|-1.617|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.062|   -0.062|  -1.617|   -1.617|   59.14%|   0:00:00.0| 4485.9M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.062|   -0.062|  -1.617|   -1.617|   59.14%|   0:00:01.0| 4485.9M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:01.0 mem=4485.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:01.0 mem=4485.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.062|-1.617|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.062|-1.617|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.062|-1.617|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.062|-1.617|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.3 real=0:00:03.0 mem=4501.9M) ***

*** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:07.9/0:00:07.3 (1.1), totSession cpu/real = 0:23:08.3/0:21:29.7 (1.1), mem = 4485.9M
End: GigaOpt Optimization in TNS mode
Info: 71 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:23:10.0/0:21:31.6 (1.1), mem = 4501.9M
Reclaim Optimization WNS Slack -0.062  TNS Slack -1.617 Density 59.14
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   59.14%|        -|  -0.062|  -1.617|   0:00:00.0| 4501.9M|
|   59.14%|        0|  -0.062|  -1.617|   0:00:01.0| 4501.9M|
|   59.14%|        0|  -0.062|  -1.617|   0:00:01.0| 4501.9M|
|   59.14%|        0|  -0.062|  -1.617|   0:00:01.0| 4501.9M|
|   59.14%|        0|  -0.062|  -1.617|   0:00:00.0| 4501.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.062  TNS Slack -1.617 Density 59.14
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.4) (real = 0:00:03.0) **
*** Finished re-routing un-routed nets (4517.9M) ***
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[63].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[62].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[61].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[60].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[58].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[59].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[56].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[57].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[55].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[54].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[52].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[53].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[51].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[50].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[49].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[48].

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=4517.9M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:05.7/0:00:04.7 (1.2), totSession cpu/real = 0:23:15.7/0:21:36.2 (1.1), mem = 4517.9M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:04, mem=4485.86M, totSessionCpu=0:23:16).
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:23:16.8/0:21:38.1 (1.1), mem = 4485.9M
Info: 71 io nets excluded
Info: 2 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|     0|     0|     0.00|     4|     4|    -0.01|  1141|  1141|     0|     0|    -0.06|    -1.62|       0|       0|       0| 59.14%|          |         |
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|     0|     0|     0.00|     0|     0|     0.00|  1141|  1141|     0|     0|    -0.06|    -1.62|       0|       0|       4| 59.14%| 0:00:01.0|  4520.9M|
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|     0|     0|     0.00|     0|     0|     0.00|  1141|  1141|     0|     0|    -0.06|    -1.62|       0|       0|       0| 59.14%| 0:00:00.0|  4520.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because it is multi driver net.

SingleBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:01.0 mem=4520.9M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:05.5/0:00:04.3 (1.3), totSession cpu/real = 0:23:22.2/0:21:42.4 (1.1), mem = 4504.9M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.062 -> -0.062 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -1.617 -> -1.617
Begin: GigaOpt TNS non-legal recovery
Info: 71 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:23:24.3/0:21:44.7 (1.1), mem = 4504.9M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.062 TNS Slack -1.617 Density 59.14
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.062|-1.617|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.062|-1.617|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.062|   -0.062|  -1.617|   -1.617|   59.14%|   0:00:00.0| 4504.9M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.062|   -0.062|  -1.617|   -1.617|   59.14%|   0:00:01.0| 4504.9M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=4504.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=4504.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.062|-1.617|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.062|-1.617|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.062|-1.617|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.062|-1.617|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=4520.9M) ***

*** TnsOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.0/0:00:03.4 (1.2), totSession cpu/real = 0:23:28.3/0:21:48.1 (1.1), mem = 4504.9M
End: GigaOpt TNS non-legal recovery
Register exp ratio and priority group on 0 nets on 39606 nets : 

Active setup views:
 WORST_CASE
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fpga_top' of instances=34148 and nets=59339 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 4495.426M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view WORST_CASE:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1744.2)
Total number of fetched objects 40445
End delay calculation. (MEM=1784.3 CPU=0:00:23.6 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=1784.3 CPU=0:00:26.1 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:43.2 real=0:00:25.0 totSessionCpu=0:24:23 mem=4472.9M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:13:17, real = 0:11:05, mem = 1734.1M, totSessionCpu=0:24:24 **

OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.063  |   N/A   | -0.063  |
|           TNS (ns):| -1.642  |   N/A   | -1.642  |
|    Violating Paths:|   40    |   N/A   |   40    |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1141 (1141)    |    -59     |   1141 (1141)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.142%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       59.57 |            |              | 0:00:45  |        4068 |    0 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:13  |        4118 |      |     |
| drv_fixing              |     0.000 |    0.247 |         0 |        0 |       59.45 |            |              | 0:00:04  |        4118 |      |     |
| drv_fixing_2            |     0.000 |    0.247 |         0 |        0 |       59.55 |            |              | 0:00:31  |        4155 |    0 |   0 |
| global_opt              |           |    0.247 |           |        0 |       59.55 |            |              | 0:00:13  |        4155 |      |     |
| area_reclaiming         |     0.000 |    0.247 |         0 |        0 |       59.14 |            |              | 0:00:56  |        4155 |      |     |
| incremental_replacement |           |   -0.089 |           |       -1 |             |      12.98 |        12.98 | 0:04:14  |        4435 |      |     |
| tns_fixing              |     0.000 |   -0.089 |         0 |       -1 |       59.14 |            |              | 0:00:06  |        4459 |      |     |
| wns_fixing              |     0.000 |   -0.062 |         0 |       -2 |       59.14 |            |              | 0:00:10  |        4486 |      |     |
| tns_fixing_2            |     0.000 |   -0.062 |         0 |       -2 |       59.14 |            |              | 0:00:07  |        4486 |      |     |
| area_reclaiming_2       |     0.000 |   -0.062 |         0 |       -2 |       59.14 |            |              | 0:00:05  |        4486 |      |     |
| drv_eco_fixing          |     0.000 |   -0.062 |         0 |       -2 |       59.14 |            |              | 0:00:05  |        4505 |    0 |   0 |
| tns_eco_fixing          |     0.000 |   -0.062 |         0 |       -2 |       59.14 |            |              | 0:00:04  |        4505 |      |     |
| final_summary           |           |   -0.063 |           |       -2 |       59.14 |            |              | 0:00:24  |        4497 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:13:35, real = 0:11:29, mem = 1743.7M, totSessionCpu=0:24:42 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 3 CRR processes is 732.36MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:13:37, real = 0:11:55, mem = 4496.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
ERROR     IMPESI-2221         61  No driver %s is found in the delay stage...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7330          9  Net %s has fanout exceed delaycal_use_de...
WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
*** Message Summary: 34 warning(s), 61 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:13:37.6/0:11:56.1 (1.1), totSession cpu/real = 0:24:43.7/0:23:11.2 (1.1), mem = 4496.9M
#% End place_opt_design (date=06/23 22:01:47, total cpu=0:13:38, real=0:11:56, peak res=1983.9M, current mem=1450.1M)
<CMD> set_ccopt_property buffer_cells {sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8}
<CMD> set_ccopt_property inverter_cells {sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8}
<CMD> set_ccopt_property delay_cells {sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1}
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CONSTRAINTS
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for prog_clk[0]...
  clock_tree prog_clk[0] contains 5317 sinks and 0 clock gates.
Extracting original clock gating for prog_clk[0] done.
Extracting original clock gating for clk[0]...
  clock_tree clk[0] contains 80 sinks and 0 clock gates.
Extracting original clock gating for clk[0] done.
The skew group clk[0]/CONSTRAINTS was created. It contains 80 sinks and 1 sources.
The skew group prog_clk[0]/CONSTRAINTS was created. It contains 5317 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> clock_opt_design
*** clock_opt_design #1 [begin] () : totSession cpu/real = 0:24:56.9/0:23:28.0 (1.1), mem = 4487.4M
**INFO: User's settings:
setOptMode -opt_view_pruning_hold_views_active_list            { Best_CASE }
setOptMode -opt_view_pruning_setup_views_active_list           { WORST_CASE }
setOptMode -opt_view_pruning_setup_views_persistent_list       { WORST_CASE}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { WORST_CASE}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_setup_target_slack                             0

Hard fence disabled
*** Starting refinePlace (0:24:57 mem=4487.4M) ***
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 18.994%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4487.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4487.4MB
Summary Report:
Instances move: 0 (out of 34064 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 4487.4MB
*** Finished refinePlace (0:24:58 mem=4487.4M) ***
ccopt_args: 
Turning off fast DC mode.
Runtime...
(clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:10.3 real=0:00:08.7)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=4487.4M, init mem=4487.4M)
Overlapping with other instance:	6
*info: Placed = 34064         
*info: Unplaced = 0           
Placement Density:59.14%(645204/1090935)
Placement Density (including fixed std cells):59.14%(645204/1090935)
Finished checkPlace (total: cpu=0:00:01.8, real=0:00:01.0; vio checks: cpu=0:00:01.5, real=0:00:01.0; mem=4455.4M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.8 real=0:00:01.8)
Innovus will update I/O latencies
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
**WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
**WARN: (IMPCCOPT-2444):	Detected 2 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
No differences between SDC and CTS transition time annotations found.
No differences between SDC and CTS delay annotations found.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Found 2 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:11.8 real=0:00:10.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:11.8 real=0:00:10.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:25:20.7/0:23:52.7 (1.1), mem = 4455.4M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 5397 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 5397 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] TopMetal1 has single uniform track structure
[NR-eGR] TopMetal2 has single uniform track structure
[NR-eGR] Read 39015 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 26000
[NR-eGR] #PG Blockages       : 39015
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 34198 nets ( ignored 0 )
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
**WARN: [NR-eGR] Only the first 20 messages are printed.
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34134
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34134 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.09% V. EstWL: 1.189918e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         8( 0.01%)        46( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)        48( 0.04%)   ( 0.04%) 
[NR-eGR] TopMetal1 ( 6)         0( 0.00%)         4( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        26( 0.00%)        98( 0.01%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 49745um, number of vias: 18160
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                    Length (um)    Vias 
[NR-eGR] ---------------------------------------
[NR-eGR]  Metal1     (1V)             0  110054 
[NR-eGR]  Metal2     (2H)        470115  174605 
[NR-eGR]  Metal3     (3V)        525193    8363 
[NR-eGR]  Metal4     (4H)        153150    3249 
[NR-eGR]  Metal5     (5V)         91356       8 
[NR-eGR]  TopMetal1  (6H)             3       4 
[NR-eGR]  TopMetal2  (7V)            50       0 
[NR-eGR] ---------------------------------------
[NR-eGR]             Total      1239868  296283 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 860388um
[NR-eGR] Total length: 1239868um, number of vias: 296283
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.07 sec, Real: 5.05 sec, Curr Mem: 3.93 MB )
[NR-eGR] Finished Early Global Route ( CPU: 6.11 sec, Real: 5.10 sec, Curr Mem: 3.87 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:06.4 real=0:00:05.5)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.3)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[PSP]    Load db... (mem=3.9M)
[PSP]    Read data from FE... (mem=3.9M)
[PSP]    Done Read data from FE (cpu=0.130s, mem=3.9M)

[PSP]    Done Load db (cpu=0.131s, mem=3.9M)

[PSP]    Constructing placeable region... (mem=3.9M)
[PSP]    Compute region effective width... (mem=3.9M)
[PSP]    Done Compute region effective width (cpu=0.001s, mem=3.9M)

[PSP]    Done Constructing placeable region (cpu=0.053s, mem=3.9M)

Legalization setup done. (took cpu=0:00:00.9 real=0:00:01.4)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    delay_cells is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
Original list had 5 cells:
sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
Library trimming was not able to trim any cells:
sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
Library trimming inverters in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
Original list had 5 cells:
sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
Library trimming was not able to trim any cells:
sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1
  Inverters:   sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1
  Delay buffers: sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd2_1
  Unblocked area available for placement of any clock cells in power_domain auto-default: 1090935.216um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner MAX_DEALY:setup, late and power domain auto-default:
  Slew time target (leaf):    0.177ns
  Slew time target (trunk):   0.177ns
  Slew time target (top):     0.177ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.109ns
  Buffer max distance: 1437.102um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1437.102um, saturatedSlew=0.156ns, speed=6571.111um per ns, cellArea=31.564um^2 per 1000um}
  Inverter  : {lib_cell:sg13g2_inv_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1082.051um, saturatedSlew=0.138ns, speed=8175.678um per ns, cellArea=31.859um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
 Created from constraint modes: {[]}
  Sources:                     pin clk[0]
  Total number of sinks:       80
  Delay constrained sinks:     80
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner MAX_DEALY:setup.late:
  Skew target:                 0.109ns
Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
 Created from constraint modes: {[]}
  Sources:                     pin prog_clk[0]
  Total number of sinks:       5317
  Delay constrained sinks:     5317
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner MAX_DEALY:setup.late:
  Skew target:                 0.109ns
Primary reporting skew groups are:
skew_group prog_clk[0]/CONSTRAINTS with 5317 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

MAX_DEALY:setup.late

Cap constraints are active in the following delay corners:

MAX_DEALY:setup.late

Transition constraint summary:

-------------------------------------------------------------------------------------------
Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
-------------------------------------------------------------------------------------------
MAX_DEALY:setup.late (primary)         -            -              -                -
              -                      0.177         5401      auto computed    all
-------------------------------------------------------------------------------------------

Capacitance constraint summary:

------------------------------------------------------------------------------------------------------
Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
------------------------------------------------------------------------------------------------------
MAX_DEALY:setup.late (primary)        -            -                    -                      -
              -                     0.600          2        library_or_sdc_constraint    all
------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
  misc counts      : r=2, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
Have 2 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      1
    101          1000                      0
   1001         10000                      1
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

------------------------
Net name       Fanout ()
------------------------
prog_clk[0]      5317
clk[0]             80
------------------------


No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:07.8 real=0:00:15.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:15.4 real=0:00:23.2)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Preplacing multi-input logics...
    Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
      Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree prog_clk[0]...
Clustering clock_tree clk[0]...
Clustering clock_tree clk[0] done.
      Clustering clock_tree prog_clk[0] done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.7 real=0:00:00.8)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:25:39 mem=4483.5M) ***
Total net bbox length = 8.604e+05 (4.044e+05 4.560e+05) (ext = 6.866e+04)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Move report: Detail placement moves 5 insts, mean move: 1.81 um, max move: 3.78 um 
	Max move on inst (grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/g25__2398): (572.84, 656.00) --> (572.84, 659.78)
	Runtime: CPU: 0:00:05.7 REAL: 0:00:04.0 MEM: 4467.5MB
Summary Report:
Instances move: 5 (out of 34064 movable)
Instances flipped: 0
Mean displacement: 1.81 um
Max displacement: 3.78 um (Instance: grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/g25__2398) (572.84, 656) -> (572.84, 659.78)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2_2
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.604e+05 (4.044e+05 4.560e+05) (ext = 6.866e+04)
Runtime: CPU: 0:00:05.9 REAL: 0:00:04.0 MEM: 4467.5MB
*** Finished refinePlace (0:25:45 mem=4467.5M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:07.5 real=0:00:05.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
    Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:08.4 real=0:00:06.7)
    Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
    Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Clustering':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:10.0 real=0:00:08.7)
  Looking for fanout violations...
  Looking for fanout violations done.
  Removing clustering added virtual delays...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Removing clustering added virtual delays done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59337 (unrouted=25205, trialRouted=34132, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25141, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 2 all nets
[PSP]    Started Early Global Route ( Curr Mem: 3.95 MB )
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.95 MB )
[NR-eGR] Early global route reroute 2 out of 34198 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] TopMetal1 has single uniform track structure
[NR-eGR] TopMetal2 has single uniform track structure
[NR-eGR] Read 63130 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 62376
[NR-eGR] #PG Blockages       : 63130
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 34198 nets ( ignored 34196 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 2 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[NR-eGR] Rule id: 1  Rule name:   Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.780000e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 5]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.529760e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.502550e+04um
[NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.886972e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 49902um, number of vias: 16579
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                    Length (um)   Vias 
[NR-eGR] --------------------------------------
[NR-eGR]  Metal1     (1V)             0   5397 
[NR-eGR]  Metal2     (2H)         21630  10893 
[NR-eGR]  Metal3     (3V)         24267    250 
[NR-eGR]  Metal4     (4H)          2768     39 
[NR-eGR]  Metal5     (5V)          1238      0 
[NR-eGR]  TopMetal1  (6H)             0      0 
[NR-eGR]  TopMetal2  (7V)             0      0 
[NR-eGR] --------------------------------------
[NR-eGR]             Total        49902  16579 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4492um
[NR-eGR] Total length: 49902um, number of vias: 16579
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 49902um, number of vias: 16579
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                    Length (um)    Vias 
[NR-eGR] ---------------------------------------
[NR-eGR]  Metal1     (1V)             0  110054 
[NR-eGR]  Metal2     (2H)        468462  172980 
[NR-eGR]  Metal3     (3V)        524700    8379 
[NR-eGR]  Metal4     (4H)        155110    3277 
[NR-eGR]  Metal5     (5V)         91699       8 
[NR-eGR]  TopMetal1  (6H)             3       4 
[NR-eGR]  TopMetal2  (7V)            50       0 
[NR-eGR] ---------------------------------------
[NR-eGR]             Total      1240025  294702 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 860396um
[NR-eGR] Total length: 1240025um, number of vias: 294702
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.28 sec, Real: 3.44 sec, Curr Mem: 3.98 MB )
[NR-eGR] Finished Early Global Route ( CPU: 3.30 sec, Real: 3.46 sec, Curr Mem: 3.95 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:03.9 real=0:00:06.5)
    Routing using eGR only done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59337 (unrouted=25205, trialRouted=34132, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25141, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:25:51.7/0:24:33.0 (1.1), mem = 4483.5M
Info: Enable timing driven in postCTS congRepair.

*** Start incrementalPlace ***
Effort level <high> specified for tdgp_reg2reg_default path_group
No Views given, use default active views for adaptive view pruning
Active views:
  WORST_CASE
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.98 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] TopMetal1 has single uniform track structure
[NR-eGR] TopMetal2 has single uniform track structure
[NR-eGR] Read 39015 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 26000
[NR-eGR] #PG Blockages       : 39015
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 2
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 17992
[NR-eGR] Read 34198 nets ( ignored 2 )
**WARN: (EMS-27):	Message (IMPPSP-1501) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: [NR-eGR] Only the first 20 messages are printed.
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34132
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34132 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 1.144134e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         7( 0.01%)        46( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         3( 0.00%)        48( 0.04%)   ( 0.04%) 
[NR-eGR] TopMetal1 ( 6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        19( 0.00%)        96( 0.01%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.21 sec, Real: 3.05 sec, Curr Mem: 4.03 MB )
Early Global Route congestion estimation runtime: 3.07 seconds, mem = 4483.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'fpga_top' of instances=34148 and nets=59339 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 4497.480M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1704.16)
Total number of fetched objects 40445
End delay calculation. (MEM=1745.49 CPU=0:00:22.7 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=1745.49 CPU=0:00:25.2 REAL=0:00:14.0)
*** Finished SKP initialization (cpu=0:00:53.3, real=0:00:32.0)***
SKP will use view:
  WORST_CASE
Iteration  9: Total net bbox = 8.055e+05 (3.91e+05 4.15e+05)
              Est.  stn bbox = 1.103e+06 (5.36e+05 5.67e+05)
              cpu = 0:00:06.1 real = 0:00:03.0 mem = 4654.9M
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.33 MB )
Iteration 10: Total net bbox = 8.732e+05 (4.25e+05 4.48e+05)
              Est.  stn bbox = 1.170e+06 (5.71e+05 5.99e+05)
              cpu = 0:03:03 real = 0:01:46 mem = 4654.9M
Iteration 11: Total net bbox = 8.878e+05 (4.33e+05 4.54e+05)
              Est.  stn bbox = 1.182e+06 (5.77e+05 6.05e+05)
              cpu = 0:00:20.4 real = 0:00:13.0 mem = 4686.9M
Move report: Timing Driven Placement moves 34064 insts, mean move: 7.37 um, max move: 305.15 um 
	Max move on inst (grid_io_right_3__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g7): (1301.00, 550.16) --> (1165.92, 720.23)

Finished Incremental Placement (cpu=0:04:30, real=0:02:40, mem=4622.9M)
*** Starting refinePlace (0:30:28 mem=4622.9M) ***
Total net bbox length = 9.268e+05 (4.693e+05 4.575e+05) (ext = 7.128e+04)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Move report: Detail placement moves 34064 insts, mean move: 1.03 um, max move: 46.77 um 
	Max move on inst (cby_2__2_/mux_left_ipin_7/sg13g2_inv_4_0_): (1261.91, 901.70) --> (1308.68, 901.70)
	Runtime: CPU: 0:00:14.6 REAL: 0:00:11.0 MEM: 4590.9MB
Summary Report:
Instances move: 34064 (out of 34064 movable)
Instances flipped: 0
Mean displacement: 1.03 um
Max displacement: 46.77 um (Instance: cby_2__2_/mux_left_ipin_7/sg13g2_inv_4_0_) (1261.91, 901.697) -> (1308.68, 901.7)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.976e+05 (4.413e+05 4.564e+05) (ext = 7.137e+04)
Runtime: CPU: 0:00:14.8 REAL: 0:00:11.0 MEM: 4590.9MB
*** Finished refinePlace (0:30:43 mem=4590.9M) ***
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] TopMetal1 has single uniform track structure
[NR-eGR] TopMetal2 has single uniform track structure
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 26000
[NR-eGR] #PG Blockages       : 39015
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 2
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 17992
[NR-eGR] Read 34198 nets ( ignored 2 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34132
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34132 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.10% V. EstWL: 1.172817e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)        55( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal5 ( 5)        50( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] TopMetal1 ( 6)         2( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal2 ( 7)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       130( 0.02%)         1( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.13 sec, Real: 4.97 sec, Curr Mem: 4.21 MB )
Early Global Route congestion estimation runtime: 5.03 seconds, mem = 4606.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                    Length (um)    Vias 
[NR-eGR] ---------------------------------------
[NR-eGR]  Metal1     (1V)             0  110054 
[NR-eGR]  Metal2     (2H)        497031  174388 
[NR-eGR]  Metal3     (3V)        521434    8593 
[NR-eGR]  Metal4     (4H)        159240    3267 
[NR-eGR]  Metal5     (5V)         91908      20 
[NR-eGR]  TopMetal1  (6H)            20       6 
[NR-eGR]  TopMetal2  (7V)            71       0 
[NR-eGR] ---------------------------------------
[NR-eGR]             Total      1269703  296328 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 897647um
[NR-eGR] Total length: 1269703um, number of vias: 296328
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Early Global Route wiring runtime: 3.65 seconds, mem = 4613.4M

*** Finished incrementalPlace (cpu=0:05:02, real=0:03:05)***
*** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:05:01.9/0:03:05.2 (1.6), totSession cpu/real = 0:30:53.5/0:27:38.2 (1.1), mem = 4549.4M
    Congestion Repair done. (took cpu=0:05:02 real=0:03:06)
  CCOpt: Starting congestion repair using flow wrapper done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:05:07 real=0:03:13)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fpga_top' of instances=34148 and nets=59339 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 4549.387M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.4)
  Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call:
    Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:05:09 real=0:03:15)
  Stage::Clustering done. (took cpu=0:05:19 real=0:03:24)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.3 real=0:00:00.4)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::DRV Fixing done. (took cpu=0:00:00.8 real=0:00:00.9)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.3 real=0:00:00.4)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing delay of long paths':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Reducing delay of long paths':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing delay of long paths':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:00:00.4 real=0:00:00.5)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.5 real=0:00:01.7)
  CCOpt::Phase::Construction done. (took cpu=0:05:21 real=0:03:27)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.4)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.5)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.4 real=0:00:00.5)
  Stage::Reducing Power done. (took cpu=0:00:01.2 real=0:00:01.4)
  Stage::Balancing...
  Improving subtree skew...
    Clock DAG stats after 'Improving subtree skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving subtree skew':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Improving subtree skew':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving subtree skew':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving subtree skew done. (took cpu=0:00:00.4 real=0:00:00.4)
  Offloading subtrees by buffering...
    Clock DAG stats after 'Offloading subtrees by buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Offloading subtrees by buffering':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Offloading subtrees by buffering':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Offloading subtrees by buffering':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Offloading subtrees by buffering done. (took cpu=0:00:00.4 real=0:00:00.5)
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
        Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.5 real=0:00:00.6)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.1)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 3 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
            misc counts      : r=2, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew':
            Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.3 real=0:00:00.3)
        Approximately balancing fragments bottom up...
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
            misc counts      : r=2, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Approximately balancing fragments bottom up':
            Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
        
        Virtual Delay Histogram:
        
        ---------
        Histogram
        ---------
        {}
        ---------
        
        Virtual delay statistics:
        
        --------------------------------------------------
        Mean     Min    Max     Std. Dev    Count    Total
        --------------------------------------------------
        0.000    inf    -inf     0.000      0.000    0.000
        --------------------------------------------------
        
        Biggest Virtual delays:
        
        ---------------------------------------
        Virtual    Clock Tree    Pin    Pre-CTS
        Delay                           net
        ---------------------------------------
          (empty table)
        ---------------------------------------
        
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
            misc counts      : r=2, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
            Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.3)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
        misc counts      : r=2, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Approximately balancing fragments step':
        Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:01.6 real=0:00:01.9)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after Approximately balancing fragments:
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Skew group summary after Approximately balancing fragments:
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Improving fragments clock skew...
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
        misc counts      : r=2, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Improving fragments clock skew':
        Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      Skew group summary after 'Improving fragments clock skew':
        skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.5 real=0:00:00.5)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:02.6 real=0:00:03.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
          misc counts      : r=2, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Skew group summary after 'Approximately balancing step':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.5 real=0:00:00.5)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Balancing done. (took cpu=0:00:04.2 real=0:00:04.9)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing:
    Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
  Primary reporting skew groups before polishing:
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
  Skew group summary before polishing:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
  Merging balancing drivers for power...
    Tried: 3 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
    Initial gate capacitance is (rise=0.000pF fall=0.000pF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.8 real=0:00:01.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.6 real=0:00:00.7)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.2)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
        misc counts      : r=2, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.8 real=0:00:01.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.5 real=0:00:00.5)
    Optimizing orientation done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.8 real=0:00:02.0)
  Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
  Stage::Polishing done. (took cpu=0:00:04.7 real=0:00:05.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing clock and sink only refine place with checks partially disabled for sinks.
*** Starting refinePlace (0:31:09 mem=4549.4M) ***
Total net bbox length = 8.976e+05 (4.413e+05 4.564e+05) (ext = 7.137e+04)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:05.5 REAL: 0:00:04.0 MEM: 4517.4MB
Summary Report:
Instances move: 0 (out of 34064 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.976e+05 (4.413e+05 4.564e+05) (ext = 7.137e+04)
Runtime: CPU: 0:00:05.7 REAL: 0:00:04.0 MEM: 4517.4MB
*** Finished refinePlace (0:31:15 mem=4517.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:06.3 real=0:00:04.6)
  Stage::Updating netlist done. (took cpu=0:00:07.2 real=0:00:05.5)
  CCOpt::Phase::Implementation done. (took cpu=0:00:17.3 real=0:00:17.4)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59337 (unrouted=25205, trialRouted=34132, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25141, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 2 all nets
[PSP]    Started Early Global Route ( Curr Mem: 3.99 MB )
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.99 MB )
[NR-eGR] Early global route reroute 2 out of 34198 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] TopMetal1 has single uniform track structure
[NR-eGR] TopMetal2 has single uniform track structure
[NR-eGR] Read 63130 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 62376
[NR-eGR] #PG Blockages       : 63130
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 34198 nets ( ignored 34196 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 2 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[NR-eGR] Rule id: 1  Rule name:   Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.727080e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 5]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.416360e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.384614e+04um
[NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.144958e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 43208um, number of vias: 14415
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                    Length (um)   Vias 
[NR-eGR] --------------------------------------
[NR-eGR]  Metal1     (1V)             0   5397 
[NR-eGR]  Metal2     (2H)         15456   8816 
[NR-eGR]  Metal3     (3V)         23927    166 
[NR-eGR]  Metal4     (4H)          2252     36 
[NR-eGR]  Metal5     (5V)          1572      0 
[NR-eGR]  TopMetal1  (6H)             0      0 
[NR-eGR]  TopMetal2  (7V)             0      0 
[NR-eGR] --------------------------------------
[NR-eGR]             Total        43208  14415 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4478um
[NR-eGR] Total length: 43208um, number of vias: 14415
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 43208um, number of vias: 14415
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                    Length (um)    Vias 
[NR-eGR] ---------------------------------------
[NR-eGR]  Metal1     (1V)             0  110054 
[NR-eGR]  Metal2     (2H)        490858  172311 
[NR-eGR]  Metal3     (3V)        521095    8509 
[NR-eGR]  Metal4     (4H)        158724    3264 
[NR-eGR]  Metal5     (5V)         92242      20 
[NR-eGR]  TopMetal1  (6H)            20       6 
[NR-eGR]  TopMetal2  (7V)            71       0 
[NR-eGR] ---------------------------------------
[NR-eGR]             Total      1263009  294164 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 897647um
[NR-eGR] Total length: 1263009um, number of vias: 294164
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.28 sec, Real: 4.58 sec, Curr Mem: 4.03 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.32 sec, Real: 4.61 sec, Curr Mem: 3.99 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:04.9 real=0:00:05.2)
      Routing using eGR only done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59337 (unrouted=25205, trialRouted=34132, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25141, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.2 real=0:00:05.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fpga_top' of instances=34148 and nets=59339 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 4533.387M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.4)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Loading clock net RC data...
        Preprocessing clock nets...
        Nets initialized for optimization: Seen: 2 Attempted: 2 Successful: 0 Unsuccessful: 2 Invalid: 0
        Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
        ProEngine running disconnected to DB
        Disconnecting...
        Disconnecting Clock Trees
        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
        Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
          misc counts      : r=2, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state:
          Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
            misc counts      : r=2, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
            skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.5 real=0:00:00.5)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Modifying slew-target multiplier from 1 to 0.9
          Artificially removing short and long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.3)
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 2, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          DoDownSizing Summary : numSized = 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
            misc counts      : r=2, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
            skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.8 real=0:00:00.9)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
            misc counts      : r=2, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
            skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
          misc counts      : r=2, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees:
          Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Primary reporting skew groups before routing clock trees:
          skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:31:26 mem=4533.4M) ***
Total net bbox length = 8.976e+05 (4.413e+05 4.564e+05) (ext = 7.137e+04)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:04.5 REAL: 0:00:03.0 MEM: 4517.4MB
Summary Report:
Instances move: 0 (out of 34064 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.976e+05 (4.413e+05 4.564e+05) (ext = 7.137e+04)
Runtime: CPU: 0:00:04.8 REAL: 0:00:03.0 MEM: 4517.4MB
*** Finished refinePlace (0:31:31 mem=4517.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.4 real=0:00:03.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:15.5 real=0:00:14.9)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59337 (unrouted=25205, trialRouted=34132, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25141, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 2 all nets
[PSP]    Started Early Global Route ( Curr Mem: 3.99 MB )
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.99 MB )
[NR-eGR] Early global route reroute 2 out of 34198 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] TopMetal1 has single uniform track structure
[NR-eGR] TopMetal2 has single uniform track structure
[NR-eGR] Read 63130 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 62376
[NR-eGR] #PG Blockages       : 63130
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 34198 nets ( ignored 34196 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 2 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[NR-eGR] Rule id: 1  Rule name:   Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.727080e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 5]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.416360e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.384614e+04um
[NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.144958e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 43208um, number of vias: 14415
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                    Length (um)   Vias 
[NR-eGR] --------------------------------------
[NR-eGR]  Metal1     (1V)             0   5397 
[NR-eGR]  Metal2     (2H)         15456   8816 
[NR-eGR]  Metal3     (3V)         23927    166 
[NR-eGR]  Metal4     (4H)          2252     36 
[NR-eGR]  Metal5     (5V)          1572      0 
[NR-eGR]  TopMetal1  (6H)             0      0 
[NR-eGR]  TopMetal2  (7V)             0      0 
[NR-eGR] --------------------------------------
[NR-eGR]             Total        43208  14415 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4478um
[NR-eGR] Total length: 43208um, number of vias: 14415
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 43208um, number of vias: 14415
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                    Length (um)    Vias 
[NR-eGR] ---------------------------------------
[NR-eGR]  Metal1     (1V)             0  110054 
[NR-eGR]  Metal2     (2H)        490858  172311 
[NR-eGR]  Metal3     (3V)        521095    8509 
[NR-eGR]  Metal4     (4H)        158724    3264 
[NR-eGR]  Metal5     (5V)         92242      20 
[NR-eGR]  TopMetal1  (6H)            20       6 
[NR-eGR]  TopMetal2  (7V)            71       0 
[NR-eGR] ---------------------------------------
[NR-eGR]             Total      1263009  294164 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 897647um
[NR-eGR] Total length: 1263009um, number of vias: 294164
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.08 sec, Real: 4.32 sec, Curr Mem: 4.02 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.12 sec, Real: 4.37 sec, Curr Mem: 3.99 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:04.7 real=0:00:05.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 2 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-82) When route_detail_post_route_swap_via is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
-route_detail_auto_stop true
-route_detail_fix_antenna true
-route_detail_on_grid_only none
-route_detail_post_route_spread_wire auto
-route_detail_post_route_swap_via false
-route_detail_use_multi_cut_via_effort low
-route_ignore_antenna_top_cell_pin true
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
      Clock detailed routing...
        NanoRoute...
#% Begin globalDetailRoute (date=06/23 22:06:58, mem=1625.8M)

globalDetailRoute

#Start globalDetailRoute on Mon Jun 23 22:06:59 2025
#
#WARNING (NRDB-665) NET clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.2000 -0.0400 1855.4000 1935.7400 ).
#WARNING (NRDB-665) NET prog_clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.2000 -0.0400 1855.4000 1935.7400 ).
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+------+
#  Layer           | Length(um)|  Vias|
#------------------+-----------+------+
#  GatPoly ( 0H)   |          0|     0|
#  Metal1 ( 1V)    |          0|  5397|
#  Metal2 ( 2H)    |      15456|  8816|
#  Metal3 ( 3V)    |      23927|   166|
#  Metal4 ( 4H)    |       2252|    36|
#  Metal5 ( 5V)    |       1572|     0|
#  TopMetal1 ( 6H) |          0|     0|
#  TopMetal2 ( 7V) |          0|     0|
#------------------+-----------+------+
#  Total           |      43208| 14415|
#------------------+-----------+------+
#
# Total half perimeter of net bounding box: 4524 um.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Start routing data preparation on Mon Jun 23 22:07:04 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
# Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=7(TopMetal2)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.17 (MB), peak = 2031.16 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:21, elapsed time = 00:00:20, memory = 1693.82 (MB), peak = 2031.16 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#Largest net pReset[0] has 5319 pins
#Largest net prog_clk[0] has 5319 pins
#  
# #pin range           #net       % 
#------------------------------------
#          2           27782 ( 46.8%)
#          3            4243 (  7.2%)
#          4             502 (  0.8%)
#          5              76 (  0.1%)
#          6             284 (  0.5%)
#          7              17 (  0.0%)
#          8               4 (  0.0%)
#          9              80 (  0.1%)
#  10  -  19             574 (  1.0%)
#  20  -  29              43 (  0.1%)
#  30  -  39             307 (  0.5%)
#  40  -  49              40 (  0.1%)
#  50  -  59               2 (  0.0%)
#  60  -  69             175 (  0.3%)
#  80  -  89               3 (  0.0%)
#     >=2000               2 (  0.0%)
#
#Total: 59339 nets, 34134 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                  2 ( 0.0%)
#  Clock                                2
#  Extra space                          1
#  Prefer layer range               34134
#
#Nets in 3 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#           -----------         6 TopMetal1*      34132 (100.0%)
#           3 Metal3            4 Metal4              1 (  0.0%)
#          *3 Metal3            6 TopMetal1*          1 (  0.0%)
#
#2 nets selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:2.0 GB --1.63 [2]--
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB --0.78 [2]--
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB --0.65 [2]--
#Iteration 2.1: cpu:00:00:01, real:00:00:00, mem:1.7 GB, peak:2.0 GB --1.58 [2]--
#Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB --0.64 [2]--
#Iteration 3.1: cpu:00:00:01, real:00:00:00, mem:1.7 GB, peak:2.0 GB --1.60 [2]--
#Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB --0.45 [2]--
#
#Line Assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 6.09 (MB)
#Total memory = 1763.91 (MB)
#Peak memory = 2031.16 (MB)
#End Line Assignment: cpu:00:00:06, real:00:00:05, mem:1.7 GB, peak:2.0 GB --1.19 [2]--
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+------+
#  Layer           | Length(um)|  Vias|
#------------------+-----------+------+
#  GatPoly ( 0H)   |          0|     0|
#  Metal1 ( 1V)    |          1|  5397|
#  Metal2 ( 2H)    |      15849|  7406|
#  Metal3 ( 3V)    |      23635|   132|
#  Metal4 ( 4H)    |       2236|    28|
#  Metal5 ( 5V)    |       1554|     0|
#  TopMetal1 ( 6H) |          0|     0|
#  TopMetal2 ( 7V) |          0|     0|
#------------------+-----------+------+
#  Total           |      43274| 12963|
#------------------+-----------+------+
#
# Total half perimeter of net bounding box: 4524 um.
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:27
#Increased memory = 80.00 (MB)
#Total memory = 1723.84 (MB)
#Peak memory = 2031.16 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#Using multithreading with 2 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 9
#
#  By Layer and Type:
#
#---------+-------+------+-------+
#  -      | MetSpc| Short| Totals|
#---------+-------+------+-------+
#  Metal1 |      0|     0|      0|
#  Metal2 |      8|     1|      9|
#  Totals |      8|     1|      9|
#---------+-------+------+-------+
#
#cpu time = 00:00:37, elapsed time = 00:00:20, memory = 1737.39 (MB), peak = 2031.16 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1737.27 (MB), peak = 2031.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+------+
#  Layer           | Length(um)|  Vias|
#------------------+-----------+------+
#  GatPoly ( 0H)   |          0|     0|
#  Metal1 ( 1V)    |          0|  5397|
#  Metal2 ( 2H)    |      15772|  5955|
#  Metal3 ( 3V)    |      23984|   135|
#  Metal4 ( 4H)    |       2257|    28|
#  Metal5 ( 5V)    |       1558|     0|
#  TopMetal1 ( 6H) |          0|     0|
#  TopMetal2 ( 7V) |          0|     0|
#------------------+-----------+------+
#  Total           |      43571| 11515|
#------------------+-----------+------+
#
# Total half perimeter of net bounding box: 4524 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:39
#Elapsed time = 00:00:22
#Increased memory = 8.46 (MB)
#Total memory = 1732.30 (MB)
#Peak memory = 2031.16 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:22
#Increased memory = 8.46 (MB)
#Total memory = 1732.30 (MB)
#Peak memory = 2031.16 (MB)
Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
**WARN: (IMPTR-2108):	For layer M6, the gaps of 767 out of 767 tracks are narrower than 3.280um (space 1.640 + width 1.640).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:12
#Elapsed time = 00:00:55
#Increased memory = 103.66 (MB)
#Total memory = 1731.09 (MB)
#Peak memory = 2031.16 (MB)
#Number of warnings = 57
#Total number of warnings = 65
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jun 23 22:07:54 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:03|     00:00:04|         0.7|
#  DB Export              | 00:00:01|     00:00:02|         0.5|
#  Cell Pin Access        | 00:00:06|     00:00:04|         1.6|
#  Data Preparation       | 00:00:16|     00:00:17|         0.9|
#  Line Assignment        | 00:00:06|     00:00:06|         1.1|
#  Detail Routing         | 00:00:39|     00:00:21|         1.8|
#  Entire Command         | 00:01:12|     00:00:55|         1.3|
#-------------------------+---------+-------------+------------+
#
#% End globalDetailRoute (date=06/23 22:07:55, total cpu=0:01:12, real=0:00:56.0, peak res=1795.5M, current mem=1726.7M)
        NanoRoute done. (took cpu=0:01:12 real=0:00:56.2)
      Clock detailed routing done.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 2 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route ( Curr Mem: 4.05 MB )
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.05 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] TopMetal1 has single uniform track structure
[NR-eGR] TopMetal2 has single uniform track structure
[NR-eGR] Read 39015 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 26000
[NR-eGR] #PG Blockages       : 39015
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 2
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 12922
[NR-eGR] Read 34198 nets ( ignored 2 )
**WARN: [NR-eGR] Only the first 20 messages are printed.
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34132
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34132 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.10% V. EstWL: 1.172821e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)        54( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal5 ( 5)        50( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] TopMetal1 ( 6)         2( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal2 ( 7)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       132( 0.02%)         1( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                    Length (um)    Vias 
[NR-eGR] ---------------------------------------
[NR-eGR]  Metal1     (1V)             0  110054 
[NR-eGR]  Metal2     (2H)        491280  170150 
[NR-eGR]  Metal3     (3V)        523214    8430 
[NR-eGR]  Metal4     (4H)        158767    3302 
[NR-eGR]  Metal5     (5V)         90757      18 
[NR-eGR]  TopMetal1  (6H)            20       6 
[NR-eGR]  TopMetal2  (7V)            71       0 
[NR-eGR] ---------------------------------------
[NR-eGR]             Total      1264108  291960 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 898856um
[NR-eGR] Total length: 1264108um, number of vias: 291960
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.13 sec, Real: 3.34 sec, Curr Mem: 4.11 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.17 sec, Real: 3.38 sec, Curr Mem: 4.05 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:04.5 real=0:00:03.7)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59337 (unrouted=25205, trialRouted=34132, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25141, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:22 real=0:01:07)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fpga_top' of instances=34148 and nets=59339 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 4533.395M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
  Primary reporting skew groups after routing clock trees:
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:01:23 real=0:01:08)
  CCOpt::Phase::PostConditioning...
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
        misc counts      : r=2, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
        misc counts      : r=2, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 2, nets tested: 2, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
        misc counts      : r=2, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59337 (unrouted=25205, trialRouted=34132, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25141, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning:
    Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
  Primary reporting skew groups after post-conditioning:
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.1 real=0:00:02.4)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      2
  Preserved Ports            0
  Multiple Clock Inputs      0
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             5397
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               5397
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        0.000
  Total       0.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.000    0.000    0.000
  Total    0.000    0.000    0.000
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.000     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------
  Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
  -----------------------------------------------------------------------------
  Fanout      -        1       5217          0        5217    [5217]
  -----------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.177       2       0.000       0.000      0.000    0.000    {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  MAX_DEALY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.109         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  MAX_DEALY:setup.late    clk[0]/CONSTRAINTS         0.000     0.000     0.000       0.109         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  MAX_DEALY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.109         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.3)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (2 T). (MEM=1803.75)
Total number of fetched objects 40445
Total number of fetched objects 40445
End delay calculation. (MEM=1841.68 CPU=0:00:07.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1841.68 CPU=0:00:12.0 REAL=0:00:07.0)
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:28.6 real=0:00:19.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
  misc counts      : r=2, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph:
  Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
Primary reporting skew groups after update timingGraph:
  skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  Clock tree prog_clk[0] has 1 cts_max_fanout violation.
**WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree prog_clk[0] at (1675.545,1559.175), in power domain auto-default, has 5317 fanout.

Type 'man IMPCCOPT-1157' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:29.1 real=0:00:21.2)
Runtime done. (took cpu=0:08:28 real=0:06:17)
Runtime Summary
===============
Clock Runtime:  (19%) Core CTS          71.23 (Init 35.69, Construction 6.39, Implementation 12.78, eGRPC 4.36, PostConditioning 2.37, Other 9.64)
Clock Runtime:  (23%) CTS services      86.87 (RefinePlace 14.28, EarlyGlobalClock 12.96, NanoRoute 56.15, ExtractRC 3.47, TimingAnalysis 0.00)
Clock Runtime:  (57%) Other CTS        215.92 (Init 7.35, CongRepair/EGR-DP 189.26, TimingUpdate 19.30, Other 0.00)
Clock Runtime: (100%) Total            374.01

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:08:05.4/0:05:55.4 (1.4), totSession cpu/real = 0:33:26.1/0:29:48.1 (1.1), mem = 4590.6M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1687.3M, totSessionCpu=0:33:26 **
GigaOpt running with 2 threads.
*** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:33:26.4/0:29:48.7 (1.1), mem = 4590.6M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using SynthesisEngine executable '/run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:04, real = 0:01:01, mem = 1614.0M, totSessionCpu=0:33:31 **
#optDebug: { P: 130 W: 1195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4598.6M)
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1668.75)
Total number of fetched objects 40445
End delay calculation. (MEM=1700.29 CPU=0:00:21.1 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1700.29 CPU=0:00:23.5 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:43.9 real=0:00:25.0 totSessionCpu=0:34:19 mem=4642.1M)

OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.082  |   N/A   | -0.082  |
|           TNS (ns):| -2.079  |   N/A   | -2.079  |
|    Violating Paths:|   38    |   N/A   |   38    |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1141 (1141)    |    -59     |   1141 (1141)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.142%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:55, real = 0:01:36, mem = 1662.9M, totSessionCpu=0:34:21 **
*** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:55.2/0:01:36.5 (0.6), totSession cpu/real = 0:34:21.6/0:31:25.3 (1.1), mem = 4666.1M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
OPTC: view 50.0 [ 0.0500 ]
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:42.1/0:31:38.6 (1.1), mem = 4666.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (0.9), totSession cpu/real = 0:34:42.4/0:31:39.1 (1.1), mem = 4666.1M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:42.7/0:31:39.4 (1.1), mem = 4666.1M
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.3/0:00:03.6 (1.2), totSession cpu/real = 0:34:47.0/0:31:43.0 (1.1), mem = 4666.1M
*** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:47.3/0:31:43.3 (1.1), mem = 4666.1M
*** Starting optimizing excluded clock nets MEM= 4666.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4666.1M) ***
*** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:34:47.3/0:31:43.3 (1.1), mem = 4666.1M
*** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:47.3/0:31:43.3 (1.1), mem = 4666.1M
*** Starting optimizing excluded clock nets MEM= 4666.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4666.1M) ***
*** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:34:47.3/0:31:43.3 (1.1), mem = 4666.1M
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:47.6/0:31:43.9 (1.1), mem = 4666.1M
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   59.14%|        -|  -0.082|  -2.079|   0:00:00.0| 4666.1M|
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|   59.14%|        -|  -0.082|  -2.079|   0:00:00.0| 4666.1M|
+---------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4666.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is multi driver net.

*** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.8/0:00:03.1 (1.2), totSession cpu/real = 0:34:51.4/0:31:47.1 (1.1), mem = 4666.1M
End: GigaOpt high fanout net optimization
Number of setup views: 1
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:52.6/0:31:48.3 (1.1), mem = 4666.1M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
*info: 2 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.082  TNS Slack -2.079 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4666.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:01.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:01.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:01.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.082|  -2.079|   59.14%|   0:00:01.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:04.9 real=0:00:04.0 mem=4682.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:04.9 real=0:00:04.0 mem=4682.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.082  TNS Slack -2.079 
*** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:09.3/0:00:08.5 (1.1), totSession cpu/real = 0:35:02.0/0:31:56.9 (1.1), mem = 4666.1M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.082
*** Check timing (0:00:00.0)
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:35:04.4/0:31:59.2 (1.1), mem = 4682.1M
Reclaim Optimization WNS Slack -0.082  TNS Slack -2.079 Density 59.14
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   59.14%|        -|  -0.082|  -2.079|   0:00:00.0| 4682.1M|
|   59.14%|        2|  -0.082|  -2.079|   0:00:09.0| 4702.2M|
|   59.14%|        2|  -0.082|  -2.079|   0:00:03.0| 4702.2M|
|   59.14%|        2|  -0.082|  -2.079|   0:00:03.0| 4702.2M|
|   59.14%|        2|  -0.082|  -2.079|   0:00:03.0| 4702.2M|
|   59.14%|        2|  -0.082|  -2.079|   0:00:03.0| 4702.2M|
|   59.14%|        0|  -0.082|  -2.079|   0:00:01.0| 4702.2M|
|   59.14%|        0|  -0.082|  -2.079|   0:00:02.0| 4702.2M|
|   59.13%|       10|  -0.082|  -2.079|   0:00:01.0| 4702.2M|
|   59.13%|        0|  -0.082|  -2.079|   0:00:01.0| 4702.2M|
|   59.13%|        0|  -0.082|  -2.079|   0:00:00.0| 4702.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.082  TNS Slack -2.079 Density 59.13
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:44.6) (real = 0:00:30.0) **
*** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:44.6/0:00:29.4 (1.5), totSession cpu/real = 0:35:48.9/0:32:28.6 (1.1), mem = 4702.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:45, real=0:00:30, mem=4686.15M, totSessionCpu=0:35:49).
Begin: GigaOpt Optimization in WNS mode
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:35:53.0/0:32:32.8 (1.1), mem = 4686.2M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
*info: 2 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.082 TNS Slack -2.079 Density 59.13
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.082|-2.079|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.082|-2.079|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.082ns TNS -2.079ns; Real time 0:09:07
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.082|   -0.082|  -2.079|   -2.079|   59.13%|   0:00:00.0| 4686.2M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
**ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].
Dumping Information for Job ...
**ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].

**ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].
Dumping Information for Job ...
**ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].

|  -0.083|   -0.083|  -2.195|   -2.195|   59.13%|   0:00:02.0| 4686.2M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:02.0 mem=4686.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:02.0 mem=4686.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.083|-2.195|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.083|-2.195|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.083ns TNS -2.195ns; Real time 0:09:10
** GigaOpt Optimizer WNS Slack -0.083 TNS Slack -2.195 Density 59.13
*** Starting refinePlace (0:36:03 mem=4718.2M) ***
Total net bbox length = 8.989e+05 (4.413e+05 4.576e+05) (ext = 7.137e+04)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 20.836%
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4718.2M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 4718.2MB
Summary Report:
Instances move: 0 (out of 34064 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.989e+05 (4.413e+05 4.576e+05) (ext = 7.137e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 4718.2MB
*** Finished refinePlace (0:36:04 mem=4718.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4718.2M) ***
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[63].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[62].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[61].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[59].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[58].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[57].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[56].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[60].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[54].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[55].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[52].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[53].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[51].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[50].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[48].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[49].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[46].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[45].

*** Finish Physical Update (cpu=0:00:03.9 real=0:00:03.0 mem=4718.2M) ***
** GigaOpt Optimizer WNS Slack -0.083 TNS Slack -2.195 Density 59.13
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.083|-2.195|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.083|-2.195|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.083ns TNS -2.195ns; Real time 0:09:15
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.083|   -0.083|  -2.195|   -2.195|   59.13%|   0:00:00.0| 4718.2M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.083|   -0.083|  -2.195|   -2.195|   59.13%|   0:00:02.0| 4718.2M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:02.0 mem=4718.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:02.0 mem=4718.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.083|-2.195|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.083|-2.195|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.083ns TNS -2.195ns; Real time 0:09:18
** GigaOpt Optimizer WNS Slack -0.083 TNS Slack -2.195 Density 59.13
*** Starting refinePlace (0:36:12 mem=4718.2M) ***
Total net bbox length = 8.989e+05 (4.413e+05 4.576e+05) (ext = 7.137e+04)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 20.836%
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4718.2M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Move report: Detail placement moves 1 insts, mean move: 0.48 um, max move: 0.48 um 
	Max move on inst (grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/g26): (578.12, 701.36) --> (578.60, 701.36)
	Runtime: CPU: 0:00:05.9 REAL: 0:00:05.0 MEM: 4686.2MB
Summary Report:
Instances move: 1 (out of 34064 movable)
Instances flipped: 0
Mean displacement: 0.48 um
Max displacement: 0.48 um (Instance: grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/g26) (578.12, 701.36) -> (578.6, 701.36)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.989e+05 (4.413e+05 4.576e+05) (ext = 7.137e+04)
Runtime: CPU: 0:00:06.3 REAL: 0:00:05.0 MEM: 4686.2MB
*** Finished refinePlace (0:36:18 mem=4686.2M) ***
*** maximum move = 0.48 um ***
*** Finished re-routing un-routed nets (4702.2M) ***

*** Finish Physical Update (cpu=0:00:09.1 real=0:00:08.0 mem=4702.2M) ***
** GigaOpt Optimizer WNS Slack -0.083 TNS Slack -2.195 Density 59.13
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.083|-2.195|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.083|-2.195|
+----------+------+------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:22.9 real=0:00:20.0 mem=4702.2M) ***

*** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:28.5/0:00:25.2 (1.1), totSession cpu/real = 0:36:21.4/0:32:58.0 (1.1), mem = 4686.2M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:36:22.6/0:33:00.0 (1.1), mem = 4686.2M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
*info: 2 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.083 TNS Slack -2.195 Density 59.13
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.083|-2.195|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.083|-2.195|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.083ns TNS -2.195ns; Real time 0:09:34
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.083|   -0.083|  -2.195|   -2.195|   59.13%|   0:00:00.0| 4686.2M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.083|   -0.083|  -2.195|   -2.195|   59.13%|   0:00:02.0| 4686.2M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:03.0 mem=4686.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.3 real=0:00:03.0 mem=4686.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.083|-2.195|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.083|-2.195|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.083ns TNS -2.195ns; Real time 0:09:38
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.083|-2.195|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.083|-2.195|
+----------+------+------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:05.6 real=0:00:04.0 mem=4702.2M) ***

*** TnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:11.1/0:00:09.4 (1.2), totSession cpu/real = 0:36:33.7/0:33:09.5 (1.1), mem = 4686.2M
End: GigaOpt Optimization in TNS mode
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:36:36.6/0:33:12.4 (1.1), mem = 4702.2M
Reclaim Optimization WNS Slack -0.083  TNS Slack -2.195 Density 59.13
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   59.13%|        -|  -0.083|  -2.195|   0:00:00.0| 4702.2M|
|   59.13%|        2|  -0.083|  -2.195|   0:00:07.0| 4702.2M|
|   59.13%|        2|  -0.083|  -2.195|   0:00:03.0| 4702.2M|
|   59.13%|        2|  -0.083|  -2.195|   0:00:03.0| 4702.2M|
|   59.13%|        2|  -0.083|  -2.195|   0:00:02.0| 4702.2M|
|   59.13%|        2|  -0.083|  -2.195|   0:00:03.0| 4702.2M|
|   59.13%|        0|  -0.083|  -2.195|   0:00:00.0| 4702.2M|
|   59.13%|        0|  -0.083|  -2.195|   0:00:02.0| 4702.2M|
|   59.13%|       10|  -0.083|  -2.195|   0:00:02.0| 4702.2M|
|   59.13%|        0|  -0.083|  -2.195|   0:00:01.0| 4702.2M|
|   59.13%|        0|  -0.083|  -2.195|   0:00:00.0| 4702.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.083  TNS Slack -2.195 Density 59.13
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 10 skipped = 0, called in commitmove = 10, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:38.7) (real = 0:00:25.0) **
*** Starting refinePlace (0:37:16 mem=4718.2M) ***
Total net bbox length = 8.989e+05 (4.413e+05 4.576e+05) (ext = 7.137e+04)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:05.5 REAL: 0:00:04.0 MEM: 4686.2MB
Summary Report:
Instances move: 0 (out of 34064 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.989e+05 (4.413e+05 4.576e+05) (ext = 7.137e+04)
Runtime: CPU: 0:00:05.8 REAL: 0:00:04.0 MEM: 4686.2MB
*** Finished refinePlace (0:37:22 mem=4686.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4702.2M) ***

*** Finish Physical Update (cpu=0:00:08.0 real=0:00:06.0 mem=4702.2M) ***
*** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:46.7/0:00:31.1 (1.5), totSession cpu/real = 0:37:23.3/0:33:43.5 (1.1), mem = 4702.2M
End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:32, mem=4686.15M, totSessionCpu=0:37:24).
*** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:37:24.3/0:33:44.8 (1.1), mem = 4686.2M
Starting local wire reclaim
*** Starting refinePlace (0:37:25 mem=4686.2M) ***
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
**WARN: AAE based timing driven is off.
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 12609 insts, mean move: 6.29 um, max move: 75.78 um 
	Max move on inst (grid_io_bottom_2__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (926.12, 429.20) --> (914.60, 493.46)
	Runtime: CPU: 0:02:05 REAL: 0:01:33 MEM: 4654.2MB
Summary Report:
Instances move: 12609 (out of 34064 movable)
Instances flipped: 45
Mean displacement: 6.29 um
Max displacement: 75.78 um (Instance: grid_io_bottom_2__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107) (926.12, 429.2) -> (914.6, 493.46)
	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_ebufn_2
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:02:05 REAL: 0:01:34 MEM: 4654.2MB
*** Finished refinePlace (0:39:30 mem=4654.2M) ***
*** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:02:05.5/0:01:34.1 (1.3), totSession cpu/real = 0:39:29.8/0:35:18.9 (1.1), mem = 4670.2M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1644.83)
Total number of fetched objects 40445
End delay calculation. (MEM=1686.31 CPU=0:00:21.8 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=1686.31 CPU=0:00:24.5 REAL=0:00:14.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] TopMetal1 has single uniform track structure
[NR-eGR] TopMetal2 has single uniform track structure
[NR-eGR] Read 39015 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 26000
[NR-eGR] #PG Blockages       : 39015
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 2
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 12922
[NR-eGR] Read 34198 nets ( ignored 2 )
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
**WARN: [NR-eGR] Only the first 20 messages are printed.
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34132
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34132 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 1.156415e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)        64( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)        50( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] TopMetal1 ( 6)         2( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal2 ( 7)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       128( 0.02%)         0( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                    Length (um)    Vias 
[NR-eGR] ---------------------------------------
[NR-eGR]  Metal1     (1V)             0  110054 
[NR-eGR]  Metal2     (2H)        481369  167258 
[NR-eGR]  Metal3     (3V)        515573    8437 
[NR-eGR]  Metal4     (4H)        154772    3303 
[NR-eGR]  Metal5     (5V)         93170      14 
[NR-eGR]  TopMetal1  (6H)            11       4 
[NR-eGR]  TopMetal2  (7V)            48       0 
[NR-eGR] ---------------------------------------
[NR-eGR]             Total      1244944  289070 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 882278um
[NR-eGR] Total length: 1244944um, number of vias: 289070
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.76 sec, Real: 5.60 sec, Curr Mem: 4.17 MB )
[NR-eGR] Finished Early Global Route ( CPU: 5.88 sec, Real: 5.76 sec, Curr Mem: 4.11 MB )
Extraction called for design 'fpga_top' of instances=34148 and nets=59339 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 4656.629M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:40:19.7/0:35:54.7 (1.1), mem = 4656.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.1), totSession cpu/real = 0:40:20.1/0:35:55.1 (1.1), mem = 4656.6M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1640.45)
Total number of fetched objects 40445
End delay calculation. (MEM=1673.5 CPU=0:00:35.4 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=1673.5 CPU=0:00:37.6 REAL=0:00:21.0)
*** Done Building Timing Graph (cpu=0:00:51.8 real=0:00:31.0 totSessionCpu=0:41:12 mem=4642.1M)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:41:12.9/0:36:26.5 (1.1), mem = 4642.1M
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|     0|     0|     0.00|     1|     1|    -0.00|  1141|  1141|     0|     0|    -0.18|    -6.60|       0|       0|       0| 59.13%|          |         |
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|     0|     0|     0.00|     0|     0|     0.00|  1141|  1141|     0|     0|    -0.18|    -6.60|       0|       0|       1| 59.13%| 0:00:01.0|  4682.1M|
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|     0|     0|     0.00|     0|     0|     0.00|  1141|  1141|     0|     0|    -0.18|    -6.60|       0|       0|       0| 59.13%| 0:00:00.0|  4682.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because it is multi driver net.

SingleBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=4682.1M) ***

*** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.9/0:00:04.9 (1.2), totSession cpu/real = 0:41:18.9/0:36:31.4 (1.1), mem = 4666.1M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.083 -> -0.177 (bump = 0.094)
Begin: GigaOpt nonLegal postEco optimization
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:41:20.3/0:36:32.8 (1.1), mem = 4666.1M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
*info: 2 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -6.601 Density 59.13
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.178ns TNS -6.601ns; Real time 0:13:05
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.178|   -0.178|  -6.601|   -6.601|   59.13%|   0:00:00.0| 4666.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|   -0.178|  -6.601|   -6.601|   59.13%|   0:00:01.0| 4666.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:01.0 mem=4666.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:01.0 mem=4666.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.178ns TNS -6.601ns; Real time 0:13:06
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=4682.1M) ***

*** WnsOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.5/0:00:05.3 (1.0), totSession cpu/real = 0:41:25.8/0:36:38.1 (1.1), mem = 4666.1M
End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -2.204 -> -6.601
Begin: GigaOpt TNS non-legal recovery
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:41:26.8/0:36:39.3 (1.1), mem = 4666.1M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
*info: 2 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -6.601 Density 59.13
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.178ns TNS -6.601ns; Real time 0:13:11
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.178|   -0.178|  -6.601|   -6.601|   59.13%|   0:00:00.0| 4666.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|   -0.178|  -6.601|   -6.601|   59.13%|   0:00:01.0| 4666.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:01.0 mem=4666.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=4666.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.178ns TNS -6.601ns; Real time 0:13:13
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=4682.1M) ***

*** TnsOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.6/0:00:04.7 (1.2), totSession cpu/real = 0:41:32.4/0:36:43.9 (1.1), mem = 4666.1M
End: GigaOpt TNS non-legal recovery
VT info 5.0 5
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 0 nets on 39606 nets : 

Active setup views:
 WORST_CASE
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fpga_top' of instances=34148 and nets=59339 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 4656.629M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1654.81)
Total number of fetched objects 40445
End delay calculation. (MEM=1694.41 CPU=0:00:35.9 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=1694.41 CPU=0:00:39.9 REAL=0:00:22.0)
*** Done Building Timing Graph (cpu=0:00:53.8 real=0:00:32.0 totSessionCpu=0:42:41 mem=4642.1M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:09:15, real = 0:07:38, mem = 1647.9M, totSessionCpu=0:42:42 **

OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.178  |   N/A   | -0.178  |
|           TNS (ns):| -6.601  |   N/A   | -6.601  |
|    Violating Paths:|   60    |   N/A   |   60    |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1141 (1141)    |    -59     |   1141 (1141)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.126%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.082 |           |       -2 |       59.14 |            |              | 0:00:28  |        4666 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4666 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |        4666 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4666 |      |     |
| global_opt              |           |   -0.082 |           |       -2 |       59.14 |            |              | 0:00:09  |        4666 |      |     |
| area_reclaiming         |     0.000 |   -0.082 |         0 |       -2 |       59.13 |            |              | 0:00:32  |        4686 |      |     |
| wns_fixing              |     0.000 |   -0.083 |         0 |       -2 |       59.13 |            |              | 0:00:26  |        4718 |      |     |
| tns_fixing              |     0.000 |   -0.083 |         0 |       -2 |       59.13 |            |              | 0:00:09  |        4686 |      |     |
| area_reclaiming_2       |     0.000 |   -0.083 |         0 |       -2 |       59.13 |            |              | 0:00:33  |        4686 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:34  |        4670 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:10  |        4657 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4657 |      |     |
| drv_eco_fixing          |     0.000 |   -0.178 |         0 |       -7 |       59.13 |            |              | 0:00:05  |        4666 |    0 |   0 |
| wns_eco_fixing          |     0.000 |   -0.178 |         0 |       -7 |       59.13 |            |              | 0:00:05  |        4666 |      |     |
| tns_eco_fixing          |     0.000 |   -0.178 |         0 |       -7 |       59.13 |            |              | 0:00:05  |        4666 |      |     |
| final_summary           |           |   -0.178 |           |       -7 |       59.13 |            |              | 0:00:26  |        4666 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:09:37, real = 0:08:05, mem = 1658.2M, totSessionCpu=0:43:04 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 3 CRR processes is 798.14MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(clock_opt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
**WARN: (IMPCCOPT-2444):	Detected 2 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
Clock tree timing engine global stage delay update for MAX_DEALY:setup.early...
Clock tree timing engine global stage delay update for MAX_DEALY:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for MIN_DEALY:hold.early...
Clock tree timing engine global stage delay update for MIN_DEALY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for MIN_DEALY:hold.late...
Clock tree timing engine global stage delay update for MIN_DEALY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        1106.41            932         -6.601 ns         -0.178 ns  clock_opt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
ERROR     IMPESI-2221         66  No driver %s is found in the delay stage...
WARNING   IMPSP-105           10  'setPlaceMode -maxRouteLayer' will becom...
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPOPT-7330          6  Net %s has fanout exceed delaycal_use_de...
WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
WARNING   IMPCCOPT-2444        2  Detected %d nets with the ideal_net prop...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
WARNING   IMPPSP-1501         80  Ignored degenerated net (#pins %u) : %s  
*** Message Summary: 117 warning(s), 66 error(s)

*** clock_opt_design #1 [finish] () : cpu/real = 0:18:12.8/0:14:51.7 (1.2), totSession cpu/real = 0:43:09.7/0:38:19.7 (1.1), mem = 4666.1M
Ending "clock_opt_design" (total cpu=0:18:13, real=0:14:52, peak res=1936.3M, current mem=1484.1M)
<CMD> timeDesign -postCTS
*** timeDesign #2 [begin] () : totSession cpu/real = 0:43:10.0/0:38:20.2 (1.1), mem = 4666.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4666.1M)

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.178  |   N/A   | -0.178  |
|           TNS (ns):| -6.601  |   N/A   | -6.601  |
|    Violating Paths:|   60    |   N/A   |   60    |
|          All Paths:|  5485   |   N/A   |  5485   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1141 (1141)    |    -59     |   1141 (1141)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.126%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 19.9 sec
Total Real time: 23.0 sec
Total Memory Usage: 4666.144531 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:19.9/0:00:23.1 (0.9), totSession cpu/real = 0:43:29.9/0:38:43.3 (1.1), mem = 4666.1M
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1487.1M, totSessionCpu=0:43:30 **
*** optDesign #1 [begin] () : totSession cpu/real = 0:43:30.0/0:38:43.4 (1.1), mem = 4666.1M
GigaOpt running with 2 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:43:30.0/0:38:43.4 (1.1), mem = 4666.1M
**INFO: User settings:
setDesignMode -process                                         130
setExtractRCMode -coupling_c_th                                0.4
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                1
setExtractRCMode -total_c_th                                   0
setUsefulSkewMode -opt_skew_eco_route                          false
setUsefulSkewMode -opt_skew_max_allowed_delay                  1
setUsefulSkewMode -opt_skew_no_boundary                        false
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_setup_views_active_list           { WORST_CASE }
setOptMode -opt_view_pruning_setup_views_persistent_list       { WORST_CASE}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { WORST_CASE}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setPlaceMode -maxRouteLayer                                    7
setPlaceMode -place_design_floorplan_mode                      false
setPlaceMode -place_detail_check_route                         false
setPlaceMode -place_detail_preserve_routing                    true
setPlaceMode -place_detail_remove_affected_routing             false
setPlaceMode -place_detail_swap_eeq_cells                      false
setPlaceMode -place_global_clock_gate_aware                    true
setPlaceMode -place_global_cong_effort                         auto
setPlaceMode -place_global_ignore_scan                         true
setPlaceMode -place_global_ignore_spare                        false
setPlaceMode -place_global_module_aware_spare                  false
setPlaceMode -place_global_place_io_pins                       false
setPlaceMode -place_global_reorder_scan                        true
setPlaceMode -powerDriven                                      false
setPlaceMode -timingDriven                                     true
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setAnalysisMode -skew                                          true
setAnalysisMode -usefulSkew                                    true
setAnalysisMode -virtualIPO                                    false
setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
setRouteMode -earlyGlobalRoutePartitionPinGuide                true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using SynthesisEngine executable '/run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:22, real = 0:01:13, mem = 1498.0M, totSessionCpu=0:43:52 **
#optDebug: { P: 130 W: 2195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4666.1M)
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
Compute RC Scale Done ...

OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.178  |   N/A   | -0.178  |
|           TNS (ns):| -6.601  |   N/A   | -6.601  |
|    Violating Paths:|   60    |   N/A   |   60    |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1141 (1141)    |    -59     |   1141 (1141)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.126%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:01:26, mem = 1562.5M, totSessionCpu=0:44:10 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:40.1/0:01:26.0 (0.5), totSession cpu/real = 0:44:10.0/0:40:09.4 (1.1), mem = 4666.1M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
OPTC: view 50.0 [ 0.0500 ]
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:44:35.8/0:40:31.8 (1.1), mem = 4666.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.9 (0.6), totSession cpu/real = 0:44:36.3/0:40:32.7 (1.1), mem = 4666.1M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:44:36.5/0:40:33.6 (1.1), mem = 4666.1M
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:06.8/0:00:06.2 (1.1), totSession cpu/real = 0:44:43.3/0:40:39.8 (1.1), mem = 4666.1M
*** ExcludedClockNetOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:44:43.8/0:40:40.5 (1.1), mem = 4666.1M
*** Starting optimizing excluded clock nets MEM= 4666.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4666.1M) ***
*** ExcludedClockNetOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:44:43.8/0:40:40.5 (1.1), mem = 4666.1M
*** ExcludedClockNetOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:44:43.8/0:40:40.5 (1.1), mem = 4666.1M
*** Starting optimizing excluded clock nets MEM= 4666.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4666.1M) ***
*** ExcludedClockNetOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:44:43.9/0:40:40.5 (1.1), mem = 4666.1M
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:44:44.3/0:40:41.0 (1.1), mem = 4666.1M
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   59.13%|        -|  -0.178|  -6.601|   0:00:00.0| 4666.1M|
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|   59.13%|        -|  -0.178|  -6.601|   0:00:01.0| 4666.1M|
+---------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=4666.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is multi driver net.

*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:05.6/0:00:04.9 (1.1), totSession cpu/real = 0:44:49.9/0:40:45.9 (1.1), mem = 4666.1M
End: GigaOpt high fanout net optimization
Number of setup views: 1
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:44:51.4/0:40:47.4 (1.1), mem = 4666.1M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
*info: 2 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.178  TNS Slack -6.601 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4666.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:01.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:01.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:01.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:00.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|  -6.601|   59.13%|   0:00:01.0| 4682.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:04.9 real=0:00:04.0 mem=4682.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:04.9 real=0:00:04.0 mem=4682.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.178  TNS Slack -6.601 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:08.8/0:00:07.7 (1.1), totSession cpu/real = 0:45:00.2/0:40:55.1 (1.1), mem = 4666.1M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.178
*** Check timing (0:00:00.0)
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:45:01.5/0:40:56.3 (1.1), mem = 4682.1M
Reclaim Optimization WNS Slack -0.178  TNS Slack -6.601 Density 59.13
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   59.13%|        -|  -0.178|  -6.601|   0:00:00.0| 4682.1M|
|   59.13%|        2|  -0.178|  -6.601|   0:00:04.0| 4702.2M|
|   59.13%|        2|  -0.178|  -6.601|   0:00:01.0| 4702.2M|
|   59.12%|        2|  -0.178|  -6.601|   0:00:01.0| 4702.2M|
|   59.12%|        2|  -0.178|  -6.601|   0:00:01.0| 4702.2M|
|   59.12%|        2|  -0.178|  -6.601|   0:00:02.0| 4702.2M|
|   59.12%|        0|  -0.178|  -6.601|   0:00:00.0| 4702.2M|
|   59.12%|        0|  -0.178|  -6.601|   0:00:01.0| 4702.2M|
|   59.12%|       10|  -0.178|  -6.601|   0:00:01.0| 4702.2M|
|   59.12%|        0|  -0.178|  -6.601|   0:00:00.0| 4702.2M|
|   59.12%|        0|  -0.178|  -6.601|   0:00:00.0| 4702.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.178  TNS Slack -6.601 Density 59.12
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:20.5) (real = 0:00:14.0) **
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:20.5/0:00:13.3 (1.5), totSession cpu/real = 0:45:22.0/0:41:09.6 (1.1), mem = 4702.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:14, mem=4686.15M, totSessionCpu=0:45:22).
Begin: GigaOpt Optimization in WNS mode
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:45:24.0/0:41:11.5 (1.1), mem = 4686.2M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
*info: 2 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -6.601 Density 59.12
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.178|   -0.178|  -6.601|   -6.601|   59.12%|   0:00:00.0| 4686.2M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|   -0.178|  -6.601|   -6.601|   59.12%|   0:00:00.0| 4686.2M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:00.0 mem=4686.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:00.0 mem=4686.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -6.601 Density 59.12
*** Starting refinePlace (0:45:29 mem=4718.2M) ***
Total net bbox length = 8.823e+05 (4.307e+05 4.515e+05) (ext = 8.149e+04)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 20.802%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4718.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4718.2MB
Summary Report:
Instances move: 0 (out of 34064 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.823e+05 (4.307e+05 4.515e+05) (ext = 8.149e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 4718.2MB
*** Finished refinePlace (0:45:30 mem=4718.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4718.2M) ***
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[62].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[63].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[61].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[60].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[58].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[57].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[56].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[55].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[54].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[53].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[52].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[51].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[50].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[49].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[48].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[47].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[46].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[45].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[44].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[59].

*** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=4718.2M) ***
** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -6.601 Density 59.12
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.178|   -0.178|  -6.601|   -6.601|   59.12%|   0:00:00.0| 4718.2M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|   -0.178|  -6.601|   -6.601|   59.12%|   0:00:01.0| 4718.2M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=4718.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=4718.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -6.601 Density 59.12
*** Starting refinePlace (0:45:34 mem=4718.2M) ***
Total net bbox length = 8.823e+05 (4.307e+05 4.515e+05) (ext = 8.149e+04)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 20.802%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4718.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4686.2MB
Summary Report:
Instances move: 0 (out of 34064 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.823e+05 (4.307e+05 4.515e+05) (ext = 8.149e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 4686.2MB
*** Finished refinePlace (0:45:37 mem=4686.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4702.2M) ***

*** Finish Physical Update (cpu=0:00:05.2 real=0:00:04.0 mem=4702.2M) ***
** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -6.601 Density 59.12
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:12.3 real=0:00:10.0 mem=4702.2M) ***

*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:15.1/0:00:12.6 (1.2), totSession cpu/real = 0:45:39.1/0:41:24.0 (1.1), mem = 4686.2M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:45:39.8/0:41:24.8 (1.1), mem = 4686.2M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
*info: 2 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -6.601 Density 59.12
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.178|   -0.178|  -6.601|   -6.601|   59.12%|   0:00:00.0| 4686.2M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.178|   -0.178|  -6.601|   -6.601|   59.12%|   0:00:02.0| 4686.2M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:02.0 mem=4686.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:02.0 mem=4686.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-6.601|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.178|-6.601|
+----------+------+------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:03.9 real=0:00:03.0 mem=4702.2M) ***

*** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:06.8/0:00:05.4 (1.3), totSession cpu/real = 0:45:46.7/0:41:30.2 (1.1), mem = 4686.2M
End: GigaOpt Optimization in TNS mode
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:45:48.2/0:41:31.6 (1.1), mem = 4702.2M
Reclaim Optimization WNS Slack -0.178  TNS Slack -6.601 Density 59.12
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   59.12%|        -|  -0.178|  -6.601|   0:00:00.0| 4702.2M|
|   59.12%|        2|  -0.178|  -6.601|   0:00:04.0| 4702.2M|
|   59.12%|        2|  -0.178|  -6.601|   0:00:01.0| 4702.2M|
|   59.12%|        2|  -0.178|  -6.601|   0:00:01.0| 4702.2M|
|   59.12%|        2|  -0.178|  -6.601|   0:00:00.0| 4702.2M|
|   59.11%|        2|  -0.178|  -6.601|   0:00:01.0| 4702.2M|
|   59.11%|        0|  -0.178|  -6.601|   0:00:01.0| 4702.2M|
|   59.11%|        0|  -0.178|  -6.601|   0:00:01.0| 4702.2M|
|   59.11%|       10|  -0.178|  -6.601|   0:00:01.0| 4702.2M|
|   59.11%|        0|  -0.178|  -6.601|   0:00:00.0| 4702.2M|
|   59.11%|        0|  -0.178|  -6.601|   0:00:00.0| 4702.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.178  TNS Slack -6.601 Density 59.11
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 11 skipped = 0, called in commitmove = 10, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:16.3) (real = 0:00:10.0) **
*** Starting refinePlace (0:46:05 mem=4718.2M) ***
Total net bbox length = 8.823e+05 (4.308e+05 4.515e+05) (ext = 8.149e+04)
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4686.2MB
Summary Report:
Instances move: 0 (out of 34064 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.823e+05 (4.308e+05 4.515e+05) (ext = 8.149e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 4686.2MB
*** Finished refinePlace (0:46:09 mem=4686.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4702.2M) ***

*** Finish Physical Update (cpu=0:00:05.2 real=0:00:04.0 mem=4702.2M) ***
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:21.5/0:00:14.4 (1.5), totSession cpu/real = 0:46:09.7/0:41:46.0 (1.1), mem = 4702.2M
End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:14, mem=4686.15M, totSessionCpu=0:46:10).
*** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:46:10.3/0:41:46.6 (1.1), mem = 4686.2M
Starting local wire reclaim
*** Starting refinePlace (0:46:10 mem=4686.2M) ***
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
**WARN: AAE based timing driven is off.
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 3024 insts, mean move: 8.67 um, max move: 75.78 um 
	Max move on inst (grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1195.40, 1502.72) --> (1123.40, 1498.94)
	Runtime: CPU: 0:01:28 REAL: 0:01:03 MEM: 4654.2MB
Summary Report:
Instances move: 3024 (out of 34064 movable)
Instances flipped: 25
Mean displacement: 8.67 um
Max displacement: 75.78 um (Instance: grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107) (1195.4, 1502.72) -> (1123.4, 1498.94)
	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_ebufn_2
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:01:28 REAL: 0:01:03 MEM: 4654.2MB
*** Finished refinePlace (0:47:39 mem=4654.2M) ***
*** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:01:28.7/0:01:03.2 (1.4), totSession cpu/real = 0:47:38.9/0:42:49.8 (1.1), mem = 4670.2M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1555.54)
Total number of fetched objects 40445
End delay calculation. (MEM=1593.98 CPU=0:00:21.4 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=1593.98 CPU=0:00:23.9 REAL=0:00:13.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 7 because there is no routing track above this layer
Max route layer is changed from 127 to 7 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] TopMetal1 has single uniform track structure
[NR-eGR] TopMetal2 has single uniform track structure
[NR-eGR] Read 39015 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 26000
[NR-eGR] #PG Blockages       : 39015
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 2
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 12922
[NR-eGR] Read 34198 nets ( ignored 2 )
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
**WARN: [NR-eGR] Only the first 20 messages are printed.
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34132
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34132 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.08% V. EstWL: 1.155818e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        13( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)        58( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal5 ( 5)        50( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] TopMetal1 ( 6)         2( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] TopMetal2 ( 7)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       137( 0.02%)         0( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                    Length (um)    Vias 
[NR-eGR] ---------------------------------------
[NR-eGR]  Metal1     (1V)             0  110054 
[NR-eGR]  Metal2     (2H)        478912  167154 
[NR-eGR]  Metal3     (3V)        515965    8436 
[NR-eGR]  Metal4     (4H)        156732    3310 
[NR-eGR]  Metal5     (5V)         92674      20 
[NR-eGR]  TopMetal1  (6H)             7       4 
[NR-eGR]  TopMetal2  (7V)            48       0 
[NR-eGR] ---------------------------------------
[NR-eGR]             Total      1244337  288978 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 880907um
[NR-eGR] Total length: 1244337um, number of vias: 288978
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.73 sec, Real: 4.25 sec, Curr Mem: 4.22 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.76 sec, Real: 4.29 sec, Curr Mem: 4.17 MB )
Extraction called for design 'fpga_top' of instances=34148 and nets=59339 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 4656.629M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:48:24.6/0:43:19.3 (1.1), mem = 4656.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.1), totSession cpu/real = 0:48:25.0/0:43:19.7 (1.1), mem = 4656.6M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1553.35)
Total number of fetched objects 40445
End delay calculation. (MEM=1594.49 CPU=0:00:22.0 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1594.49 CPU=0:00:24.4 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:37.7 real=0:00:22.0 totSessionCpu=0:49:03 mem=4642.1M)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:49:04.0/0:43:42.6 (1.1), mem = 4642.1M
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|     0|     0|     0.00|     0|     0|     0.00|  1141|  1141|     0|     0|    -0.15|    -5.19|       0|       0|       0| 59.11%|          |         |
Dumping Information for Job ...
**WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

|     0|     0|     0.00|     0|     0|     0.00|  1141|  1141|     0|     0|    -0.15|    -5.19|       0|       0|       0| 59.11%| 0:00:00.0|  4682.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because it is multi driver net.

SingleBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=4682.1M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:04.6/0:00:03.6 (1.3), totSession cpu/real = 0:49:08.5/0:43:46.2 (1.1), mem = 4666.1M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.177 -> -0.148 (bump = -0.029)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -6.601 -> -5.191
Begin: GigaOpt TNS non-legal recovery
Info: 71 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:49:10.3/0:43:48.3 (1.1), mem = 4666.1M
*info: 71 io nets excluded
*info: 2 clock nets excluded
*info: 70 multi-driver nets excluded.
*info: 18994 no-driver nets excluded.
*info: 2 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.148 TNS Slack -5.191 Density 59.11
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.148|-5.191|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.148|-5.191|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.148|   -0.148|  -5.191|   -5.191|   59.11%|   0:00:00.0| 4666.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
|  -0.148|   -0.148|  -5.191|   -5.191|   59.11%|   0:00:01.0| 4666.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=4666.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:01.0 mem=4666.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.148|-5.191|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.148|-5.191|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.148|-5.191|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.148|-5.191|
+----------+------+------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=4682.1M) ***

*** TnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:04.6/0:00:03.8 (1.2), totSession cpu/real = 0:49:14.9/0:43:52.1 (1.1), mem = 4666.1M
End: GigaOpt TNS non-legal recovery
VT info 5.0 5
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 0 nets on 39606 nets : 

Active setup views:
 WORST_CASE
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fpga_top' of instances=34148 and nets=59339 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 4656.629M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1561.57)
Total number of fetched objects 40445
End delay calculation. (MEM=1601.19 CPU=0:00:21.3 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1601.19 CPU=0:00:23.6 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:35.3 real=0:00:20.0 totSessionCpu=0:50:01 mem=4642.1M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:32, real = 0:05:37, mem = 1561.3M, totSessionCpu=0:50:02 **

OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.149  |   N/A   | -0.149  |
|           TNS (ns):| -5.191  |   N/A   | -5.191  |
|    Violating Paths:|   55    |   N/A   |   55    |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1141 (1141)    |    -59     |   1141 (1141)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.110%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.178 |           |       -7 |       59.13 |            |              | 0:00:08  |        4666 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4666 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:06  |        4666 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        4666 |      |     |
| global_opt              |           |   -0.178 |           |       -7 |       59.13 |            |              | 0:00:08  |        4666 |      |     |
| area_reclaiming         |     0.000 |   -0.178 |         0 |       -7 |       59.12 |            |              | 0:00:15  |        4686 |      |     |
| wns_fixing              |     0.000 |   -0.178 |         0 |       -7 |       59.12 |            |              | 0:00:13  |        4718 |      |     |
| tns_fixing              |     0.000 |   -0.178 |         0 |       -7 |       59.12 |            |              | 0:00:05  |        4686 |      |     |
| area_reclaiming_2       |     0.000 |   -0.178 |         0 |       -7 |       59.11 |            |              | 0:00:15  |        4686 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:03  |        4670 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:07  |        4657 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        4657 |      |     |
| drv_eco_fixing          |     0.000 |   -0.148 |         0 |       -5 |       59.11 |            |              | 0:00:03  |        4666 |    0 |   0 |
| tns_eco_fixing          |     0.000 |   -0.148 |         0 |       -5 |       59.11 |            |              | 0:00:04  |        4666 |      |     |
| final_summary           |           |   -0.149 |           |       -5 |       59.11 |            |              | 0:00:18  |        4666 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:06:45, real = 0:05:55, mem = 1563.9M, totSessionCpu=0:50:15 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 3 CRR processes is 805.24MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
ERROR     IMPESI-2221         61  No driver %s is found in the delay stage...
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPOPT-7330          5  Net %s has fanout exceed delaycal_use_de...
WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
*** Message Summary: 30 warning(s), 61 error(s)

*** optDesign #1 [finish] () : cpu/real = 0:06:45.7/0:06:07.2 (1.1), totSession cpu/real = 0:50:15.7/0:44:50.6 (1.1), mem = 4666.1M
<CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
<CMD> setNanoRouteMode -quiet -routeWithEco 0
<CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
<CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
<CMD> setNanoRouteMode -quiet -drouteAutoStop 1
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 5
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=06/23 22:23:27, mem=1420.6M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.19 (MB), peak = 2031.16 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                    true
setNanoRouteMode -route_detail_end_iteration                1
setNanoRouteMode -route_detail_fix_antenna                  true
setNanoRouteMode -route_detail_on_grid_only                 0
setNanoRouteMode -route_detail_post_route_litho_repair      false
setNanoRouteMode -route_detail_post_route_spread_wire       1
setNanoRouteMode -route_detail_post_route_swap_via          {}
setNanoRouteMode -route_detail_use_multi_cut_via_effort     {}
setNanoRouteMode -route_route_side                          front
setNanoRouteMode -route_extract_third_party_compatible      false
setNanoRouteMode -route_global_exp_timing_driven_std_delay  25.6
setNanoRouteMode -route_bottom_routing_layer                1
setNanoRouteMode -route_ignore_antenna_top_cell_pin         false
setNanoRouteMode -route_antenna_diode_insertion             false
setNanoRouteMode -route_selected_net_only                   false
setNanoRouteMode -route_top_routing_layer                   5
setNanoRouteMode -route_with_eco                            false
setNanoRouteMode -route_with_litho_driven                   false
setNanoRouteMode -route_with_si_driven                      false
setNanoRouteMode -route_with_timing_driven                  false
setNanoRouteMode -timingEngine                              {}
setDesignMode -process                                      130
setExtractRCMode -coupling_c_th                             0.4
setExtractRCMode -engine                                    preRoute
setExtractRCMode -relative_c_th                             1
setExtractRCMode -total_c_th                                0
setDelayCalMode -enable_high_fanout                         true
setDelayCalMode -enable_ideal_seq_async_pins                false
setDelayCalMode -eng_enablePrePlacedFlow                    false
setDelayCalMode -engine                                     aae
setDelayCalMode -ignoreNetLoad                              false
setDelayCalMode -socv_accuracy_mode                         low
setSIMode -separate_delta_delay_on_data                     true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4666.1M, init mem=4666.1M)
*info: Placed = 34064         
*info: Unplaced = 0           
Placement Density:59.10%(644848/1090935)
Placement Density (including fixed std cells):59.10%(644848/1090935)
Finished checkPlace (total: cpu=0:00:01.1, real=0:00:01.0; vio checks: cpu=0:00:00.9, real=0:00:01.0; mem=4634.1M)

changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
*** Changed status on (2) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4634.1M) ***
% Begin globalDetailRoute (date=06/23 22:23:31, mem=1419.4M)

globalDetailRoute

#Start globalDetailRoute on Mon Jun 23 22:23:31 2025
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Total number of trivial nets (e.g. < 2 pins) = 25205 (skipped).
#Total number of routable nets = 34134.
#Total number of nets in the design = 59339.
#34132 routable nets do not have any wires.
#2 routable nets have routed wires.
#34132 nets will be global routed.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 2 threads.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Start routing data preparation on Mon Jun 23 22:23:33 2025
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
# Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=5(Metal5)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.47 (MB), peak = 2031.16 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:17, elapsed time = 00:00:15, memory = 1471.67 (MB), peak = 2031.16 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Finished routing data preparation on Mon Jun 23 22:23:49 2025
#
#Cpu time = 00:00:17
#Elapsed time = 00:00:16
#Increased memory = 46.00 (MB)
#Total memory = 1472.04 (MB)
#Peak memory = 2031.16 (MB)
#
#
#Start global routing on Mon Jun 23 22:23:49 2025
#
#
#Start global routing initialization on Mon Jun 23 22:23:49 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Jun 23 22:23:49 2025
#
#Start routing resource analysis on Mon Jun 23 22:23:49 2025
#
#Routing resource analysis is done on Mon Jun 23 22:23:50 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         V        1146        2718       69402    68.62%
#  Metal2         H        2577        2031       69402    38.12%
#  Metal3         V        1485        2379       69402    53.89%
#  Metal4         H        1882        2726       69402    55.26%
#  Metal5         V        1501        2363       69402    53.93%
#  --------------------------------------------------------------
#  Total                   8591      59.26%      347010    53.96%
#
#  1 nets (0.00%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Jun 23 22:23:50 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1482.18 (MB), peak = 2031.16 (MB)
#
#
#Global routing initialization is done on Mon Jun 23 22:23:50 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1484.14 (MB), peak = 2031.16 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1509.50 (MB), peak = 2031.16 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:06, elapsed time = 00:00:05, memory = 1524.34 (MB), peak = 2031.16 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1524.34 (MB), peak = 2031.16 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1534.62 (MB), peak = 2031.16 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 25205 (skipped).
#Total number of routable nets = 34134.
#Total number of nets in the design = 59339.
#
#34134 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           34132  
#-----------------------------
#        Total           34132  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1           34133  
#------------------------------------------------
#        Total                  1           34133  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        4(0.01%)      1(0.00%)      1(0.00%)   (0.01%)
#  Metal3        2(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      6(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(V)    |              5.51 |             33.05 |   907.39   514.03   967.88   574.51 |
[hotspot] |   Metal2(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     5.51 | (Metal1)    33.05 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |             48.85 |            812.85 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 48.85/812.85 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   574.75   241.88   635.24   393.07 |       40.00   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   725.96   241.88   786.44   393.07 |       40.00   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |   907.39   241.88   967.88   393.07 |       40.00   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |  1058.60   241.88  1119.08   393.07 |       40.00   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |   725.96  1542.19   786.44  1693.39 |       40.00   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+-------+
#  Layer           | Length(um)|   Vias|
#------------------+-----------+-------+
#  GatPoly ( 0H)   |          0|      0|
#  Metal1 ( 1V)    |      18338| 102623|
#  Metal2 ( 2H)    |     440672|  61557|
#  Metal3 ( 3V)    |     445745|   6857|
#  Metal4 ( 4H)    |     173207|   1949|
#  Metal5 ( 5V)    |      78829|      0|
#  TopMetal1 ( 6H) |          0|      0|
#  TopMetal2 ( 7V) |          0|      0|
#------------------+-----------+-------+
#  Total           |    1156791| 172986|
#------------------+-----------+-------+
#
# Total half perimeter of net bounding box: 982860 um.
#Max overcon = 3 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:24
#Increased memory = 57.68 (MB)
#Total memory = 1529.72 (MB)
#Peak memory = 2031.16 (MB)
#
#Finished global routing on Mon Jun 23 22:24:13 2025
#
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1524.57 (MB), peak = 2031.16 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Start Track Assignment.
#Done with 45170 horizontal wires in 9 hboxes and 38153 vertical wires in 9 hboxes.
#Done with 12482 horizontal wires in 9 hboxes and 7098 vertical wires in 9 hboxes.
#Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1     18218.88 	  0.00%  	  0.00% 	  0.00%
# Metal2    420287.74 	  0.15%  	  0.00% 	  0.01%
# Metal3    416759.28 	  0.52%  	  0.19% 	  0.43%
# Metal4    170389.21 	  0.01%  	  0.00% 	  0.00%
# Metal5     77288.82 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1102943.93  	  0.26% 	  0.07% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+-------+
#  Layer           | Length(um)|   Vias|
#------------------+-----------+-------+
#  GatPoly ( 0H)   |          0|      0|
#  Metal1 ( 1V)    |      18199| 102623|
#  Metal2 ( 2H)    |     435159|  61557|
#  Metal3 ( 3V)    |     439529|   6857|
#  Metal4 ( 4H)    |     172708|   1949|
#  Metal5 ( 5V)    |      78739|      0|
#  TopMetal1 ( 6H) |          0|      0|
#  TopMetal2 ( 7V) |          0|      0|
#------------------+-----------+-------+
#  Total           |    1144334| 172986|
#------------------+-----------+-------+
#
# Total half perimeter of net bounding box: 982860 um.
#cpu time = 00:00:17, elapsed time = 00:00:10, memory = 1527.13 (MB), peak = 2031.16 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:00
#Elapsed time = 00:00:51
#Increased memory = 103.28 (MB)
#Total memory = 1528.49 (MB)
#Peak memory = 2031.16 (MB)
#Using multithreading with 2 threads.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 15
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+
#  -      | MetSpc| Short| AdjCut| Totals|
#---------+-------+------+-------+-------+
#  Metal1 |      2|     0|      0|      2|
#  Metal2 |      0|     4|      1|      5|
#  Metal3 |      1|     7|      0|      8|
#  Totals |      3|    11|      1|     15|
#---------+-------+------+-------+-------+
#
#14473 out of 34148 instances (42.4%) need to be verified(marked ipoed), dirty area = 5.8%.
#   number of violations = 15
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+
#  -      | MetSpc| Short| AdjCut| Totals|
#---------+-------+------+-------+-------+
#  Metal1 |      2|     0|      0|      2|
#  Metal2 |      0|     4|      1|      5|
#  Metal3 |      1|     7|      0|      8|
#  Totals |      3|    11|      1|     15|
#---------+-------+------+-------+-------+
#
#cpu time = 00:07:38, elapsed time = 00:04:04, memory = 1543.82 (MB), peak = 2031.16 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 213
#cpu time = 00:00:13, elapsed time = 00:00:07, memory = 1659.48 (MB), peak = 2031.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+-------+
#  Layer           | Length(um)|   Vias|
#------------------+-----------+-------+
#  GatPoly ( 0H)   |          0|      0|
#  Metal1 ( 1V)    |      34869| 109774|
#  Metal2 ( 2H)    |     446851|  85571|
#  Metal3 ( 3V)    |     469861|  11270|
#  Metal4 ( 4H)    |     207187|   1975|
#  Metal5 ( 5V)    |      77674|      0|
#  TopMetal1 ( 6H) |          0|      0|
#  TopMetal2 ( 7V) |          0|      0|
#------------------+-----------+-------+
#  Total           |    1236442| 208590|
#------------------+-----------+-------+
#
# Total half perimeter of net bounding box: 982860 um.
#Total number of DRC violations = 0
#Cpu time = 00:07:54
#Elapsed time = 00:04:14
#Increased memory = 120.73 (MB)
#Total memory = 1649.23 (MB)
#Peak memory = 2031.16 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#- start antenna fix number of process antenna vio = 67.
#- start antenna fix number of net violated process antenna rule = 44.
#cpu time = 00:00:23, elapsed time = 00:00:13, memory = 1718.83 (MB), peak = 2031.16 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+-------+
#  Layer           | Length(um)|   Vias|
#------------------+-----------+-------+
#  GatPoly ( 0H)   |          0|      0|
#  Metal1 ( 1V)    |      34869| 109774|
#  Metal2 ( 2H)    |     446497|  85639|
#  Metal3 ( 3V)    |     469453|  11394|
#  Metal4 ( 4H)    |     207541|   2077|
#  Metal5 ( 5V)    |      78092|      0|
#  TopMetal1 ( 6H) |          0|      0|
#  TopMetal2 ( 7V) |          0|      0|
#------------------+-----------+-------+
#  Total           |    1236452| 208884|
#------------------+-----------+-------+
#
# Total half perimeter of net bounding box: 982860 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+-------+
#  Layer           | Length(um)|   Vias|
#------------------+-----------+-------+
#  GatPoly ( 0H)   |          0|      0|
#  Metal1 ( 1V)    |      34869| 109774|
#  Metal2 ( 2H)    |     446497|  85639|
#  Metal3 ( 3V)    |     469453|  11394|
#  Metal4 ( 4H)    |     207541|   2077|
#  Metal5 ( 5V)    |      78092|      0|
#  TopMetal1 ( 6H) |          0|      0|
#  TopMetal2 ( 7V) |          0|      0|
#------------------+-----------+-------+
#  Total           |    1236452| 208884|
#------------------+-----------+-------+
#
# Total half perimeter of net bounding box: 982860 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Start Post Route wire spreading..
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:46, elapsed time = 00:00:24, memory = 1713.90 (MB), peak = 2031.16 (MB)
#CELL_VIEW fpga_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (EMS-27) Message (NRIF-79) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIF-67) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIF-68) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDR-157) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Jun 23 22:29:25 2025
#
#
#Start Post Route Wire Spread.
#Done with 10874 horizontal wires in 17 hboxes and 9227 vertical wires in 17 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+-------+
#  Layer           | Length(um)|   Vias|
#------------------+-----------+-------+
#  GatPoly ( 0H)   |          0|      0|
#  Metal1 ( 1V)    |      34877| 109774|
#  Metal2 ( 2H)    |     451851|  85639|
#  Metal3 ( 3V)    |     477670|  11394|
#  Metal4 ( 4H)    |     210376|   2077|
#  Metal5 ( 5V)    |      78360|      0|
#  TopMetal1 ( 6H) |          0|      0|
#  TopMetal2 ( 7V) |          0|      0|
#------------------+-----------+-------+
#  Total           |    1253133| 208884|
#------------------+-----------+-------+
#
# Total half perimeter of net bounding box: 982860 um.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:49, elapsed time = 00:00:26, memory = 1705.11 (MB), peak = 2031.16 (MB)
#CELL_VIEW fpga_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:01:12, elapsed time = 00:00:40, memory = 1716.70 (MB), peak = 2031.16 (MB)
#CELL_VIEW fpga_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+-------+
#  Layer           | Length(um)|   Vias|
#------------------+-----------+-------+
#  GatPoly ( 0H)   |          0|      0|
#  Metal1 ( 1V)    |      34877| 109774|
#  Metal2 ( 2H)    |     451851|  85639|
#  Metal3 ( 3V)    |     477670|  11394|
#  Metal4 ( 4H)    |     210376|   2077|
#  Metal5 ( 5V)    |      78360|      0|
#  TopMetal1 ( 6H) |          0|      0|
#  TopMetal2 ( 7V) |          0|      0|
#------------------+-----------+-------+
#  Total           |    1253133| 208884|
#------------------+-----------+-------+
#
# Total half perimeter of net bounding box: 982860 um.
#detailRoute Statistics:
#Cpu time = 00:10:29
#Elapsed time = 00:05:40
#Increased memory = 188.21 (MB)
#Total memory = 1716.70 (MB)
#Peak memory = 2031.16 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:11:35
#Elapsed time = 00:06:36
#Increased memory = 215.86 (MB)
#Total memory = 1635.23 (MB)
#Peak memory = 2031.16 (MB)
#Number of warnings = 86
#Total number of warnings = 157
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jun 23 22:30:07 2025
#
% End globalDetailRoute (date=06/23 22:30:07, total cpu=0:11:35, real=0:06:36, peak res=1920.1M, current mem=1529.2M)
#Default setup view is reset to WORST_CASE.
#Default setup view is reset to WORST_CASE.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:11:37, elapsed time = 00:06:40, memory = 1508.37 (MB), peak = 2031.16 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:01|     00:00:01|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:02|     00:00:02|         1.2|
#  DB Export                 | 00:00:03|     00:00:02|         1.4|
#  Cell Pin Access           | 00:00:05|     00:00:03|         1.6|
#  Data Preparation          | 00:00:14|     00:00:15|         1.0|
#  Global Routing            | 00:00:25|     00:00:24|         1.0|
#  Track Assignment          | 00:00:17|     00:00:10|         1.7|
#  Detail Routing            | 00:07:53|     00:04:13|         1.9|
#  Antenna Fixing            | 00:00:34|     00:00:19|         1.8|
#  Post Route Wire Spreading | 00:01:59|     00:01:05|         1.8|
#  Entire Command            | 00:11:37|     00:06:41|         1.7|
#----------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRDR-157            25  In option '%s %s', %s is invalid and wil...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIF-67             25  In option '%s %s', %s is an unknown type...
WARNING   NRIF-68             25  Option '%s %s' did not specify a correct...
WARNING   NRIF-79             25  Wrong option value for %s <%s>, reset to...
*** Message Summary: 102 warning(s), 0 error(s)

#% End routeDesign (date=06/23 22:30:08, total cpu=0:11:37, real=0:06:41, peak res=1920.1M, current mem=1508.4M)
<CMD> setDelayCalMode -SIAware false
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute
*** timeDesign #3 [begin] () : totSession cpu/real = 1:01:53.3/0:51:32.5 (1.2), mem = 4395.8M
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Extraction called for design 'fpga_top' of instances=34148 and nets=59339 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_5935_6147dfca-9a75-4aad-9c64-aa45e95e4bd1_exotic-rhel_exotic_clxDCa/fpga_top_5935_6147dfca-9a75-4aad-9c64-aa45e95e4bd1_JkKJEV.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4395.8M)
Extracted 10.0006% (CPU Time= 0:00:03.5  MEM= 4435.8M)
Extracted 20.0006% (CPU Time= 0:00:07.8  MEM= 4435.8M)
Extracted 30.0006% (CPU Time= 0:00:08.2  MEM= 4435.8M)
Extracted 40.0006% (CPU Time= 0:00:08.5  MEM= 4435.8M)
Extracted 50.0006% (CPU Time= 0:00:09.7  MEM= 4435.8M)
Extracted 60.0006% (CPU Time= 0:00:13.7  MEM= 4435.8M)
Extracted 70.0006% (CPU Time= 0:00:14.1  MEM= 4435.8M)
Extracted 80.0006% (CPU Time= 0:00:14.4  MEM= 4435.8M)
Extracted 90.0006% (CPU Time= 0:00:15.3  MEM= 4435.8M)
Extracted 100% (CPU Time= 0:00:19.7  MEM= 4435.8M)
Number of Extracted Resistors     : 569102
Number of Extracted Ground Cap.   : 574476
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:24.6  Real Time: 0:00:24.0  MEM: 4395.801M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=1516.359375 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (2 T). (MEM=1529.79)
Initializing multi-corner resistance tables ...
AAE_INFO: 2 threads acquired from CTE.
Total number of fetched objects 39602
End delay calculation. (MEM=1623.93 CPU=0:00:22.8 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=1610.12 CPU=0:00:26.2 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:36.4 real=0:00:22.0 totSessionCpu=1:02:57 mem=4807.0M)

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   167   |   N/A   |   167   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1141 (1141)    |    -59     |   1141 (1141)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.110%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 67.14 sec
Total Real time: 61.0 sec
Total Memory Usage: 4830.980469 Mbytes
*** timeDesign #3 [finish] () : cpu/real = 0:01:07.1/0:01:00.2 (1.1), totSession cpu/real = 1:03:00.5/0:52:32.8 (1.2), mem = 4831.0M
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1563.0M, totSessionCpu=1:03:00 **
*** optDesign #2 [begin] () : totSession cpu/real = 1:03:00.5/0:52:32.9 (1.2), mem = 4831.0M
GigaOpt running with 2 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:03:00.5/0:52:32.9 (1.2), mem = 4959.0M
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                                                  true
setNanoRouteMode -route_detail_end_iteration                                              1
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_on_grid_only                                               0
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     1
setNanoRouteMode -route_detail_post_route_swap_via                                        {}
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   {}
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                25.6
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              1
setNanoRouteMode -route_ignore_antenna_top_cell_pin                                       false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_top_routing_layer                                                 5
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_timing_driven                                                false
setNanoRouteMode -timingEngine                                                            {}
setDesignMode -process                                                                    130
setExtractRCMode -basic                                                                   true
setExtractRCMode -coupled                                                                 false
setExtractRCMode -coupling_c_th                                                           0.4
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -extended                                                                false
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setUsefulSkewMode -opt_skew_max_allowed_delay                                             1
setUsefulSkewMode -opt_skew_no_boundary                                                   false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -enable_ideal_seq_async_pins                                              false
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { WORST_CASE }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { WORST_CASE}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { WORST_CASE}
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -maxRouteLayer                                                               7
setPlaceMode -place_design_floorplan_mode                                                 false
setPlaceMode -place_detail_check_route                                                    false
setPlaceMode -place_detail_preserve_routing                                               true
setPlaceMode -place_detail_remove_affected_routing                                        false
setPlaceMode -place_detail_swap_eeq_cells                                                 false
setPlaceMode -place_global_clock_gate_aware                                               true
setPlaceMode -place_global_cong_effort                                                    auto
setPlaceMode -place_global_ignore_scan                                                    true
setPlaceMode -place_global_ignore_spare                                                   false
setPlaceMode -place_global_module_aware_spare                                             false
setPlaceMode -place_global_place_io_pins                                                  false
setPlaceMode -place_global_reorder_scan                                                   true
setPlaceMode -powerDriven                                                                 false
setPlaceMode -timingDriven                                                                true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using SynthesisEngine executable '/run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:17, real = 0:01:05, mem = 1526.4M, totSessionCpu=1:03:17 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4975.0M, init mem=4975.0M)
*info: Placed = 34064         
*info: Unplaced = 0           
Placement Density:59.10%(644848/1090935)
Placement Density (including fixed std cells):59.10%(644848/1090935)
Finished checkPlace (total: cpu=0:00:01.8, real=0:00:01.0; vio checks: cpu=0:00:01.6, real=0:00:01.0; mem=4943.0M)
#optDebug: { P: 130 W: 0195 FE: standard PE: none LDR: 1}
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:19.3/0:01:07.9 (0.3), totSession cpu/real = 1:03:19.9/0:53:40.8 (1.2), mem = 4959.0M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'fpga_top' of instances=34148 and nets=59339 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_5935_6147dfca-9a75-4aad-9c64-aa45e95e4bd1_exotic-rhel_exotic_clxDCa/fpga_top_5935_6147dfca-9a75-4aad-9c64-aa45e95e4bd1_JkKJEV.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4959.0M)
Extracted 10.0006% (CPU Time= 0:00:03.4  MEM= 4999.0M)
Extracted 20.0006% (CPU Time= 0:00:07.1  MEM= 4999.0M)
Extracted 30.0006% (CPU Time= 0:00:07.5  MEM= 4999.0M)
Extracted 40.0006% (CPU Time= 0:00:07.9  MEM= 4999.0M)
Extracted 50.0006% (CPU Time= 0:00:09.1  MEM= 4999.0M)
Extracted 60.0006% (CPU Time= 0:00:13.1  MEM= 4999.0M)
Extracted 70.0006% (CPU Time= 0:00:13.4  MEM= 4999.0M)
Extracted 80.0006% (CPU Time= 0:00:13.8  MEM= 4999.0M)
Extracted 90.0006% (CPU Time= 0:00:14.6  MEM= 4999.0M)
Extracted 100% (CPU Time= 0:00:18.9  MEM= 4999.0M)
Number of Extracted Resistors     : 569102
Number of Extracted Ground Cap.   : 574476
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:21.3  Real Time: 0:00:21.0  MEM: 4974.980M)
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 1:03:41.9/0:54:03.6 (1.2), mem = 4957.3M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (2 T). (MEM=1541.69)
*** Calculating scaling factor for MIN_TIMING libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
AAE_INFO: 2 threads acquired from CTE.
Total number of fetched objects 39602
End delay calculation. (MEM=1588.42 CPU=0:00:21.4 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1588.42 CPU=0:00:24.0 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:27.9 real=0:00:16.0 totSessionCpu=1:04:15 mem=4815.0M)

Active hold views:
 Best_CASE
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (HoldAware) cpu=0:00:34.3 real=0:00:20.0 totSessionCpu=1:04:16 mem=4831.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (2 T). (MEM=1507.19)
*** Calculating scaling factor for MAX_TIMING libraries using the default operating condition of each library.
Total number of fetched objects 39602
End delay calculation. (MEM=1555.3 CPU=0:00:22.1 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=1555.3 CPU=0:00:23.8 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:40.6 real=0:00:24.0 totSessionCpu=1:05:04 mem=4831.0M)

OptSummary:

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1141 (1141)    |    -59     |   1141 (1141)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.110%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:01:23.9/0:00:50.9 (1.6), totSession cpu/real = 1:05:05.8/0:54:54.5 (1.2), mem = 4861.5M
**optDesign ... cpu = 0:02:05, real = 0:02:21, mem = 1508.0M, totSessionCpu=1:05:06 **
OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
OPTC: view 50.0 [ 0.0500 ]
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 1:05:14.7/0:55:00.0 (1.2), mem = 4861.5M
Running CCOpt-PRO on entire clock network
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59337 (unrouted=25205, trialRouted=0, noStatus=0, routed=34132, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25141, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel low                           # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.3)
[PSP]    Load db... (mem=4.3M)
[PSP]    Read data from FE... (mem=4.3M)
[PSP]    Done Read data from FE (cpu=0.147s, mem=4.3M)

[PSP]    Done Load db (cpu=0.147s, mem=4.3M)

[PSP]    Constructing placeable region... (mem=4.3M)
[PSP]    Compute region effective width... (mem=4.3M)
[PSP]    Done Compute region effective width (cpu=0.001s, mem=4.3M)

[PSP]    Done Constructing placeable region (cpu=0.028s, mem=4.3M)

  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        delay_cells is set for at least one object
        inverter_cells is set for at least one object
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        last_virtual_delay_scaling_factor is set for at least one object
        pro_enable_post_commit_delay_update: 1 (default: false)
        use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Library trimming buffers in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
    Library trimming was not able to trim any cells:
    sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
    Library trimming inverters in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
    Library trimming was not able to trim any cells:
    sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1
      Inverters:   sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1
      Delay buffers: sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd2_1
      Unblocked area available for placement of any clock cells in power_domain auto-default: 1090935.216um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner MAX_DEALY:setup, late and power domain auto-default:
      Slew time target (leaf):    0.166ns
      Slew time target (trunk):   0.166ns
      Slew time target (top):     0.167ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.106ns
      Buffer max distance: 1360.548um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1360.548um, saturatedSlew=0.146ns, speed=6537.953um per ns, cellArea=33.340um^2 per 1000um}
      Inverter  : {lib_cell:sg13g2_inv_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1078.884um, saturatedSlew=0.139ns, speed=8148.671um per ns, cellArea=31.953um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin clk[0]
      Total number of sinks:       80
      Delay constrained sinks:     80
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DEALY:setup.late:
      Skew target:                 0.106ns
    Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
     Created from constraint modes: {[CONSTRAINTS]}
      Sources:                     pin prog_clk[0]
      Total number of sinks:       5317
      Delay constrained sinks:     5317
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner MAX_DEALY:setup.late:
      Skew target:                 0.106ns
    Primary reporting skew groups are:
    skew_group prog_clk[0]/CONSTRAINTS with 5317 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    MAX_DEALY:setup.late
    
    Cap constraints are active in the following delay corners:
    
    MAX_DEALY:setup.late
    
    Transition constraint summary:
    
    -------------------------------------------------------------------------------------------
    Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
    -------------------------------------------------------------------------------------------
    MAX_DEALY:setup.late (primary)         -            -              -                -
                  -                      0.166         5401      auto computed    all
    -------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ------------------------------------------------------------------------------------------------------
    Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
    ------------------------------------------------------------------------------------------------------
    MAX_DEALY:setup.late (primary)        -            -                    -                      -
                  -                     0.600          2        library_or_sdc_constraint    all
    ------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
    Have 2 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      1
        101          1000                      0
       1001         10000                      1
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ------------------------
    Net name       Fanout ()
    ------------------------
    prog_clk[0]      5317
    clk[0]             80
    ------------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:05.6 real=0:00:06.1)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.166ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.100ns, 0 <= 0.133ns, 0 <= 0.149ns, 0 <= 0.158ns, 0 <= 0.166ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.2)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
      misc counts      : r=2, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.166ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.100ns, 0 <= 0.133ns, 0 <= 0.149ns, 0 <= 0.158ns, 0 <= 0.166ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.106]
      skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.106]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.1)
  Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
  Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
    misc counts      : r=2, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.166ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.100ns, 0 <= 0.133ns, 0 <= 0.149ns, 0 <= 0.158ns, 0 <= 0.166ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.106], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.106], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
PRO done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59337 (unrouted=25205, trialRouted=0, noStatus=0, routed=34132, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25141, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:08.1 real=0:00:09.4)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.2)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:08.7/0:00:10.2 (0.8), totSession cpu/real = 1:05:23.3/0:55:10.2 (1.2), mem = 5045.5M
**INFO: Start fixing DRV (Mem = 5045.50M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:05:23.8/0:55:10.9 (1.2), mem = 5045.5M
Info: 71 io nets excluded
Info: 2 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
**INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 0.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|  1141|  1141|     0|     0|     0.24|     0.00|       0|       0|       0| 59.11%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|  1141|  1141|     0|     0|     0.24|     0.00|       0|       0|       0| 59.11%| 0:00:01.0|  5061.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=5061.5M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:05.4/0:00:05.0 (1.1), totSession cpu/real = 1:05:29.1/0:55:15.9 (1.2), mem = 5045.5M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 5045.50M).

OptSummary:

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.09min real=0.08min mem=5045.5M)
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1141 (1141)    |    -59     |   1141 (1141)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.110%
------------------------------------------------------------------
**optDesign ... cpu = 0:02:30, real = 0:02:44, mem = 1589.9M, totSessionCpu=1:05:31 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:32, real = 0:02:46, mem = 1590.6M, totSessionCpu=1:05:32 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5045.50M, totSessionCpu=1:05:33).
**optDesign ... cpu = 0:02:33, real = 0:02:47, mem = 1590.8M, totSessionCpu=1:05:33 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:05:35 mem=5045.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 5013.5MB
Summary Report:
Instances move: 0 (out of 34064 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 5013.5MB
*** Finished refinePlace (1:05:38 mem=5013.5M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 59339.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(59333) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.239 ns

Start Layer Assignment ...
WNS(0.239ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 59339.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

OptSummary:

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1141 (1141)    |    -59     |   1141 (1141)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.110%
------------------------------------------------------------------
**optDesign ... cpu = 0:02:42, real = 0:02:54, mem = 1594.5M, totSessionCpu=1:05:42 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false, user setting
-route_with_timing_driven false           # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 1:05:42.5/0:55:29.2 (1.2), mem = 5045.5M

globalDetailRoute

#Start globalDetailRoute on Mon Jun 23 22:34:05 2025
#
#NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Total number of trivial nets (e.g. < 2 pins) = 25205 (skipped).
#Total number of routable nets = 34134.
#Total number of nets in the design = 59339.
#34134 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 2 threads.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Start routing data preparation on Mon Jun 23 22:34:10 2025
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
# Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=5(Metal5)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1587.88 (MB), peak = 2031.16 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1597.41 (MB), peak = 2031.16 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
#
#Finished routing data preparation on Mon Jun 23 22:34:24 2025
#
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 14.87 (MB)
#Total memory = 1597.41 (MB)
#Peak memory = 2031.16 (MB)
#
#
#Start global routing on Mon Jun 23 22:34:24 2025
#
#
#Start global routing initialization on Mon Jun 23 22:34:24 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:16
#Increased memory = 14.88 (MB)
#Total memory = 1597.41 (MB)
#Peak memory = 2031.16 (MB)
#Using multithreading with 2 threads.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1607.43 (MB), peak = 2031.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+-------+
#  Layer           | Length(um)|   Vias|
#------------------+-----------+-------+
#  GatPoly ( 0H)   |          0|      0|
#  Metal1 ( 1V)    |      34877| 109774|
#  Metal2 ( 2H)    |     451851|  85639|
#  Metal3 ( 3V)    |     477670|  11394|
#  Metal4 ( 4H)    |     210376|   2077|
#  Metal5 ( 5V)    |      78360|      0|
#  TopMetal1 ( 6H) |          0|      0|
#  TopMetal2 ( 7V) |          0|      0|
#------------------+-----------+-------+
#  Total           |    1253133| 208884|
#------------------+-----------+-------+
#
# Total half perimeter of net bounding box: 982860 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Cpu time = 00:00:17
#Elapsed time = 00:00:11
#Increased memory = 92.71 (MB)
#Total memory = 1690.13 (MB)
#Peak memory = 2031.16 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#cpu time = 00:00:12, elapsed time = 00:00:07, memory = 1739.66 (MB), peak = 2031.16 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+-------+
#  Layer           | Length(um)|   Vias|
#------------------+-----------+-------+
#  GatPoly ( 0H)   |          0|      0|
#  Metal1 ( 1V)    |      34877| 109774|
#  Metal2 ( 2H)    |     451851|  85639|
#  Metal3 ( 3V)    |     477670|  11394|
#  Metal4 ( 4H)    |     210376|   2077|
#  Metal5 ( 5V)    |      78360|      0|
#  TopMetal1 ( 6H) |          0|      0|
#  TopMetal2 ( 7V) |          0|      0|
#------------------+-----------+-------+
#  Total           |    1253133| 208884|
#------------------+-----------+-------+
#
# Total half perimeter of net bounding box: 982860 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+-------+
#  Layer           | Length(um)|   Vias|
#------------------+-----------+-------+
#  GatPoly ( 0H)   |          0|      0|
#  Metal1 ( 1V)    |      34877| 109774|
#  Metal2 ( 2H)    |     451851|  85639|
#  Metal3 ( 3V)    |     477670|  11394|
#  Metal4 ( 4H)    |     210376|   2077|
#  Metal5 ( 5V)    |      78360|      0|
#  TopMetal1 ( 6H) |          0|      0|
#  TopMetal2 ( 7V) |          0|      0|
#------------------+-----------+-------+
#  Total           |    1253133| 208884|
#------------------+-----------+-------+
#
# Total half perimeter of net bounding box: 982860 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Start Post Route wire spreading..
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Jun 23 22:34:53 2025
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Start Post Route Wire Spread.
#Done with 2135 horizontal wires in 17 hboxes and 1735 vertical wires in 17 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+-------+
#  Layer           | Length(um)|   Vias|
#------------------+-----------+-------+
#  GatPoly ( 0H)   |          0|      0|
#  Metal1 ( 1V)    |      34877| 109774|
#  Metal2 ( 2H)    |     452271|  85639|
#  Metal3 ( 3V)    |     478446|  11394|
#  Metal4 ( 4H)    |     210529|   2077|
#  Metal5 ( 5V)    |      78362|      0|
#  TopMetal1 ( 6H) |          0|      0|
#  TopMetal2 ( 7V) |          0|      0|
#------------------+-----------+-------+
#  Total           |    1254485| 208884|
#------------------+-----------+-------+
#
# Total half perimeter of net bounding box: 982860 um.
#   number of violations = 0
#cpu time = 00:00:19, elapsed time = 00:00:12, memory = 1737.21 (MB), peak = 2031.16 (MB)
#CELL_VIEW fpga_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#------------------+-----------+-------+
#  Layer           | Length(um)|   Vias|
#------------------+-----------+-------+
#  GatPoly ( 0H)   |          0|      0|
#  Metal1 ( 1V)    |      34877| 109774|
#  Metal2 ( 2H)    |     452271|  85639|
#  Metal3 ( 3V)    |     478446|  11394|
#  Metal4 ( 4H)    |     210529|   2077|
#  Metal5 ( 5V)    |      78362|      0|
#  TopMetal1 ( 6H) |          0|      0|
#  TopMetal2 ( 7V) |          0|      0|
#------------------+-----------+-------+
#  Total           |    1254485| 208884|
#------------------+-----------+-------+
#
# Total half perimeter of net bounding box: 982860 um.
#detailRoute Statistics:
#Cpu time = 00:01:03
#Elapsed time = 00:00:38
#Increased memory = 139.80 (MB)
#Total memory = 1737.21 (MB)
#Peak memory = 2031.16 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:28
#Elapsed time = 00:01:01
#Increased memory = 121.84 (MB)
#Total memory = 1720.43 (MB)
#Peak memory = 2031.16 (MB)
#Number of warnings = 83
#Total number of warnings = 240
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jun 23 22:35:06 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:06|     00:00:04|         1.3|
#  DB Export                 | 00:00:02|     00:00:02|         1.4|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:15|     00:00:15|         1.0|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:00:16|     00:00:10|         1.6|
#  Antenna Fixing            | 00:00:24|     00:00:14|         1.8|
#  Post Route Wire Spreading | 00:00:19|     00:00:12|         1.7|
#  Entire Command            | 00:01:28|     00:01:01|         1.4|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:01:28.0/0:01:01.0 (1.4), totSession cpu/real = 1:07:10.5/0:56:30.2 (1.2), mem = 5045.5M
**optDesign ... cpu = 0:04:10, real = 0:03:58, mem = 1645.0M, totSessionCpu=1:07:11 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #5 PostEcoSummary
Extraction called for design 'fpga_top' of instances=34148 and nets=59339 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_5935_6147dfca-9a75-4aad-9c64-aa45e95e4bd1_exotic-rhel_exotic_clxDCa/fpga_top_5935_6147dfca-9a75-4aad-9c64-aa45e95e4bd1_JkKJEV.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5045.5M)
Extracted 10.0005% (CPU Time= 0:00:03.4  MEM= 5085.5M)
Extracted 20.0005% (CPU Time= 0:00:07.7  MEM= 5085.5M)
Extracted 30.0004% (CPU Time= 0:00:08.0  MEM= 5085.5M)
Extracted 40.0004% (CPU Time= 0:00:08.5  MEM= 5085.5M)
Extracted 50.0006% (CPU Time= 0:00:09.8  MEM= 5085.5M)
Extracted 60.0005% (CPU Time= 0:00:14.1  MEM= 5085.5M)
Extracted 70.0005% (CPU Time= 0:00:14.5  MEM= 5085.5M)
Extracted 80.0004% (CPU Time= 0:00:14.9  MEM= 5085.5M)
Extracted 90.0004% (CPU Time= 0:00:15.9  MEM= 5085.5M)
Extracted 100% (CPU Time= 0:00:20.3  MEM= 5085.5M)
Number of Extracted Resistors     : 576380
Number of Extracted Ground Cap.   : 581754
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:22.6  Real Time: 0:00:23.0  MEM: 5045.504M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (2 T). (MEM=1671.77)
Initializing multi-corner resistance tables ...
AAE_INFO: 2 threads acquired from CTE.
Total number of fetched objects 39602
End delay calculation. (MEM=1728.97 CPU=0:00:21.2 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1728.97 CPU=0:00:23.8 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:35.9 real=0:00:21.0 totSessionCpu=1:08:10 mem=4980.9M)

OptSummary:

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1141 (1141)    |    -59     |   1141 (1141)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.110%
------------------------------------------------------------------
**optDesign ... cpu = 0:05:11, real = 0:04:43, mem = 1585.6M, totSessionCpu=1:08:11 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.1)
**INFO: flowCheckPoint #7 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:21, real = 0:04:50, mem = 1589.7M, totSessionCpu=1:08:22 **

OptSummary:

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1141 (1141)    |    -59     |   1141 (1141)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.110%
------------------------------------------------------------------
Begin: Collecting metrics
 -------------------------------------------------------------------------------------- 
| Snapshot           | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                    | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary    | 0.000 |   0 |       59.11 | 0:00:51  |        4862 |    0 |   0 |
| ccopt_pro          |       |     |             | 0:00:10  |        5046 |      |     |
| route_type_fixing  |       |     |             | 0:00:02  |        5030 |      |     |
| pre_route_summary  | 0.000 |   0 |       59.11 | 0:00:02  |        5046 |    0 |   0 |
| eco_route          |       |     |             | 0:01:04  |        5046 |      |     |
| post_route_summary | 0.000 |   0 |       59.11 | 0:00:22  |        4997 |    0 |   0 |
| final_summary      | 0.000 |   0 |       59.11 | 0:00:21  |        4997 |    0 |   0 |
 -------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:05:34, real = 0:05:11, mem = 1592.5M, totSessionCpu=1:08:35 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute
Info: final physical memory for 3 CRR processes is 783.08MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
WARNING   IMPSP-105            2  'setPlaceMode -maxRouteLayer' will becom...
WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
WARNING   IMPOPT-7139          1  'setExtractRCMode -coupled false' has be...
WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRDR-157            20  In option '%s %s', %s is invalid and wil...
WARNING   NRGR-8               1  Clock net %s bottom preferred routing la...
WARNING   NRGR-22              1  Design is already detail routed.         
WARNING   NRIF-67             20  In option '%s %s', %s is an unknown type...
WARNING   NRIF-68             20  Option '%s %s' did not specify a correct...
WARNING   NRIF-79             20  Wrong option value for %s <%s>, reset to...
*** Message Summary: 94 warning(s), 0 error(s)

*** optDesign #2 [finish] () : cpu/real = 0:05:35.2/0:05:28.1 (1.0), totSession cpu/real = 1:08:35.7/0:58:01.0 (1.2), mem = 4996.9M
<CMD> saveNetlist pnr_outputs/post_layout_fabric.v
** NOTE: Created directory path 'pnr_outputs' for file 'pnr_outputs/post_layout_fabric.v'.
Writing Netlist "pnr_outputs/post_layout_fabric.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf  -ideal_clock_network pnr_outputs/post_layout_fabric.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (2 T). (MEM=1582.3)
Total number of fetched objects 39602
Total number of fetched objects 39602
End delay calculation. (MEM=1639.62 CPU=0:00:41.8 REAL=0:00:23.0)
End delay calculation (fullDC). (MEM=1639.62 CPU=0:00:44.5 REAL=0:00:25.0)
<CMD> rcOut -spef pnr_outputs/fabric_RC_BEST.spef -rc_corner RC_BEST
RC Out has the following PVT Info:
   RC:RC_BEST, Operating temperature 40 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:04.6  MEM= 4979.2M)
<CMD> rcOut -spef pnr_outputs/fabric_RC_WORST.spef -rc_corner RC_WORST
RC Out has the following PVT Info:
   RC:RC_WORST, Operating temperature 125 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:03.9  MEM= 4979.2M)
<CMD> setDrawView place
<CMD> setDrawView place
<CMD> is_innovus_plus
<CMD> dumpToGIF fabric
