ARM_SMMU_CB_FSR,VAR_0
ARM_SMMU_FEAT_EXIDS,VAR_1
ARM_SMMU_FEAT_VMID16,VAR_2
ARM_SMMU_GR0_TLBIALLH,VAR_3
ARM_SMMU_GR0_TLBIALLNSNH,VAR_4
ARM_SMMU_GR0_sCR0,VAR_5
ARM_SMMU_GR0_sGFSR,VAR_6
FSR_FAULT,VAR_7
QCOM_DUMMY_VAL,VAR_8
arm_smmu_cb_write,FUNC_0
arm_smmu_gr0_read,FUNC_1
arm_smmu_gr0_write,FUNC_2
arm_smmu_tlb_sync_global,FUNC_3
arm_smmu_write_context_bank,FUNC_4
arm_smmu_write_sme,FUNC_5
disable_bypass,VAR_9
sCR0_BSU,VAR_10
sCR0_CLIENTPD,VAR_11
sCR0_EXIDENABLE,VAR_12
sCR0_FB,VAR_13
sCR0_GCFGFIE,VAR_14
sCR0_GCFGFRE,VAR_15
sCR0_GFIE,VAR_16
sCR0_GFRE,VAR_17
sCR0_PTM,VAR_18
sCR0_USFCFG,VAR_19
sCR0_VMID16EN,VAR_20
sCR0_VMIDPNE,VAR_21
stub1,FUNC_6
arm_smmu_device_reset,FUNC_7
smmu,VAR_22
i,VAR_23
reg,VAR_24
