$date
	Wed Nov 11 20:04:05 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module nor2_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#35
0!
1"
#55
0"
1#
#75
1"
#95
1!
0"
0#
#115
