{"vcs1":{"timestamp_begin":1741697077.160555838, "rt":6.44, "ut":6.11, "st":0.26}}
{"vcselab":{"timestamp_begin":1741697083.682867976, "rt":0.28, "ut":0.18, "st":0.10}}
{"link":{"timestamp_begin":1741697084.022489121, "rt":0.29, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741697076.850098249}
{"VCS_COMP_START_TIME": 1741697076.850098249}
{"VCS_COMP_END_TIME": 1741697084.381974173}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379328}}
{"vcselab": {"peak_mem": 174724}}
