
---------- Begin Simulation Statistics ----------
host_inst_rate                                 165478                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406212                       # Number of bytes of host memory used
host_seconds                                   120.86                       # Real time elapsed on the host
host_tick_rate                              407929024                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000009                       # Number of instructions simulated
sim_seconds                                  0.049303                       # Number of seconds simulated
sim_ticks                                 49303296000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7232738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 44485.731015                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 37120.670550                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6183224                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    46688397500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.145106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1049514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            455702                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  22042662500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593811                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 77259.622830                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 75702.754291                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                840768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   31219918249                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.324608                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              404091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           155687                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  18804866977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 53671.325036                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.638072                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           81351                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4366215963                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8477597                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 53596.620642                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 48500.121082                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7023992                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     77908315749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.171464                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1453605                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             611389                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  40847529477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099346                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997075                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.004681                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8477597                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 53596.620642                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 48500.121082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7023992                       # number of overall hits
system.cpu.dcache.overall_miss_latency    77908315749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.171464                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1453605                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            611389                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  40847529477                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099346                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592799                       # number of replacements
system.cpu.dcache.sampled_refs                 593823                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.004681                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7504778                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501368796000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13039307                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 66805.223881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 64952.229299                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13038637                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       44759500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  670                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     40790000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        42800                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20696.249206                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       214000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13039307                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 66805.223881                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 64952.229299                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13038637                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        44759500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   670                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 40                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     40790000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.713239                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            365.178206                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13039307                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 66805.223881                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 64952.229299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13038637                       # number of overall hits
system.cpu.icache.overall_miss_latency       44759500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  670                       # number of overall misses
system.cpu.icache.overall_mshr_hits                40                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     40790000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                365.178206                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13038637                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           547600560000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 74544.879690                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     35692386575                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                478804                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594442                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       90886.374249                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  77232.431546                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         403847                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            17322488500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.320628                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       190595                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     10653                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       13897126500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.302702                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  179939                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    74668.724505                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 59136.358484                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         18547188486                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    14689057493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.990291                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594453                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        90885.171506                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   77231.053070                       # average overall mshr miss latency
system.l2.demand_hits                          403847                       # number of demand (read+write) hits
system.l2.demand_miss_latency             17323259000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.320641                       # miss rate for demand accesses
system.l2.demand_misses                        190606                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      10653                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        13897728000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.302715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   179950                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.472852                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.261783                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7747.199855                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4289.045178                       # Average occupied blocks per context
system.l2.overall_accesses                     594453                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       90885.171506                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  75278.654209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         403847                       # number of overall hits
system.l2.overall_miss_latency            17323259000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.320641                       # miss rate for overall accesses
system.l2.overall_misses                       190606                       # number of overall misses
system.l2.overall_mshr_hits                     10653                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       49590114575                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.108168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  658754                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.843084                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        403672                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       280408                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             898                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       815282                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           501606                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        32304                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         642309                       # number of replacements
system.l2.sampled_refs                         658693                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12036.245033                       # Cycle average of tags in use
system.l2.total_refs                           652298                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   548647790000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 77772089                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         108740                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       149275                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        13153                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       189797                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         203024                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       703172                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16939972                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.592669                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.840566                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     14855197     87.69%     87.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       290873      1.72%     89.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       258327      1.52%     90.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       290540      1.72%     92.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       217429      1.28%     93.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       145290      0.86%     94.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       114900      0.68%     95.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        64244      0.38%     95.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       703172      4.15%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16939972                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039797                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597949                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152952                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        13150                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039797                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8297273                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.083449                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.083449                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6821963                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        13220                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30051513                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6028461                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4027210                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1359679                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        62337                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6758025                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6727956                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30069                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6113250                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6083204                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30046                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        644775                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            644752                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            203024                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3019176                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7142683                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       286201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30306732                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        799185                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009745                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3019176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       108744                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.454642                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18299651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.656137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.162093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14176154     77.47%     77.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          54677      0.30%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         107611      0.59%     78.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          64794      0.35%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         166555      0.91%     79.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          59766      0.33%     79.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         152098      0.83%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         179155      0.98%     81.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3338841     18.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18299651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2534851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         157521                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41799                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.672277                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6868071                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           644775                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6613503                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11482393                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.844599                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5585758                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.551124                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11515586                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        17395                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3880790                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7320231                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      3006606                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       791962                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18428424                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6223296                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1860434                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14006553                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        38852                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2286                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1359679                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        86634                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2484159                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1970                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         2534                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3722274                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       236959                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2534                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         9576                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.479973                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.479973                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       899216      5.67%      5.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8173      0.05%      5.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4469427     28.17%     33.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3252076     20.50%     54.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6572997     41.43%     95.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       665104      4.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15866993                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       180229                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.011359                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           22      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1244      0.69%      0.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        92255     51.19%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        84795     47.05%     98.94% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1913      1.06%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18299651                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.867065                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.515366                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11896347     65.01%     65.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2175615     11.89%     76.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1759818      9.62%     86.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1126325      6.15%     92.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       639058      3.49%     96.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       248182      1.36%     97.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       252647      1.38%     98.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       133529      0.73%     99.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        68130      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18299651                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.761573                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18386625                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15866993                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8386155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1204145                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7150404                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3019188                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3019176                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       325659                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        80355                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7320231                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       791962                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               20834502                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      5806212                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193395                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       101042                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6512909                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       940931                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        20102                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42316209                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27125257                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25679542                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3576617                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1359679                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1044233                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16486115                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2699865                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 47503                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
