

================================================================
== Vivado HLS Report for 'poly_R2_inv'
================================================================
* Date:           Tue Aug 25 12:30:48 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.341|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  14795853|  14795853|  14795853|  14795853|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       676|       676|         1|          -|          -|   676|    no    |
        |- Loop 2     |       677|       677|         1|          -|          -|   677|    no    |
        |- Loop 3     |      1354|      1354|         2|          -|          -|   677|    no    |
        |- Loop 4     |       677|       677|         1|          -|          -|   677|    no    |
        |- Loop 5     |  14642138|  14642138|     10838|          -|          -|  1351|    no    |
        | + Loop 5.1  |      1354|      1354|         2|          -|          -|   677|    no    |
        | + Loop 5.2  |      1354|      1354|         2|          -|          -|   677|    no    |
        | + Loop 5.3  |      2708|      2708|         4|          -|          -|   677|    no    |
        | + Loop 5.4  |      2708|      2708|         4|          -|          -|   677|    no    |
        | + Loop 5.5  |      1352|      1352|         2|          -|          -|   676|    no    |
        | + Loop 5.6  |      1352|      1352|         2|          -|          -|   676|    no    |
        |- Loop 6     |      1354|      1354|         2|          -|          -|   677|    no    |
        |- Loop 7     |    148970|    148970|     14897|          -|          -|    10|    no    |
        | + Loop 7.1  |     10832|     10832|        16|          -|          -|   677|    no    |
        | + Loop 7.2  |      4062|      4062|         3|          -|          -|  1354|    no    |
        +-------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond9)
	3  / (exitcond9)
3 --> 
	3  / (!exitcond8)
	4  / (exitcond8)
4 --> 
	5  / (!exitcond7)
	6  / (exitcond7)
5 --> 
	4  / true
6 --> 
	6  / (!exitcond6)
	7  / (exitcond6)
7 --> 
	8  / (!exitcond5)
	27  / (exitcond5)
8 --> 
	9  / true
9 --> 
	10  / (!exitcond_i5)
	11  / (exitcond_i5)
10 --> 
	9  / true
11 --> 
	12  / (!exitcond_i9)
	13  / (exitcond_i9)
12 --> 
	11  / true
13 --> 
	14  / (!exitcond4)
	17  / (exitcond4)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	13  / true
17 --> 
	18  / (!exitcond3)
	21  / (exitcond3)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	17  / true
21 --> 
	22  / (!exitcond_i)
	23  / (exitcond_i)
22 --> 
	21  / true
23 --> 
	24  / true
24 --> 
	25  / (!exitcond_i3)
	26  / (exitcond_i3)
25 --> 
	24  / true
26 --> 
	7  / true
27 --> 
	28  / (!exitcond2)
	29  / (exitcond2)
28 --> 
	27  / true
29 --> 
	30  / (!exitcond1)
30 --> 
	31  / (!exitcond)
	46  / (exitcond)
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	30  / true
46 --> 
	47  / (!exitcond_i8)
	29  / (exitcond_i8)
47 --> 
	48  / true
48 --> 
	46  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 49 [1/1] (2.77ns)   --->   "%b_coeffs = alloca [677 x i16], align 2" [poly.c:219]   --->   Operation 49 'alloca' 'b_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_1 : Operation 50 [1/1] (2.77ns)   --->   "%f_coeffs = alloca [677 x i16], align 2" [poly.c:219]   --->   Operation 50 'alloca' 'f_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_1 : Operation 51 [1/1] (2.77ns)   --->   "%g_coeffs = alloca [677 x i16], align 2" [poly.c:219]   --->   Operation 51 'alloca' 'g_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "br label %1" [poly.c:224]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i = phi i10 [ 1, %0 ], [ %i_25, %2 ]"   --->   Operation 53 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.43ns)   --->   "%exitcond9 = icmp eq i10 %i, -347" [poly.c:224]   --->   Operation 54 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %3, label %2" [poly.c:224]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = zext i10 %i to i64" [poly.c:225]   --->   Operation 57 'zext' 'tmp' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%b_coeffs_addr_4 = getelementptr [677 x i16]* %b_coeffs, i64 0, i64 %tmp" [poly.c:225]   --->   Operation 58 'getelementptr' 'b_coeffs_addr_4' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.77ns)   --->   "store i16 0, i16* %b_coeffs_addr_4, align 2" [poly.c:225]   --->   Operation 59 'store' <Predicate = (!exitcond9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_2 : Operation 60 [1/1] (1.74ns)   --->   "%i_25 = add i10 %i, 1" [poly.c:224]   --->   Operation 60 'add' 'i_25' <Predicate = (!exitcond9)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %1" [poly.c:224]   --->   Operation 61 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [677 x i16]* %b_coeffs, i64 0, i64 0" [poly.c:226]   --->   Operation 62 'getelementptr' 'b_coeffs_addr' <Predicate = (exitcond9)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.77ns)   --->   "store i16 1, i16* %b_coeffs_addr, align 2" [poly.c:226]   --->   Operation 63 'store' <Predicate = (exitcond9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_2 : Operation 64 [1/1] (1.35ns)   --->   "br label %4" [poly.c:229]   --->   Operation 64 'br' <Predicate = (exitcond9)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ 0, %3 ], [ %i_26, %5 ]"   --->   Operation 65 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.43ns)   --->   "%exitcond8 = icmp eq i10 %i_1, -347" [poly.c:229]   --->   Operation 66 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 67 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.74ns)   --->   "%i_26 = add i10 %i_1, 1" [poly.c:229]   --->   Operation 68 'add' 'i_26' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader14.preheader, label %5" [poly.c:229]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i_1 to i64" [poly.c:230]   --->   Operation 70 'zext' 'tmp_s' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_s" [poly.c:230]   --->   Operation 71 'getelementptr' 'r_coeffs_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr, i16 0, i2 -1)" [poly.c:230]   --->   Operation 72 'store' <Predicate = (!exitcond8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %4" [poly.c:229]   --->   Operation 73 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.35ns)   --->   "br label %.preheader14" [poly.c:233]   --->   Operation 74 'br' <Predicate = (exitcond8)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ %i_27, %6 ], [ 0, %.preheader14.preheader ]"   --->   Operation 75 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.43ns)   --->   "%exitcond7 = icmp eq i10 %i_2, -347" [poly.c:233]   --->   Operation 76 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 77 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.74ns)   --->   "%i_27 = add i10 %i_2, 1" [poly.c:233]   --->   Operation 78 'add' 'i_27' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader13.preheader, label %6" [poly.c:233]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_215 = zext i10 %i_2 to i64" [poly.c:234]   --->   Operation 80 'zext' 'tmp_215' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 %tmp_215" [poly.c:234]   --->   Operation 81 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:234]   --->   Operation 82 'load' 'a_coeffs_load' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 83 [1/1] (1.35ns)   --->   "br label %.preheader13" [poly.c:237]   --->   Operation 83 'br' <Predicate = (exitcond7)> <Delay = 1.35>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 84 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:234]   --->   Operation 84 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_271 = trunc i16 %a_coeffs_load to i1" [poly.c:234]   --->   Operation 85 'trunc' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_308_cast = zext i1 %tmp_271 to i16" [poly.c:234]   --->   Operation 86 'zext' 'tmp_308_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %tmp_215" [poly.c:234]   --->   Operation 87 'getelementptr' 'temp_r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.77ns)   --->   "store i16 %tmp_308_cast, i16* %temp_r_coeffs_addr, align 2" [poly.c:234]   --->   Operation 88 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader14" [poly.c:233]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%i_3 = phi i10 [ %i_28, %7 ], [ 0, %.preheader13.preheader ]"   --->   Operation 90 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.43ns)   --->   "%exitcond6 = icmp eq i10 %i_3, -347" [poly.c:237]   --->   Operation 91 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 92 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.74ns)   --->   "%i_28 = add i10 %i_3, 1" [poly.c:237]   --->   Operation 93 'add' 'i_28' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader12.preheader, label %7" [poly.c:237]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_216 = zext i10 %i_3 to i64" [poly.c:238]   --->   Operation 95 'zext' 'tmp_216' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%g_coeffs_addr = getelementptr [677 x i16]* %g_coeffs, i64 0, i64 %tmp_216" [poly.c:238]   --->   Operation 96 'getelementptr' 'g_coeffs_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (2.77ns)   --->   "store i16 1, i16* %g_coeffs_addr, align 2" [poly.c:238]   --->   Operation 97 'store' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader13" [poly.c:237]   --->   Operation 98 'br' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_4 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 0" [poly.c:242]   --->   Operation 99 'getelementptr' 'temp_r_coeffs_addr_4' <Predicate = (exitcond6)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_6 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 676" [poly.c:195->poly.c:254]   --->   Operation 100 'getelementptr' 'temp_r_coeffs_addr_6' <Predicate = (exitcond6)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%r_coeffs_addr_5 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 0" [poly.c:204->poly.c:255]   --->   Operation 101 'getelementptr' 'r_coeffs_addr_5' <Predicate = (exitcond6)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.35ns)   --->   "br label %.preheader12" [poly.c:240]   --->   Operation 102 'br' <Predicate = (exitcond6)> <Delay = 1.35>

State 7 <SV = 5> <Delay = 3.52>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%degf = phi i16 [ %degf_4, %poly_mulx.exit ], [ 676, %.preheader12.preheader ]"   --->   Operation 103 'phi' 'degf' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%k = phi i11 [ %k_7, %poly_mulx.exit ], [ 0, %.preheader12.preheader ]"   --->   Operation 104 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%j = phi i11 [ %j_7, %poly_mulx.exit ], [ 0, %.preheader12.preheader ]"   --->   Operation 105 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%degg = phi i16 [ %degg_2, %poly_mulx.exit ], [ 676, %.preheader12.preheader ]"   --->   Operation 106 'phi' 'degg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%done = phi i1 [ %tmp_332, %poly_mulx.exit ], [ true, %.preheader12.preheader ]" [poly.c:243]   --->   Operation 107 'phi' 'done' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.52ns)   --->   "%exitcond5 = icmp eq i11 %j, -697" [poly.c:240]   --->   Operation 108 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1351, i64 1351, i64 1351)"   --->   Operation 109 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.76ns)   --->   "%j_7 = add i11 %j, 1" [poly.c:240]   --->   Operation 110 'add' 'j_7' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %20, label %8" [poly.c:240]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_4, align 2" [poly.c:242]   --->   Operation 112 'load' 'temp_r_coeffs_load' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node k_6)   --->   "%k_cast = zext i11 %k to i12" [poly.c:240]   --->   Operation 113 'zext' 'k_cast' <Predicate = (exitcond5)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.76ns)   --->   "%tmp_217 = sub i11 676, %k" [poly.c:262]   --->   Operation 114 'sub' 'tmp_217' <Predicate = (exitcond5)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node k_6)   --->   "%tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_217, i32 10)" [poly.c:262]   --->   Operation 115 'bitselect' 'tmp_272' <Predicate = (exitcond5)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node k_6)   --->   "%tmp_315_cast_cast = select i1 %tmp_272, i12 677, i12 0" [poly.c:262]   --->   Operation 116 'select' 'tmp_315_cast_cast' <Predicate = (exitcond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (1.76ns) (out node of the LUT)   --->   "%k_6 = sub i12 %k_cast, %tmp_315_cast_cast" [poly.c:262]   --->   Operation 117 'sub' 'k_6' <Predicate = (exitcond5)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%k_6_cast_cast = sext i12 %k_6 to i30" [poly.c:262]   --->   Operation 118 'sext' 'k_6_cast_cast' <Predicate = (exitcond5)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.35ns)   --->   "br label %21" [poly.c:268]   --->   Operation 119 'br' <Predicate = (exitcond5)> <Delay = 1.35>

State 8 <SV = 6> <Delay = 3.58>
ST_8 : Operation 120 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_4, align 2" [poly.c:242]   --->   Operation 120 'load' 'temp_r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_273 = trunc i16 %temp_r_coeffs_load to i1" [poly.c:242]   --->   Operation 121 'trunc' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%s_assign_cast = zext i1 %done to i11" [poly.c:243]   --->   Operation 122 'zext' 's_assign_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_318_cast = zext i16 %degf to i17" [poly.c:243]   --->   Operation 123 'zext' 'tmp_318_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_319_cast = zext i16 %degg to i17" [poly.c:243]   --->   Operation 124 'zext' 'tmp_319_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (1.84ns)   --->   "%tmp_218 = sub i17 %tmp_318_cast, %tmp_319_cast" [poly.c:243]   --->   Operation 125 'sub' 'tmp_218' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_218, i32 15)" [poly.c:243]   --->   Operation 126 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_67 = zext i1 %done to i16" [poly.c:243]   --->   Operation 127 'zext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_cast)   --->   "%tmp21 = and i1 %tmp_273, %done" [poly.c:243]   --->   Operation 128 'and' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_cast)   --->   "%swap = and i1 %tmp21, %tmp_274" [poly.c:243]   --->   Operation 129 'and' 'swap' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_i3_cast = select i1 %swap, i16 -1, i16 0" [poly.c:183->poly.c:245]   --->   Operation 130 'select' 'tmp_i3_cast' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (1.35ns)   --->   "br label %9" [poly.c:181->poly.c:245]   --->   Operation 131 'br' <Predicate = true> <Delay = 1.35>

State 9 <SV = 7> <Delay = 2.77>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%i_i4 = phi i10 [ 0, %8 ], [ %i_20, %10 ]"   --->   Operation 132 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.43ns)   --->   "%exitcond_i5 = icmp eq i10 %i_i4, -347" [poly.c:181->poly.c:245]   --->   Operation 133 'icmp' 'exitcond_i5' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 134 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (1.74ns)   --->   "%i_20 = add i10 %i_i4, 1" [poly.c:181->poly.c:245]   --->   Operation 135 'add' 'i_20' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5, label %cswappoly.exit.preheader, label %10" [poly.c:181->poly.c:245]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_361_i = zext i10 %i_i4 to i64" [poly.c:183->poly.c:245]   --->   Operation 137 'zext' 'tmp_361_i' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_8 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %tmp_361_i" [poly.c:183->poly.c:245]   --->   Operation 138 'getelementptr' 'temp_r_coeffs_addr_8' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_9 : Operation 139 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2" [poly.c:183->poly.c:245]   --->   Operation 139 'load' 'temp_r_coeffs_load_7' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%g_coeffs_addr_4 = getelementptr [677 x i16]* %g_coeffs, i64 0, i64 %tmp_361_i" [poly.c:183->poly.c:245]   --->   Operation 140 'getelementptr' 'g_coeffs_addr_4' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_9 : Operation 141 [2/2] (2.77ns)   --->   "%g_coeffs_load = load i16* %g_coeffs_addr_4, align 2" [poly.c:183->poly.c:245]   --->   Operation 141 'load' 'g_coeffs_load' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 142 [1/1] (1.35ns)   --->   "br label %cswappoly.exit" [poly.c:181->poly.c:246]   --->   Operation 142 'br' <Predicate = (exitcond_i5)> <Delay = 1.35>

State 10 <SV = 8> <Delay = 7.15>
ST_10 : Operation 143 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2" [poly.c:183->poly.c:245]   --->   Operation 143 'load' 'temp_r_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 144 [1/2] (2.77ns)   --->   "%g_coeffs_load = load i16* %g_coeffs_addr_4, align 2" [poly.c:183->poly.c:245]   --->   Operation 144 'load' 'g_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp_362_i = xor i16 %g_coeffs_load, %temp_r_coeffs_load_7" [poly.c:183->poly.c:245]   --->   Operation 145 'xor' 'tmp_362_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.80ns) (out node of the LUT)   --->   "%t = and i16 %tmp_362_i, %tmp_i3_cast" [poly.c:183->poly.c:245]   --->   Operation 146 'and' 't' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.80ns)   --->   "%tmp_363_i = xor i16 %temp_r_coeffs_load_7, %t" [poly.c:184->poly.c:245]   --->   Operation 147 'xor' 'tmp_363_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (2.77ns)   --->   "store i16 %tmp_363_i, i16* %temp_r_coeffs_addr_8, align 2" [poly.c:184->poly.c:245]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 149 [1/1] (0.80ns)   --->   "%tmp_364_i = xor i16 %g_coeffs_load, %t" [poly.c:185->poly.c:245]   --->   Operation 149 'xor' 'tmp_364_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (2.77ns)   --->   "store i16 %tmp_364_i, i16* %g_coeffs_addr_4, align 2" [poly.c:185->poly.c:245]   --->   Operation 150 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "br label %9" [poly.c:181->poly.c:245]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 2.77>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%i_i8 = phi i10 [ %i_21, %11 ], [ 0, %cswappoly.exit.preheader ]"   --->   Operation 152 'phi' 'i_i8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (1.43ns)   --->   "%exitcond_i9 = icmp eq i10 %i_i8, -347" [poly.c:181->poly.c:246]   --->   Operation 153 'icmp' 'exitcond_i9' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 154 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (1.74ns)   --->   "%i_21 = add i10 %i_i8, 1" [poly.c:181->poly.c:246]   --->   Operation 155 'add' 'i_21' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %exitcond_i9, label %cswappoly.exit20, label %11" [poly.c:181->poly.c:246]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_361_i2 = zext i10 %i_i8 to i64" [poly.c:183->poly.c:246]   --->   Operation 157 'zext' 'tmp_361_i2' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%b_coeffs_addr_6 = getelementptr [677 x i16]* %b_coeffs, i64 0, i64 %tmp_361_i2" [poly.c:183->poly.c:246]   --->   Operation 158 'getelementptr' 'b_coeffs_addr_6' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_11 : Operation 159 [2/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr_6, align 2" [poly.c:183->poly.c:246]   --->   Operation 159 'load' 'b_coeffs_load_3' <Predicate = (!exitcond_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%r_coeffs_addr_11 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_361_i2" [poly.c:183->poly.c:246]   --->   Operation 160 'getelementptr' 'r_coeffs_addr_11' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_11 : Operation 161 [2/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_11, align 2" [poly.c:183->poly.c:246]   --->   Operation 161 'load' 'r_coeffs_load_9' <Predicate = (!exitcond_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_11 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_223)   --->   "%tmp_221 = xor i16 %degg, %degf" [poly.c:247]   --->   Operation 162 'xor' 'tmp_221' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_223)   --->   "%tmp22 = and i1 %tmp_274, %done" [poly.c:247]   --->   Operation 163 'and' 'tmp22' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_223)   --->   "%tmp_222 = and i1 %tmp22, %tmp_273" [poly.c:247]   --->   Operation 164 'and' 'tmp_222' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_223)   --->   "%tmp_325_cast = select i1 %tmp_222, i16 -1, i16 0" [poly.c:247]   --->   Operation 165 'select' 'tmp_325_cast' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_223 = and i16 %tmp_221, %tmp_325_cast" [poly.c:248]   --->   Operation 166 'and' 'tmp_223' <Predicate = (exitcond_i9)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.80ns)   --->   "%degf_3 = xor i16 %tmp_223, %degf" [poly.c:248]   --->   Operation 167 'xor' 'degf_3' <Predicate = (exitcond_i9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.80ns)   --->   "%degg_2 = xor i16 %tmp_223, %degg" [poly.c:249]   --->   Operation 168 'xor' 'degg_2' <Predicate = (exitcond_i9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.81ns)   --->   "%tmp_224 = select i1 %done, i16 -1, i16 0" [poly.c:251]   --->   Operation 169 'select' 'tmp_224' <Predicate = (exitcond_i9)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (1.35ns)   --->   "br label %12" [poly.c:251]   --->   Operation 170 'br' <Predicate = (exitcond_i9)> <Delay = 1.35>

State 12 <SV = 9> <Delay = 7.15>
ST_12 : Operation 171 [1/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr_6, align 2" [poly.c:183->poly.c:246]   --->   Operation 171 'load' 'b_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_12 : Operation 172 [1/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_11, align 2" [poly.c:183->poly.c:246]   --->   Operation 172 'load' 'r_coeffs_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%tmp_362_i2 = xor i16 %r_coeffs_load_9, %b_coeffs_load_3" [poly.c:183->poly.c:246]   --->   Operation 173 'xor' 'tmp_362_i2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.80ns) (out node of the LUT)   --->   "%t_2 = and i16 %tmp_362_i2, %tmp_i3_cast" [poly.c:183->poly.c:246]   --->   Operation 174 'and' 't_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.80ns)   --->   "%tmp_363_i2 = xor i16 %b_coeffs_load_3, %t_2" [poly.c:184->poly.c:246]   --->   Operation 175 'xor' 'tmp_363_i2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (2.77ns)   --->   "store i16 %tmp_363_i2, i16* %b_coeffs_addr_6, align 2" [poly.c:184->poly.c:246]   --->   Operation 176 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_12 : Operation 177 [1/1] (0.80ns)   --->   "%tmp_364_i2 = xor i16 %r_coeffs_load_9, %t_2" [poly.c:185->poly.c:246]   --->   Operation 177 'xor' 'tmp_364_i2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_11, i16 %tmp_364_i2, i2 -1)" [poly.c:185->poly.c:246]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "br label %cswappoly.exit" [poly.c:181->poly.c:246]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 2.77>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%i_4 = phi i10 [ 0, %cswappoly.exit20 ], [ %i_22, %13 ]"   --->   Operation 180 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (1.43ns)   --->   "%exitcond4 = icmp eq i10 %i_4, -347" [poly.c:251]   --->   Operation 181 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 182 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (1.74ns)   --->   "%i_22 = add i10 %i_4, 1" [poly.c:251]   --->   Operation 183 'add' 'i_22' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader11.preheader, label %13" [poly.c:251]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_229 = zext i10 %i_4 to i64" [poly.c:251]   --->   Operation 185 'zext' 'tmp_229' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%g_coeffs_addr_5 = getelementptr [677 x i16]* %g_coeffs, i64 0, i64 %tmp_229" [poly.c:251]   --->   Operation 186 'getelementptr' 'g_coeffs_addr_5' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 187 [2/2] (2.77ns)   --->   "%g_coeffs_load_3 = load i16* %g_coeffs_addr_5, align 2" [poly.c:251]   --->   Operation 187 'load' 'g_coeffs_load_3' <Predicate = (!exitcond4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_10 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %tmp_229" [poly.c:251]   --->   Operation 188 'getelementptr' 'temp_r_coeffs_addr_10' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (1.35ns)   --->   "br label %.preheader11" [poly.c:252]   --->   Operation 189 'br' <Predicate = (exitcond4)> <Delay = 1.35>

State 14 <SV = 10> <Delay = 2.77>
ST_14 : Operation 190 [1/2] (2.77ns)   --->   "%g_coeffs_load_3 = load i16* %g_coeffs_addr_5, align 2" [poly.c:251]   --->   Operation 190 'load' 'g_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 15 <SV = 11> <Delay = 6.35>
ST_15 : Operation 191 [1/1] (6.35ns) (root node of the DSP)   --->   "%tmp_230 = mul i16 %temp_r_coeffs_load, %g_coeffs_load_3" [poly.c:251]   --->   Operation 191 'mul' 'tmp_230' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 192 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_8 = load i16* %temp_r_coeffs_addr_10, align 2" [poly.c:251]   --->   Operation 192 'load' 'temp_r_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 16 <SV = 12> <Delay = 6.35>
ST_16 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node tmp_232)   --->   "%tmp_231 = and i16 %tmp_230, %tmp_224" [poly.c:251]   --->   Operation 193 'and' 'tmp_231' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_8 = load i16* %temp_r_coeffs_addr_10, align 2" [poly.c:251]   --->   Operation 194 'load' 'temp_r_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_16 : Operation 195 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_232 = xor i16 %temp_r_coeffs_load_8, %tmp_231" [poly.c:251]   --->   Operation 195 'xor' 'tmp_232' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (2.77ns)   --->   "store i16 %tmp_232, i16* %temp_r_coeffs_addr_10, align 2" [poly.c:251]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "br label %12" [poly.c:251]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 10> <Delay = 2.77>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%i_5 = phi i10 [ %i_24, %14 ], [ 0, %.preheader11.preheader ]"   --->   Operation 198 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (1.43ns)   --->   "%exitcond3 = icmp eq i10 %i_5, -347" [poly.c:252]   --->   Operation 199 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 200 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (1.74ns)   --->   "%i_24 = add i10 %i_5, 1" [poly.c:252]   --->   Operation 201 'add' 'i_24' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %15, label %14" [poly.c:252]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_233 = zext i10 %i_5 to i64" [poly.c:252]   --->   Operation 203 'zext' 'tmp_233' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%r_coeffs_addr_7 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_233" [poly.c:252]   --->   Operation 204 'getelementptr' 'r_coeffs_addr_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 205 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 205 'load' 'r_coeffs_load' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%b_coeffs_addr_7 = getelementptr [677 x i16]* %b_coeffs, i64 0, i64 %tmp_233" [poly.c:252]   --->   Operation 206 'getelementptr' 'b_coeffs_addr_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.80ns)   --->   "%tmp_i = xor i1 %done, true" [poly.c:194->poly.c:254]   --->   Operation 207 'xor' 'tmp_i' <Predicate = (exitcond3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (1.35ns)   --->   "br label %16" [poly.c:193->poly.c:254]   --->   Operation 208 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 18 <SV = 11> <Delay = 2.77>
ST_18 : Operation 209 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 209 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_18 : Operation 210 [2/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 210 'load' 'b_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 19 <SV = 12> <Delay = 7.15>
ST_19 : Operation 211 [1/1] (6.35ns) (root node of the DSP)   --->   "%tmp_234 = mul i16 %temp_r_coeffs_load, %r_coeffs_load" [poly.c:252]   --->   Operation 211 'mul' 'tmp_234' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node tmp_236)   --->   "%tmp_235 = and i16 %tmp_234, %tmp_224" [poly.c:252]   --->   Operation 212 'and' 'tmp_235' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 213 [1/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 213 'load' 'b_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_19 : Operation 214 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_236 = xor i16 %b_coeffs_load_4, %tmp_235" [poly.c:252]   --->   Operation 214 'xor' 'tmp_236' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 2.77>
ST_20 : Operation 215 [1/1] (2.77ns)   --->   "store i16 %tmp_236, i16* %b_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 215 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "br label %.preheader11" [poly.c:252]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 11> <Delay = 4.52>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 1, %15 ], [ %i_31, %17 ]"   --->   Operation 217 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (1.43ns)   --->   "%exitcond_i = icmp eq i10 %i_i, -347" [poly.c:193->poly.c:254]   --->   Operation 218 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 219 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_divx.exit, label %17" [poly.c:193->poly.c:254]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_112_i = zext i10 %i_i to i64" [poly.c:194->poly.c:254]   --->   Operation 221 'zext' 'tmp_112_i' <Predicate = (!exitcond_i & done)> <Delay = 0.00>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_11 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %tmp_112_i" [poly.c:194->poly.c:254]   --->   Operation 222 'getelementptr' 'temp_r_coeffs_addr_11' <Predicate = (!exitcond_i & done)> <Delay = 0.00>
ST_21 : Operation 223 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_9 = load i16* %temp_r_coeffs_addr_11, align 2" [poly.c:194->poly.c:254]   --->   Operation 223 'load' 'temp_r_coeffs_load_9' <Predicate = (!exitcond_i & done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_21 : Operation 224 [1/1] (1.74ns)   --->   "%tmp_113_i = add i10 %i_i, -1" [poly.c:194->poly.c:254]   --->   Operation 224 'add' 'tmp_113_i' <Predicate = (!exitcond_i)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_114_i = zext i10 %tmp_113_i to i64" [poly.c:194->poly.c:254]   --->   Operation 225 'zext' 'tmp_114_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_12 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %tmp_114_i" [poly.c:194->poly.c:254]   --->   Operation 226 'getelementptr' 'temp_r_coeffs_addr_12' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 227 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_10 = load i16* %temp_r_coeffs_addr_12, align 2" [poly.c:194->poly.c:254]   --->   Operation 227 'load' 'temp_r_coeffs_load_10' <Predicate = (!exitcond_i & !done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_21 : Operation 228 [1/1] (1.74ns)   --->   "%i_31 = add i10 %i_i, 1" [poly.c:193->poly.c:254]   --->   Operation 228 'add' 'i_31' <Predicate = (!exitcond_i)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 229 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_6, align 2" [poly.c:195->poly.c:254]   --->   Operation 229 'load' 'temp_r_coeffs_load_3' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 22 <SV = 12> <Delay = 6.60>
ST_22 : Operation 230 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_9 = load i16* %temp_r_coeffs_addr_11, align 2" [poly.c:194->poly.c:254]   --->   Operation 230 'load' 'temp_r_coeffs_load_9' <Predicate = (done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_22 : Operation 231 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_10 = load i16* %temp_r_coeffs_addr_12, align 2" [poly.c:194->poly.c:254]   --->   Operation 231 'load' 'temp_r_coeffs_load_10' <Predicate = (!done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_22 : Operation 232 [1/1] (1.06ns)   --->   "%tmp_115_i = select i1 %done, i16 %temp_r_coeffs_load_9, i16 %temp_r_coeffs_load_10" [poly.c:194->poly.c:254]   --->   Operation 232 'select' 'tmp_115_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 233 [1/1] (2.77ns)   --->   "store i16 %tmp_115_i, i16* %temp_r_coeffs_addr_12, align 2" [poly.c:194->poly.c:254]   --->   Operation 233 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "br label %16" [poly.c:193->poly.c:254]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 12> <Delay = 6.35>
ST_23 : Operation 235 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_6, align 2" [poly.c:195->poly.c:254]   --->   Operation 235 'load' 'temp_r_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_23 : Operation 236 [1/1] (0.81ns)   --->   "%tmp_i_69 = select i1 %tmp_i, i16 -1, i16 0" [poly.c:195->poly.c:254]   --->   Operation 236 'select' 'tmp_i_69' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 237 [1/1] (0.80ns)   --->   "%tmp_111_i = and i16 %temp_r_coeffs_load_3, %tmp_i_69" [poly.c:195->poly.c:254]   --->   Operation 237 'and' 'tmp_111_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 238 [1/1] (2.77ns)   --->   "store i16 %tmp_111_i, i16* %temp_r_coeffs_addr_6, align 2" [poly.c:195->poly.c:254]   --->   Operation 238 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_23 : Operation 239 [1/1] (1.35ns)   --->   "br label %18" [poly.c:202->poly.c:255]   --->   Operation 239 'br' <Predicate = true> <Delay = 1.35>

State 24 <SV = 13> <Delay = 4.52>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%i_i2 = phi i10 [ 1, %poly_divx.exit ], [ %i_32, %19 ]"   --->   Operation 240 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (1.43ns)   --->   "%exitcond_i3 = icmp eq i10 %i_i2, -347" [poly.c:202->poly.c:255]   --->   Operation 241 'icmp' 'exitcond_i3' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 242 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %exitcond_i3, label %poly_mulx.exit, label %19" [poly.c:202->poly.c:255]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (1.74ns)   --->   "%tmp_106_i = sub i10 -348, %i_i2" [poly.c:203->poly.c:255]   --->   Operation 244 'sub' 'tmp_106_i' <Predicate = (!exitcond_i3 & done)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_107_i = zext i10 %tmp_106_i to i64" [poly.c:203->poly.c:255]   --->   Operation 245 'zext' 'tmp_107_i' <Predicate = (!exitcond_i3 & done)> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%r_coeffs_addr_9 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_107_i" [poly.c:203->poly.c:255]   --->   Operation 246 'getelementptr' 'r_coeffs_addr_9' <Predicate = (!exitcond_i3 & done)> <Delay = 0.00>
ST_24 : Operation 247 [2/2] (2.77ns)   --->   "%r_coeffs_load_7 = load i16* %r_coeffs_addr_9, align 2" [poly.c:203->poly.c:255]   --->   Operation 247 'load' 'r_coeffs_load_7' <Predicate = (!exitcond_i3 & done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_24 : Operation 248 [1/1] (1.74ns)   --->   "%tmp_108_i = sub i10 -347, %i_i2" [poly.c:203->poly.c:255]   --->   Operation 248 'sub' 'tmp_108_i' <Predicate = (!exitcond_i3)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_109_i = zext i10 %tmp_108_i to i64" [poly.c:203->poly.c:255]   --->   Operation 249 'zext' 'tmp_109_i' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%r_coeffs_addr_10 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_109_i" [poly.c:203->poly.c:255]   --->   Operation 250 'getelementptr' 'r_coeffs_addr_10' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_24 : Operation 251 [2/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_10, align 2" [poly.c:203->poly.c:255]   --->   Operation 251 'load' 'r_coeffs_load_8' <Predicate = (!exitcond_i3 & !done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_24 : Operation 252 [1/1] (1.74ns)   --->   "%i_32 = add i10 %i_i2, 1" [poly.c:202->poly.c:255]   --->   Operation 252 'add' 'i_32' <Predicate = (!exitcond_i3)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 253 [2/2] (2.77ns)   --->   "%r_coeffs_load_6 = load i16* %r_coeffs_addr_5, align 2" [poly.c:204->poly.c:255]   --->   Operation 253 'load' 'r_coeffs_load_6' <Predicate = (exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_24 : Operation 254 [1/1] (1.84ns)   --->   "%degf_4 = sub i16 %degf_3, %tmp_67" [poly.c:256]   --->   Operation 254 'sub' 'degf_4' <Predicate = (exitcond_i3)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 255 [1/1] (1.76ns)   --->   "%k_7 = add i11 %s_assign_cast, %k" [poly.c:257]   --->   Operation 255 'add' 'k_7' <Predicate = (exitcond_i3)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 256 [1/1] (1.84ns)   --->   "%tmp_237 = sub i16 0, %degf_4" [poly.c:259]   --->   Operation 256 'sub' 'tmp_237' <Predicate = (exitcond_i3)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_237, i32 15)" [poly.c:259]   --->   Operation 257 'bitselect' 'tmp_332' <Predicate = (exitcond_i3)> <Delay = 0.00>

State 25 <SV = 14> <Delay = 6.60>
ST_25 : Operation 258 [1/2] (2.77ns)   --->   "%r_coeffs_load_7 = load i16* %r_coeffs_addr_9, align 2" [poly.c:203->poly.c:255]   --->   Operation 258 'load' 'r_coeffs_load_7' <Predicate = (done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_25 : Operation 259 [1/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_10, align 2" [poly.c:203->poly.c:255]   --->   Operation 259 'load' 'r_coeffs_load_8' <Predicate = (!done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_25 : Operation 260 [1/1] (1.06ns)   --->   "%tmp_110_i = select i1 %done, i16 %r_coeffs_load_7, i16 %r_coeffs_load_8" [poly.c:203->poly.c:255]   --->   Operation 260 'select' 'tmp_110_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 261 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_10, i16 %tmp_110_i, i2 -1)" [poly.c:203->poly.c:255]   --->   Operation 261 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "br label %18" [poly.c:202->poly.c:255]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 14> <Delay = 6.35>
ST_26 : Operation 263 [1/2] (2.77ns)   --->   "%r_coeffs_load_6 = load i16* %r_coeffs_addr_5, align 2" [poly.c:204->poly.c:255]   --->   Operation 263 'load' 'r_coeffs_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_26 : Operation 264 [1/1] (0.80ns)   --->   "%tmp_105_i = and i16 %r_coeffs_load_6, %tmp_i_69" [poly.c:204->poly.c:255]   --->   Operation 264 'and' 'tmp_105_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 265 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_5, i16 %tmp_105_i, i2 -1)" [poly.c:204->poly.c:255]   --->   Operation 265 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "br label %.preheader12" [poly.c:240]   --->   Operation 266 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 6> <Delay = 2.77>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%i_6 = phi i10 [ 0, %20 ], [ %i_29, %22 ]"   --->   Operation 267 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 268 [1/1] (1.43ns)   --->   "%exitcond2 = icmp eq i10 %i_6, -347" [poly.c:268]   --->   Operation 268 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 269 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 270 [1/1] (1.74ns)   --->   "%i_29 = add i10 %i_6, 1" [poly.c:268]   --->   Operation 270 'add' 'i_29' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader10.preheader, label %22" [poly.c:268]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_219 = zext i10 %i_6 to i64" [poly.c:269]   --->   Operation 272 'zext' 'tmp_219' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%b_coeffs_addr_5 = getelementptr [677 x i16]* %b_coeffs, i64 0, i64 %tmp_219" [poly.c:269]   --->   Operation 273 'getelementptr' 'b_coeffs_addr_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 274 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_5, align 2" [poly.c:269]   --->   Operation 274 'load' 'b_coeffs_load' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_27 : Operation 275 [1/1] (1.35ns)   --->   "br label %.preheader10" [poly.c:271]   --->   Operation 275 'br' <Predicate = (exitcond2)> <Delay = 1.35>

State 28 <SV = 7> <Delay = 5.54>
ST_28 : Operation 276 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_5, align 2" [poly.c:269]   --->   Operation 276 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_28 : Operation 277 [1/1] (0.00ns)   --->   "%r_coeffs_addr_6 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_219" [poly.c:269]   --->   Operation 277 'getelementptr' 'r_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 278 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_6, i16 %b_coeffs_load, i2 -1)" [poly.c:269]   --->   Operation 278 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_28 : Operation 279 [1/1] (0.00ns)   --->   "br label %21" [poly.c:268]   --->   Operation 279 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 7> <Delay = 1.88>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%k_1 = phi i30 [ %tmp_37, %cmov.exit ], [ %k_6_cast_cast, %.preheader10.preheader ]" [poly.c:277]   --->   Operation 280 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%i_7 = phi i4 [ %i_30, %cmov.exit ], [ 0, %.preheader10.preheader ]"   --->   Operation 281 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 282 [1/1] (0.00ns)   --->   "%i_7_cast = zext i4 %i_7 to i10" [poly.c:271]   --->   Operation 282 'zext' 'i_7_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 283 [1/1] (1.21ns)   --->   "%exitcond1 = icmp eq i4 %i_7, -6" [poly.c:271]   --->   Operation 283 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 284 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 284 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 285 [1/1] (1.49ns)   --->   "%i_30 = add i4 %i_7, 1" [poly.c:271]   --->   Operation 285 'add' 'i_30' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 286 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %27, label %.preheader.preheader" [poly.c:271]   --->   Operation 286 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 287 [1/1] (1.88ns)   --->   "%tmp_220 = shl i10 1, %i_7_cast" [poly.c:273]   --->   Operation 287 'shl' 'tmp_220' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_335_cast = zext i10 %tmp_220 to i11" [poly.c:273]   --->   Operation 288 'zext' 'tmp_335_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_29 : Operation 289 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:272]   --->   Operation 289 'br' <Predicate = (!exitcond1)> <Delay = 1.35>
ST_29 : Operation 290 [1/1] (0.00ns)   --->   "ret void" [poly.c:279]   --->   Operation 290 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 30 <SV = 8> <Delay = 4.59>
ST_30 : Operation 291 [1/1] (0.00ns)   --->   "%j_1 = phi i10 [ %j_8, %23 ], [ 0, %.preheader.preheader ]"   --->   Operation 291 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 292 [1/1] (0.00ns)   --->   "%j_1_cast = zext i10 %j_1 to i11" [poly.c:272]   --->   Operation 292 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 293 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %j_1, -347" [poly.c:272]   --->   Operation 293 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 294 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 294 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 295 [1/1] (1.74ns)   --->   "%j_8 = add i10 %j_1, 1" [poly.c:272]   --->   Operation 295 'add' 'j_8' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 296 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %24, label %23" [poly.c:272]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 297 [1/1] (1.74ns)   --->   "%tmp_225 = add i11 %tmp_335_cast, %j_1_cast" [poly.c:273]   --->   Operation 297 'add' 'tmp_225' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 298 [15/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 298 'urem' 'tmp_226' <Predicate = (!exitcond)> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_275 = trunc i30 %k_1 to i1" [poly.c:275]   --->   Operation 299 'trunc' 'tmp_275' <Predicate = (exitcond)> <Delay = 0.00>
ST_30 : Operation 300 [1/1] (0.81ns)   --->   "%b_assign_2_cast = select i1 %tmp_275, i8 -1, i8 0" [verify.c:23->poly.c:275]   --->   Operation 300 'select' 'b_assign_2_cast' <Predicate = (exitcond)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 301 [1/1] (1.35ns)   --->   "br label %25" [verify.c:24->poly.c:275]   --->   Operation 301 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 31 <SV = 9> <Delay = 2.84>
ST_31 : Operation 302 [14/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 302 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 2.84>
ST_32 : Operation 303 [13/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 303 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 2.84>
ST_33 : Operation 304 [12/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 304 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 12> <Delay = 2.84>
ST_34 : Operation 305 [11/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 305 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 13> <Delay = 2.84>
ST_35 : Operation 306 [10/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 306 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 14> <Delay = 2.84>
ST_36 : Operation 307 [9/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 307 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 2.84>
ST_37 : Operation 308 [8/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 308 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 16> <Delay = 2.84>
ST_38 : Operation 309 [7/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 309 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 17> <Delay = 2.84>
ST_39 : Operation 310 [6/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 310 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 18> <Delay = 2.84>
ST_40 : Operation 311 [5/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 311 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 19> <Delay = 2.84>
ST_41 : Operation 312 [4/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 312 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 20> <Delay = 2.84>
ST_42 : Operation 313 [3/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 313 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 21> <Delay = 2.84>
ST_43 : Operation 314 [2/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 314 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 22> <Delay = 5.62>
ST_44 : Operation 315 [1/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 315 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_227 = zext i11 %tmp_226 to i64" [poly.c:273]   --->   Operation 316 'zext' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 317 [1/1] (0.00ns)   --->   "%r_coeffs_addr_8 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_227" [poly.c:273]   --->   Operation 317 'getelementptr' 'r_coeffs_addr_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 318 [2/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr_8, align 2" [poly.c:273]   --->   Operation 318 'load' 'r_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 45 <SV = 23> <Delay = 5.54>
ST_45 : Operation 319 [1/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr_8, align 2" [poly.c:273]   --->   Operation 319 'load' 'r_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_45 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_228 = zext i10 %j_1 to i64" [poly.c:273]   --->   Operation 320 'zext' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 321 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_9 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %tmp_228" [poly.c:273]   --->   Operation 321 'getelementptr' 'temp_r_coeffs_addr_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 322 [1/1] (2.77ns)   --->   "store i16 %r_coeffs_load_5, i16* %temp_r_coeffs_addr_9, align 2" [poly.c:273]   --->   Operation 322 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_45 : Operation 323 [1/1] (0.00ns)   --->   "br label %.preheader" [poly.c:272]   --->   Operation 323 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 9> <Delay = 7.65>
ST_46 : Operation 324 [1/1] (0.00ns)   --->   "%i_i7 = phi i11 [ 0, %24 ], [ %i_23, %26 ]"   --->   Operation 324 'phi' 'i_i7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 325 [1/1] (1.52ns)   --->   "%exitcond_i8 = icmp eq i11 %i_i7, -694" [verify.c:24->poly.c:275]   --->   Operation 325 'icmp' 'exitcond_i8' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 326 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1354, i64 1354, i64 1354) nounwind"   --->   Operation 326 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 327 [1/1] (1.76ns)   --->   "%i_23 = add i11 %i_i7, 1" [verify.c:24->poly.c:275]   --->   Operation 327 'add' 'i_23' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 328 [1/1] (0.00ns)   --->   "br i1 %exitcond_i8, label %cmov.exit, label %26" [verify.c:24->poly.c:275]   --->   Operation 328 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_277 = trunc i11 %i_i7 to i1" [verify.c:24->poly.c:275]   --->   Operation 329 'trunc' 'tmp_277' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 330 [1/1] (0.00ns)   --->   "%adjSize = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %i_i7, i32 1, i32 10)" [verify.c:25->poly.c:275]   --->   Operation 330 'partselect' 'adjSize' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 331 [1/1] (0.00ns)   --->   "%adjSize309_cast_cast = zext i10 %adjSize to i12" [verify.c:25->poly.c:275]   --->   Operation 331 'zext' 'adjSize309_cast_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 332 [1/1] (1.77ns)   --->   "%mem_index_gep = add i12 -2026, %adjSize309_cast_cast" [verify.c:25->poly.c:275]   --->   Operation 332 'add' 'mem_index_gep' <Predicate = (!exitcond_i8)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_278 = trunc i12 %mem_index_gep to i10" [verify.c:25->poly.c:275]   --->   Operation 333 'trunc' 'tmp_278' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 334 [1/1] (1.61ns)   --->   "%addrCmp = icmp ult i12 %mem_index_gep, -1349" [verify.c:25->poly.c:275]   --->   Operation 334 'icmp' 'addrCmp' <Predicate = (!exitcond_i8)> <Delay = 1.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 335 [1/1] (1.74ns)   --->   "%gepindex = add i10 -22, %tmp_278" [verify.c:25->poly.c:275]   --->   Operation 335 'add' 'gepindex' <Predicate = (!exitcond_i8)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 336 [1/1] (1.06ns)   --->   "%gepindex2 = select i1 %addrCmp, i10 %gepindex, i10 -348" [verify.c:25->poly.c:275]   --->   Operation 336 'select' 'gepindex2' <Predicate = (!exitcond_i8)> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 337 [1/1] (0.00ns)   --->   "%gepindex2_cast = zext i10 %gepindex2 to i64" [verify.c:25->poly.c:275]   --->   Operation 337 'zext' 'gepindex2_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 338 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_13 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %gepindex2_cast" [verify.c:25->poly.c:275]   --->   Operation 338 'getelementptr' 'temp_r_coeffs_addr_13' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 339 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_11 = load i16* %temp_r_coeffs_addr_13, align 2" [verify.c:25->poly.c:275]   --->   Operation 339 'load' 'temp_r_coeffs_load_11' <Predicate = (!exitcond_i8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_46 : Operation 340 [1/1] (0.00ns)   --->   "%adjSize311_cast = zext i10 %adjSize to i16" [verify.c:25->poly.c:275]   --->   Operation 340 'zext' 'adjSize311_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 341 [1/1] (1.84ns)   --->   "%mem_index_gep2 = add i16 32096, %adjSize311_cast" [verify.c:25->poly.c:275]   --->   Operation 341 'add' 'mem_index_gep2' <Predicate = (!exitcond_i8)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 342 [1/1] (1.97ns)   --->   "%addrCmp2 = icmp ult i16 %mem_index_gep2, -32763" [verify.c:25->poly.c:275]   --->   Operation 342 'icmp' 'addrCmp2' <Predicate = (!exitcond_i8)> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 343 [1/1] (0.00ns)   --->   "%gepindex333_cast = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %i_i7, i32 1, i32 10)" [verify.c:25->poly.c:275]   --->   Operation 343 'partselect' 'gepindex333_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 344 [1/1] (1.06ns)   --->   "%gepindex4 = select i1 %addrCmp2, i10 %gepindex333_cast, i10 -348" [verify.c:25->poly.c:275]   --->   Operation 344 'select' 'gepindex4' <Predicate = (!exitcond_i8)> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 345 [1/1] (0.00ns)   --->   "%gepindex2335_cast = zext i10 %gepindex4 to i64" [verify.c:25->poly.c:275]   --->   Operation 345 'zext' 'gepindex2335_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 346 [1/1] (0.00ns)   --->   "%r_coeffs_addr_12 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %gepindex2335_cast" [verify.c:25->poly.c:275]   --->   Operation 346 'getelementptr' 'r_coeffs_addr_12' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 347 [2/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_12, align 2" [verify.c:25->poly.c:275]   --->   Operation 347 'load' 'r_coeffs_load_10' <Predicate = (!exitcond_i8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_46 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_276 = call i29 @_ssdm_op_PartSelect.i29.i30.i32.i32(i30 %k_1, i32 1, i32 29)" [poly.c:277]   --->   Operation 348 'partselect' 'tmp_276' <Predicate = (exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_37 = sext i29 %tmp_276 to i30" [poly.c:277]   --->   Operation 349 'sext' 'tmp_37' <Predicate = (exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 350 [1/1] (0.00ns)   --->   "br label %.preheader10" [poly.c:271]   --->   Operation 350 'br' <Predicate = (exitcond_i8)> <Delay = 0.00>

State 47 <SV = 10> <Delay = 7.84>
ST_47 : Operation 351 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_11 = load i16* %temp_r_coeffs_addr_13, align 2" [verify.c:25->poly.c:275]   --->   Operation 351 'load' 'temp_r_coeffs_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_47 : Operation 352 [1/1] (0.00ns)   --->   "%start_pos = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_277, i3 0)" [verify.c:25->poly.c:275]   --->   Operation 352 'bitconcatenate' 'start_pos' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 353 [1/1] (0.00ns)   --->   "%end_pos = or i4 %start_pos, 7" [verify.c:25->poly.c:275]   --->   Operation 353 'or' 'end_pos' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 354 [1/1] (1.21ns)   --->   "%tmp_279 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:275]   --->   Operation 354 'icmp' 'tmp_279' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_280 = zext i4 %start_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 355 'zext' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_281 = zext i4 %end_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 356 'zext' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node tmp_292)   --->   "%tmp_282 = call i16 @llvm.part.select.i16(i16 %temp_r_coeffs_load_11, i32 15, i32 0)" [verify.c:25->poly.c:275]   --->   Operation 357 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 358 [1/1] (1.49ns)   --->   "%tmp_283 = sub i5 %tmp_280, %tmp_281" [verify.c:25->poly.c:275]   --->   Operation 358 'sub' 'tmp_283' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node tmp_292)   --->   "%tmp_284 = xor i5 %tmp_280, 15" [verify.c:25->poly.c:275]   --->   Operation 359 'xor' 'tmp_284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 360 [1/1] (1.49ns)   --->   "%tmp_285 = sub i5 %tmp_281, %tmp_280" [verify.c:25->poly.c:275]   --->   Operation 360 'sub' 'tmp_285' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node tmp_289)   --->   "%tmp_286 = select i1 %tmp_279, i5 %tmp_283, i5 %tmp_285" [verify.c:25->poly.c:275]   --->   Operation 361 'select' 'tmp_286' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node tmp_292)   --->   "%tmp_287 = select i1 %tmp_279, i16 %tmp_282, i16 %temp_r_coeffs_load_11" [verify.c:25->poly.c:275]   --->   Operation 362 'select' 'tmp_287' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node tmp_292)   --->   "%tmp_288 = select i1 %tmp_279, i5 %tmp_284, i5 %tmp_280" [verify.c:25->poly.c:275]   --->   Operation 363 'select' 'tmp_288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 364 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_289 = sub i5 15, %tmp_286" [verify.c:25->poly.c:275]   --->   Operation 364 'sub' 'tmp_289' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node tmp_292)   --->   "%tmp_290 = zext i5 %tmp_288 to i16" [verify.c:25->poly.c:275]   --->   Operation 365 'zext' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 366 [1/1] (2.98ns) (out node of the LUT)   --->   "%tmp_292 = lshr i16 %tmp_287, %tmp_290" [verify.c:25->poly.c:275]   --->   Operation 366 'lshr' 'tmp_292' <Predicate = true> <Delay = 2.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 367 [1/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_12, align 2" [verify.c:25->poly.c:275]   --->   Operation 367 'load' 'r_coeffs_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_47 : Operation 368 [1/1] (1.21ns)   --->   "%tmp_296 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:275]   --->   Operation 368 'icmp' 'tmp_296' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_297 = zext i4 %start_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 369 'zext' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_298 = zext i4 %end_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 370 'zext' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node tmp_309)   --->   "%tmp_299 = call i16 @llvm.part.select.i16(i16 %r_coeffs_load_10, i32 15, i32 0)" [verify.c:25->poly.c:275]   --->   Operation 371 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 372 [1/1] (1.49ns)   --->   "%tmp_300 = sub i5 %tmp_297, %tmp_298" [verify.c:25->poly.c:275]   --->   Operation 372 'sub' 'tmp_300' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node tmp_309)   --->   "%tmp_301 = xor i5 %tmp_297, 15" [verify.c:25->poly.c:275]   --->   Operation 373 'xor' 'tmp_301' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 374 [1/1] (1.49ns)   --->   "%tmp_302 = sub i5 %tmp_298, %tmp_297" [verify.c:25->poly.c:275]   --->   Operation 374 'sub' 'tmp_302' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node tmp_306)   --->   "%tmp_303 = select i1 %tmp_296, i5 %tmp_300, i5 %tmp_302" [verify.c:25->poly.c:275]   --->   Operation 375 'select' 'tmp_303' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node tmp_309)   --->   "%tmp_304 = select i1 %tmp_296, i16 %tmp_299, i16 %r_coeffs_load_10" [verify.c:25->poly.c:275]   --->   Operation 376 'select' 'tmp_304' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node tmp_309)   --->   "%tmp_305 = select i1 %tmp_296, i5 %tmp_301, i5 %tmp_297" [verify.c:25->poly.c:275]   --->   Operation 377 'select' 'tmp_305' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 378 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_306 = sub i5 15, %tmp_303" [verify.c:25->poly.c:275]   --->   Operation 378 'sub' 'tmp_306' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node tmp_309)   --->   "%tmp_307 = zext i5 %tmp_305 to i16" [verify.c:25->poly.c:275]   --->   Operation 379 'zext' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node tmp_311)   --->   "%tmp_308 = zext i5 %tmp_306 to i16" [verify.c:25->poly.c:275]   --->   Operation 380 'zext' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 381 [1/1] (2.98ns) (out node of the LUT)   --->   "%tmp_309 = lshr i16 %tmp_304, %tmp_307" [verify.c:25->poly.c:275]   --->   Operation 381 'lshr' 'tmp_309' <Predicate = true> <Delay = 2.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node tmp_311)   --->   "%tmp_310 = lshr i16 -1, %tmp_308" [verify.c:25->poly.c:275]   --->   Operation 382 'lshr' 'tmp_310' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 383 [1/1] (2.08ns) (out node of the LUT)   --->   "%tmp_311 = and i16 %tmp_309, %tmp_310" [verify.c:25->poly.c:275]   --->   Operation 383 'and' 'tmp_311' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_312 = trunc i16 %tmp_311 to i8" [verify.c:25->poly.c:275]   --->   Operation 384 'trunc' 'tmp_312' <Predicate = true> <Delay = 0.00>

State 48 <SV = 11> <Delay = 8.34>
ST_48 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node tmp_386_i)   --->   "%tmp_291 = zext i5 %tmp_289 to i16" [verify.c:25->poly.c:275]   --->   Operation 385 'zext' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node tmp_386_i)   --->   "%tmp_293 = lshr i16 -1, %tmp_291" [verify.c:25->poly.c:275]   --->   Operation 386 'lshr' 'tmp_293' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp_386_i)   --->   "%tmp_294 = and i16 %tmp_292, %tmp_293" [verify.c:25->poly.c:275]   --->   Operation 387 'and' 'tmp_294' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node tmp_386_i)   --->   "%tmp_295 = trunc i16 %tmp_294 to i8" [verify.c:25->poly.c:275]   --->   Operation 388 'trunc' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node tmp_386_i)   --->   "%tmp_i9 = xor i8 %tmp_312, %tmp_295" [verify.c:25->poly.c:275]   --->   Operation 389 'xor' 'tmp_i9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node tmp_386_i)   --->   "%tmp_i2 = and i8 %tmp_i9, %b_assign_2_cast" [verify.c:25->poly.c:275]   --->   Operation 390 'and' 'tmp_i2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 391 [1/1] (2.08ns) (out node of the LUT)   --->   "%tmp_386_i = xor i8 %tmp_312, %tmp_i2" [verify.c:25->poly.c:275]   --->   Operation 391 'xor' 'tmp_386_i' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 392 [1/1] (1.21ns)   --->   "%tmp_313 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:275]   --->   Operation 392 'icmp' 'tmp_313' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_314 = zext i4 %start_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 393 'zext' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_315 = zext i4 %end_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 394 'zext' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node tmp_325)   --->   "%tmp_316 = zext i8 %tmp_386_i to i16" [verify.c:25->poly.c:275]   --->   Operation 395 'zext' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node tmp_325)   --->   "%tmp_317 = xor i5 %tmp_314, 15" [verify.c:25->poly.c:275]   --->   Operation 396 'xor' 'tmp_317' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_318 = select i1 %tmp_313, i5 %tmp_314, i5 %tmp_315" [verify.c:25->poly.c:275]   --->   Operation 397 'select' 'tmp_318' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_319 = select i1 %tmp_313, i5 %tmp_315, i5 %tmp_314" [verify.c:25->poly.c:275]   --->   Operation 398 'select' 'tmp_319' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node tmp_325)   --->   "%tmp_320 = select i1 %tmp_313, i5 %tmp_317, i5 %tmp_314" [verify.c:25->poly.c:275]   --->   Operation 399 'select' 'tmp_320' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_321 = xor i5 %tmp_318, 15" [verify.c:25->poly.c:275]   --->   Operation 400 'xor' 'tmp_321' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node tmp_325)   --->   "%tmp_322 = zext i5 %tmp_320 to i16" [verify.c:25->poly.c:275]   --->   Operation 401 'zext' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_323 = zext i5 %tmp_319 to i16" [verify.c:25->poly.c:275]   --->   Operation 402 'zext' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_324 = zext i5 %tmp_321 to i16" [verify.c:25->poly.c:275]   --->   Operation 403 'zext' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 404 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_325 = shl i16 %tmp_316, %tmp_322" [verify.c:25->poly.c:275]   --->   Operation 404 'shl' 'tmp_325' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node tmp_330)   --->   "%tmp_326 = call i16 @llvm.part.select.i16(i16 %tmp_325, i32 15, i32 0)" [verify.c:25->poly.c:275]   --->   Operation 405 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node tmp_330)   --->   "%tmp_327 = select i1 %tmp_313, i16 %tmp_326, i16 %tmp_325" [verify.c:25->poly.c:275]   --->   Operation 406 'select' 'tmp_327' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_328 = shl i16 -1, %tmp_323" [verify.c:25->poly.c:275]   --->   Operation 407 'shl' 'tmp_328' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_329 = lshr i16 -1, %tmp_324" [verify.c:25->poly.c:275]   --->   Operation 408 'lshr' 'tmp_329' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 409 [1/1] (2.08ns) (out node of the LUT)   --->   "%p_demorgan = and i16 %tmp_328, %tmp_329" [verify.c:25->poly.c:275]   --->   Operation 409 'and' 'p_demorgan' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 410 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_330 = and i16 %tmp_327, %p_demorgan" [verify.c:25->poly.c:275]   --->   Operation 410 'and' 'tmp_330' <Predicate = true> <Delay = 1.06> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([677 x i16]* %r_coeffs)" [verify.c:25->poly.c:275]   --->   Operation 411 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_331 = zext i1 %tmp_277 to i2" [verify.c:25->poly.c:275]   --->   Operation 412 'zext' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 413 [1/1] (1.49ns)   --->   "%mask = shl i2 1, %tmp_331" [verify.c:25->poly.c:275]   --->   Operation 413 'shl' 'mask' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 414 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_12, i16 %tmp_330, i2 %mask)" [verify.c:25->poly.c:275]   --->   Operation 414 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_48 : Operation 415 [1/1] (0.00ns)   --->   "br label %25" [verify.c:24->poly.c:275]   --->   Operation 415 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_coeffs              (alloca                ) [ 0011111111111111111111111111100000000000000000000]
f_coeffs              (alloca                ) [ 0011111111111111111111111111111111111111111111111]
g_coeffs              (alloca                ) [ 0011111111111111111111111110000000000000000000000]
StgValue_52           (br                    ) [ 0110000000000000000000000000000000000000000000000]
i                     (phi                   ) [ 0010000000000000000000000000000000000000000000000]
exitcond9             (icmp                  ) [ 0010000000000000000000000000000000000000000000000]
empty                 (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
StgValue_56           (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp                   (zext                  ) [ 0000000000000000000000000000000000000000000000000]
b_coeffs_addr_4       (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_59           (store                 ) [ 0000000000000000000000000000000000000000000000000]
i_25                  (add                   ) [ 0110000000000000000000000000000000000000000000000]
StgValue_61           (br                    ) [ 0110000000000000000000000000000000000000000000000]
b_coeffs_addr         (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_63           (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_64           (br                    ) [ 0011000000000000000000000000000000000000000000000]
i_1                   (phi                   ) [ 0001000000000000000000000000000000000000000000000]
exitcond8             (icmp                  ) [ 0001000000000000000000000000000000000000000000000]
empty_60              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_26                  (add                   ) [ 0011000000000000000000000000000000000000000000000]
StgValue_69           (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_s                 (zext                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr         (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_72           (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_73           (br                    ) [ 0011000000000000000000000000000000000000000000000]
StgValue_74           (br                    ) [ 0001110000000000000000000000000000000000000000000]
i_2                   (phi                   ) [ 0000100000000000000000000000000000000000000000000]
exitcond7             (icmp                  ) [ 0000110000000000000000000000000000000000000000000]
empty_61              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_27                  (add                   ) [ 0001110000000000000000000000000000000000000000000]
StgValue_79           (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_215               (zext                  ) [ 0000010000000000000000000000000000000000000000000]
a_coeffs_addr         (getelementptr         ) [ 0000010000000000000000000000000000000000000000000]
StgValue_83           (br                    ) [ 0000111000000000000000000000000000000000000000000]
a_coeffs_load         (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_271               (trunc                 ) [ 0000000000000000000000000000000000000000000000000]
tmp_308_cast          (zext                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr    (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_88           (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_89           (br                    ) [ 0001110000000000000000000000000000000000000000000]
i_3                   (phi                   ) [ 0000001000000000000000000000000000000000000000000]
exitcond6             (icmp                  ) [ 0000001000000000000000000000000000000000000000000]
empty_62              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_28                  (add                   ) [ 0000101000000000000000000000000000000000000000000]
StgValue_94           (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_216               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
g_coeffs_addr         (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_97           (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_98           (br                    ) [ 0000101000000000000000000000000000000000000000000]
temp_r_coeffs_addr_4  (getelementptr         ) [ 0000000111111111111111111110000000000000000000000]
temp_r_coeffs_addr_6  (getelementptr         ) [ 0000000111111111111111111110000000000000000000000]
r_coeffs_addr_5       (getelementptr         ) [ 0000000111111111111111111110000000000000000000000]
StgValue_102          (br                    ) [ 0000001111111111111111111110000000000000000000000]
degf                  (phi                   ) [ 0000000111111000000000000000000000000000000000000]
k                     (phi                   ) [ 0000000111111111111111111100000000000000000000000]
j                     (phi                   ) [ 0000000100000000000000000000000000000000000000000]
degg                  (phi                   ) [ 0000000111111000000000000000000000000000000000000]
done                  (phi                   ) [ 0000000111111111111111111100000000000000000000000]
exitcond5             (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_63              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
j_7                   (add                   ) [ 0000001111111111111111111110000000000000000000000]
StgValue_111          (br                    ) [ 0000000000000000000000000000000000000000000000000]
k_cast                (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_217               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_272               (bitselect             ) [ 0000000000000000000000000000000000000000000000000]
tmp_315_cast_cast     (select                ) [ 0000000000000000000000000000000000000000000000000]
k_6                   (sub                   ) [ 0000000000000000000000000000000000000000000000000]
k_6_cast_cast         (sext                  ) [ 0000000000000000000000000001111111111111111111111]
StgValue_119          (br                    ) [ 0000000111111111111111111111100000000000000000000]
temp_r_coeffs_load    (load                  ) [ 0000000001111111111110000000000000000000000000000]
tmp_273               (trunc                 ) [ 0000000001111000000000000000000000000000000000000]
s_assign_cast         (zext                  ) [ 0000000001111111111111111100000000000000000000000]
tmp_318_cast          (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_319_cast          (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_218               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_274               (bitselect             ) [ 0000000001111000000000000000000000000000000000000]
tmp_67                (zext                  ) [ 0000000001111111111111111100000000000000000000000]
tmp21                 (and                   ) [ 0000000000000000000000000000000000000000000000000]
swap                  (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_i3_cast           (select                ) [ 0000000001111000000000000000000000000000000000000]
StgValue_131          (br                    ) [ 0000000111111111111111111110000000000000000000000]
i_i4                  (phi                   ) [ 0000000001000000000000000000000000000000000000000]
exitcond_i5           (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_64              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_20                  (add                   ) [ 0000000111111111111111111110000000000000000000000]
StgValue_136          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_361_i             (zext                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_8  (getelementptr         ) [ 0000000000100000000000000000000000000000000000000]
g_coeffs_addr_4       (getelementptr         ) [ 0000000000100000000000000000000000000000000000000]
StgValue_142          (br                    ) [ 0000000111111111111111111110000000000000000000000]
temp_r_coeffs_load_7  (load                  ) [ 0000000000000000000000000000000000000000000000000]
g_coeffs_load         (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_362_i             (xor                   ) [ 0000000000000000000000000000000000000000000000000]
t                     (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_363_i             (xor                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_148          (store                 ) [ 0000000000000000000000000000000000000000000000000]
tmp_364_i             (xor                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_150          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_151          (br                    ) [ 0000000111111111111111111110000000000000000000000]
i_i8                  (phi                   ) [ 0000000000010000000000000000000000000000000000000]
exitcond_i9           (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_65              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_21                  (add                   ) [ 0000000111111111111111111110000000000000000000000]
StgValue_156          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_361_i2            (zext                  ) [ 0000000000000000000000000000000000000000000000000]
b_coeffs_addr_6       (getelementptr         ) [ 0000000000001000000000000000000000000000000000000]
r_coeffs_addr_11      (getelementptr         ) [ 0000000000001000000000000000000000000000000000000]
tmp_221               (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp22                 (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_222               (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_325_cast          (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_223               (and                   ) [ 0000000000000000000000000000000000000000000000000]
degf_3                (xor                   ) [ 0000000000000111111111111100000000000000000000000]
degg_2                (xor                   ) [ 0000001100000111111111111110000000000000000000000]
tmp_224               (select                ) [ 0000000000000111111110000000000000000000000000000]
StgValue_170          (br                    ) [ 0000000111111111111111111110000000000000000000000]
b_coeffs_load_3       (load                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_load_9       (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_362_i2            (xor                   ) [ 0000000000000000000000000000000000000000000000000]
t_2                   (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_363_i2            (xor                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_176          (store                 ) [ 0000000000000000000000000000000000000000000000000]
tmp_364_i2            (xor                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_178          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_179          (br                    ) [ 0000000111111111111111111110000000000000000000000]
i_4                   (phi                   ) [ 0000000000000100000000000000000000000000000000000]
exitcond4             (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_66              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_22                  (add                   ) [ 0000000111111111111111111110000000000000000000000]
StgValue_184          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_229               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
g_coeffs_addr_5       (getelementptr         ) [ 0000000000000010000000000000000000000000000000000]
temp_r_coeffs_addr_10 (getelementptr         ) [ 0000000000000011100000000000000000000000000000000]
StgValue_189          (br                    ) [ 0000000111111111111111111110000000000000000000000]
g_coeffs_load_3       (load                  ) [ 0000000000000001000000000000000000000000000000000]
tmp_230               (mul                   ) [ 0000000000000000100000000000000000000000000000000]
tmp_231               (and                   ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_load_8  (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_232               (xor                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_196          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_197          (br                    ) [ 0000000111111111111111111110000000000000000000000]
i_5                   (phi                   ) [ 0000000000000000010000000000000000000000000000000]
exitcond3             (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_67              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_24                  (add                   ) [ 0000000111111111111111111110000000000000000000000]
StgValue_202          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_233               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr_7       (getelementptr         ) [ 0000000000000000001000000000000000000000000000000]
b_coeffs_addr_7       (getelementptr         ) [ 0000000000000000001110000000000000000000000000000]
tmp_i                 (xor                   ) [ 0000000000000000000001110000000000000000000000000]
StgValue_208          (br                    ) [ 0000000111111111111111111110000000000000000000000]
r_coeffs_load         (load                  ) [ 0000000000000000000100000000000000000000000000000]
tmp_234               (mul                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_235               (and                   ) [ 0000000000000000000000000000000000000000000000000]
b_coeffs_load_4       (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_236               (xor                   ) [ 0000000000000000000010000000000000000000000000000]
StgValue_215          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_216          (br                    ) [ 0000000111111111111111111110000000000000000000000]
i_i                   (phi                   ) [ 0000000000000000000001000000000000000000000000000]
exitcond_i            (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_68              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
StgValue_220          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_112_i             (zext                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_11 (getelementptr         ) [ 0000000000000000000000100000000000000000000000000]
tmp_113_i             (add                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_114_i             (zext                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_12 (getelementptr         ) [ 0000000000000000000000100000000000000000000000000]
i_31                  (add                   ) [ 0000000111111111111111111110000000000000000000000]
temp_r_coeffs_load_9  (load                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_load_10 (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_115_i             (select                ) [ 0000000000000000000000000000000000000000000000000]
StgValue_233          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_234          (br                    ) [ 0000000111111111111111111110000000000000000000000]
temp_r_coeffs_load_3  (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_i_69              (select                ) [ 0000000000000000000000001110000000000000000000000]
tmp_111_i             (and                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_238          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_239          (br                    ) [ 0000000111111111111111111110000000000000000000000]
i_i2                  (phi                   ) [ 0000000000000000000000001000000000000000000000000]
exitcond_i3           (icmp                  ) [ 0000000111111111111111111110000000000000000000000]
empty_70              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
StgValue_243          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_106_i             (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_107_i             (zext                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr_9       (getelementptr         ) [ 0000000000000000000000000100000000000000000000000]
tmp_108_i             (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_109_i             (zext                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr_10      (getelementptr         ) [ 0000000000000000000000000100000000000000000000000]
i_32                  (add                   ) [ 0000000111111111111111111110000000000000000000000]
degf_4                (sub                   ) [ 0000001100000000000000000010000000000000000000000]
k_7                   (add                   ) [ 0000001100000000000000000010000000000000000000000]
tmp_237               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_332               (bitselect             ) [ 0000001100000000000000000010000000000000000000000]
r_coeffs_load_7       (load                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_load_8       (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_110_i             (select                ) [ 0000000000000000000000000000000000000000000000000]
StgValue_261          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_262          (br                    ) [ 0000000111111111111111111110000000000000000000000]
r_coeffs_load_6       (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_105_i             (and                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_265          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_266          (br                    ) [ 0000001111111111111111111110000000000000000000000]
i_6                   (phi                   ) [ 0000000000000000000000000001000000000000000000000]
exitcond2             (icmp                  ) [ 0000000000000000000000000001100000000000000000000]
empty_71              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_29                  (add                   ) [ 0000000100000000000000000001100000000000000000000]
StgValue_271          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_219               (zext                  ) [ 0000000000000000000000000000100000000000000000000]
b_coeffs_addr_5       (getelementptr         ) [ 0000000000000000000000000000100000000000000000000]
StgValue_275          (br                    ) [ 0000000000000000000000000001111111111111111111111]
b_coeffs_load         (load                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr_6       (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_278          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_279          (br                    ) [ 0000000100000000000000000001100000000000000000000]
k_1                   (phi                   ) [ 0000000000000000000000000000011111111111111111111]
i_7                   (phi                   ) [ 0000000000000000000000000000010000000000000000000]
i_7_cast              (zext                  ) [ 0000000000000000000000000000000000000000000000000]
exitcond1             (icmp                  ) [ 0000000000000000000000000000011111111111111111111]
empty_72              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_30                  (add                   ) [ 0000000000000000000000000001011111111111111111111]
StgValue_286          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_220               (shl                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_335_cast          (zext                  ) [ 0000000000000000000000000000001111111111111111000]
StgValue_289          (br                    ) [ 0000000000000000000000000000011111111111111111111]
StgValue_290          (ret                   ) [ 0000000000000000000000000000000000000000000000000]
j_1                   (phi                   ) [ 0000000000000000000000000000001111111111111111000]
j_1_cast              (zext                  ) [ 0000000000000000000000000000000000000000000000000]
exitcond              (icmp                  ) [ 0000000000000000000000000000011111111111111111111]
empty_73              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
j_8                   (add                   ) [ 0000000000000000000000000000011111111111111111111]
StgValue_296          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_225               (add                   ) [ 0000000000000000000000000000000111111111111110000]
tmp_275               (trunc                 ) [ 0000000000000000000000000000000000000000000000000]
b_assign_2_cast       (select                ) [ 0000000000000000000000000000000000000000000000111]
StgValue_301          (br                    ) [ 0000000000000000000000000000011111111111111111111]
tmp_226               (urem                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_227               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr_8       (getelementptr         ) [ 0000000000000000000000000000000000000000000001000]
r_coeffs_load_5       (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_228               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_9  (getelementptr         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_322          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_323          (br                    ) [ 0000000000000000000000000000011111111111111111111]
i_i7                  (phi                   ) [ 0000000000000000000000000000000000000000000000100]
exitcond_i8           (icmp                  ) [ 0000000000000000000000000000011111111111111111111]
empty_74              (speclooptripcount     ) [ 0000000000000000000000000000000000000000000000000]
i_23                  (add                   ) [ 0000000000000000000000000000011111111111111111111]
StgValue_328          (br                    ) [ 0000000000000000000000000000000000000000000000000]
tmp_277               (trunc                 ) [ 0000000000000000000000000000000000000000000000011]
adjSize               (partselect            ) [ 0000000000000000000000000000000000000000000000000]
adjSize309_cast_cast  (zext                  ) [ 0000000000000000000000000000000000000000000000000]
mem_index_gep         (add                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_278               (trunc                 ) [ 0000000000000000000000000000000000000000000000000]
addrCmp               (icmp                  ) [ 0000000000000000000000000000000000000000000000000]
gepindex              (add                   ) [ 0000000000000000000000000000000000000000000000000]
gepindex2             (select                ) [ 0000000000000000000000000000000000000000000000000]
gepindex2_cast        (zext                  ) [ 0000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_13 (getelementptr         ) [ 0000000000000000000000000000000000000000000000010]
adjSize311_cast       (zext                  ) [ 0000000000000000000000000000000000000000000000000]
mem_index_gep2        (add                   ) [ 0000000000000000000000000000000000000000000000000]
addrCmp2              (icmp                  ) [ 0000000000000000000000000000000000000000000000000]
gepindex333_cast      (partselect            ) [ 0000000000000000000000000000000000000000000000000]
gepindex4             (select                ) [ 0000000000000000000000000000000000000000000000000]
gepindex2335_cast     (zext                  ) [ 0000000000000000000000000000000000000000000000000]
r_coeffs_addr_12      (getelementptr         ) [ 0000000000000000000000000000000000000000000000011]
tmp_276               (partselect            ) [ 0000000000000000000000000000000000000000000000000]
tmp_37                (sext                  ) [ 0000000000000000000000000001011111111111111111111]
StgValue_350          (br                    ) [ 0000000000000000000000000001011111111111111111111]
temp_r_coeffs_load_11 (load                  ) [ 0000000000000000000000000000000000000000000000000]
start_pos             (bitconcatenate        ) [ 0000000000000000000000000000000000000000000000001]
end_pos               (or                    ) [ 0000000000000000000000000000000000000000000000001]
tmp_279               (icmp                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_280               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_281               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_282               (partselect            ) [ 0000000000000000000000000000000000000000000000000]
tmp_283               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_284               (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_285               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_286               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_287               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_288               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_289               (sub                   ) [ 0000000000000000000000000000000000000000000000001]
tmp_290               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_292               (lshr                  ) [ 0000000000000000000000000000000000000000000000001]
r_coeffs_load_10      (load                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_296               (icmp                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_297               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_298               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_299               (partselect            ) [ 0000000000000000000000000000000000000000000000000]
tmp_300               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_301               (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_302               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_303               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_304               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_305               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_306               (sub                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_307               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_308               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_309               (lshr                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_310               (lshr                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_311               (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_312               (trunc                 ) [ 0000000000000000000000000000000000000000000000001]
tmp_291               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_293               (lshr                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_294               (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_295               (trunc                 ) [ 0000000000000000000000000000000000000000000000000]
tmp_i9                (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_i2                (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_386_i             (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_313               (icmp                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_314               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_315               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_316               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_317               (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_318               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_319               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_320               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_321               (xor                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_322               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_323               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_324               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
tmp_325               (shl                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_326               (partselect            ) [ 0000000000000000000000000000000000000000000000000]
tmp_327               (select                ) [ 0000000000000000000000000000000000000000000000000]
tmp_328               (shl                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_329               (lshr                  ) [ 0000000000000000000000000000000000000000000000000]
p_demorgan            (and                   ) [ 0000000000000000000000000000000000000000000000000]
tmp_330               (and                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_411          (specbramwithbyteenable) [ 0000000000000000000000000000000000000000000000000]
tmp_331               (zext                  ) [ 0000000000000000000000000000000000000000000000000]
mask                  (shl                   ) [ 0000000000000000000000000000000000000000000000000]
StgValue_414          (store                 ) [ 0000000000000000000000000000000000000000000000000]
StgValue_415          (br                    ) [ 0000000000000000000000000000011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_coeffs"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="b_coeffs_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_coeffs/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="f_coeffs_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f_coeffs/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="g_coeffs_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_coeffs/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="b_coeffs_addr_4_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_4/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_59/2 StgValue_63/2 b_coeffs_load_3/11 StgValue_176/12 b_coeffs_load_4/18 StgValue_215/20 b_coeffs_load/27 "/>
</bind>
</comp>

<comp id="139" class="1004" name="b_coeffs_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="r_coeffs_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="10" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="0"/>
<pin id="158" dir="0" index="2" bw="2" slack="0"/>
<pin id="159" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_72/3 r_coeffs_load_9/11 StgValue_178/12 r_coeffs_load/17 r_coeffs_load_7/24 r_coeffs_load_8/24 r_coeffs_load_6/24 StgValue_261/25 StgValue_265/26 StgValue_278/28 r_coeffs_load_5/44 r_coeffs_load_10/46 StgValue_414/48 "/>
</bind>
</comp>

<comp id="160" class="1004" name="a_coeffs_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="temp_r_coeffs_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="10" slack="1"/>
<pin id="177" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_88/5 temp_r_coeffs_load/7 temp_r_coeffs_load_7/9 StgValue_148/10 temp_r_coeffs_load_8/15 StgValue_196/16 temp_r_coeffs_load_9/21 temp_r_coeffs_load_10/21 temp_r_coeffs_load_3/21 StgValue_233/22 StgValue_238/23 StgValue_322/45 temp_r_coeffs_load_11/46 "/>
</bind>
</comp>

<comp id="185" class="1004" name="g_coeffs_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="10" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_coeffs_addr/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_97/6 g_coeffs_load/9 StgValue_150/10 g_coeffs_load_3/13 "/>
</bind>
</comp>

<comp id="198" class="1004" name="temp_r_coeffs_addr_4_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_4/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="temp_r_coeffs_addr_6_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="11" slack="0"/>
<pin id="209" dir="1" index="3" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_6/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="r_coeffs_addr_5_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_5/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="temp_r_coeffs_addr_8_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="10" slack="0"/>
<pin id="224" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_8/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="g_coeffs_addr_4_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="10" slack="0"/>
<pin id="231" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_coeffs_addr_4/9 "/>
</bind>
</comp>

<comp id="234" class="1004" name="b_coeffs_addr_6_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="10" slack="0"/>
<pin id="238" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_6/11 "/>
</bind>
</comp>

<comp id="241" class="1004" name="r_coeffs_addr_11_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_11/11 "/>
</bind>
</comp>

<comp id="249" class="1004" name="g_coeffs_addr_5_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="10" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_coeffs_addr_5/13 "/>
</bind>
</comp>

<comp id="256" class="1004" name="temp_r_coeffs_addr_10_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_10/13 "/>
</bind>
</comp>

<comp id="262" class="1004" name="r_coeffs_addr_7_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="10" slack="0"/>
<pin id="266" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_7/17 "/>
</bind>
</comp>

<comp id="270" class="1004" name="b_coeffs_addr_7_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="10" slack="0"/>
<pin id="274" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_7/17 "/>
</bind>
</comp>

<comp id="276" class="1004" name="temp_r_coeffs_addr_11_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="10" slack="0"/>
<pin id="280" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_11/21 "/>
</bind>
</comp>

<comp id="283" class="1004" name="temp_r_coeffs_addr_12_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="10" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_12/21 "/>
</bind>
</comp>

<comp id="290" class="1004" name="r_coeffs_addr_9_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_9/24 "/>
</bind>
</comp>

<comp id="298" class="1004" name="r_coeffs_addr_10_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="10" slack="0"/>
<pin id="302" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_10/24 "/>
</bind>
</comp>

<comp id="306" class="1004" name="b_coeffs_addr_5_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="10" slack="0"/>
<pin id="310" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_5/27 "/>
</bind>
</comp>

<comp id="313" class="1004" name="r_coeffs_addr_6_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="10" slack="1"/>
<pin id="317" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_6/28 "/>
</bind>
</comp>

<comp id="320" class="1004" name="r_coeffs_addr_8_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="11" slack="0"/>
<pin id="324" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_8/44 "/>
</bind>
</comp>

<comp id="328" class="1004" name="temp_r_coeffs_addr_9_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="10" slack="0"/>
<pin id="332" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_9/45 "/>
</bind>
</comp>

<comp id="336" class="1004" name="temp_r_coeffs_addr_13_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="10" slack="0"/>
<pin id="340" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_13/46 "/>
</bind>
</comp>

<comp id="343" class="1004" name="r_coeffs_addr_12_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="10" slack="0"/>
<pin id="347" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_12/46 "/>
</bind>
</comp>

<comp id="351" class="1005" name="i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="1"/>
<pin id="353" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="i_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="10" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="i_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="1"/>
<pin id="364" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_1_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="10" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="i_2_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="1"/>
<pin id="375" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="i_2_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_3_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="1"/>
<pin id="386" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_3_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="1" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="395" class="1005" name="degf_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="1"/>
<pin id="397" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="degf (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="degf_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="11" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="degf/7 "/>
</bind>
</comp>

<comp id="407" class="1005" name="k_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="1"/>
<pin id="409" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="k_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="1"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="1" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="419" class="1005" name="j_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="1"/>
<pin id="421" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="j_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="1" slack="1"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="430" class="1005" name="degg_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="1"/>
<pin id="432" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="degg (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="degg_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="1"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="11" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="degg/7 "/>
</bind>
</comp>

<comp id="442" class="1005" name="done_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="done_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="1" slack="1"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done/7 "/>
</bind>
</comp>

<comp id="454" class="1005" name="i_i4_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="1"/>
<pin id="456" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i4 (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="i_i4_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="10" slack="0"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i4/9 "/>
</bind>
</comp>

<comp id="465" class="1005" name="i_i8_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="1"/>
<pin id="467" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i8 (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="i_i8_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="1" slack="1"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i8/11 "/>
</bind>
</comp>

<comp id="476" class="1005" name="i_4_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="1"/>
<pin id="478" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="i_4_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="10" slack="0"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/13 "/>
</bind>
</comp>

<comp id="487" class="1005" name="i_5_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="1"/>
<pin id="489" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="i_5_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="0"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="1" slack="1"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/17 "/>
</bind>
</comp>

<comp id="498" class="1005" name="i_i_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="1"/>
<pin id="500" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="i_i_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="10" slack="0"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/21 "/>
</bind>
</comp>

<comp id="509" class="1005" name="i_i2_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="1"/>
<pin id="511" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="513" class="1004" name="i_i2_phi_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="10" slack="0"/>
<pin id="517" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/24 "/>
</bind>
</comp>

<comp id="520" class="1005" name="i_6_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="1"/>
<pin id="522" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="524" class="1004" name="i_6_phi_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="10" slack="0"/>
<pin id="528" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_6/27 "/>
</bind>
</comp>

<comp id="531" class="1005" name="k_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="30" slack="1"/>
<pin id="533" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="k_1_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="29" slack="1"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="12" slack="2"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/29 "/>
</bind>
</comp>

<comp id="541" class="1005" name="i_7_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="1"/>
<pin id="543" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_7 (phireg) "/>
</bind>
</comp>

<comp id="545" class="1004" name="i_7_phi_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="1" slack="1"/>
<pin id="549" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_7/29 "/>
</bind>
</comp>

<comp id="552" class="1005" name="j_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="1"/>
<pin id="554" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="556" class="1004" name="j_1_phi_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="0"/>
<pin id="558" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="559" dir="0" index="2" bw="1" slack="1"/>
<pin id="560" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="561" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/30 "/>
</bind>
</comp>

<comp id="564" class="1005" name="i_i7_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="1"/>
<pin id="566" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_i7 (phireg) "/>
</bind>
</comp>

<comp id="568" class="1004" name="i_i7_phi_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="11" slack="0"/>
<pin id="572" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="573" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i7/46 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="0" index="1" bw="4" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_279/47 tmp_313/48 "/>
</bind>
</comp>

<comp id="579" class="1004" name="exitcond9_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="0"/>
<pin id="581" dir="0" index="1" bw="10" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="0"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="i_25_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="10" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_25/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="exitcond8_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="0"/>
<pin id="598" dir="0" index="1" bw="10" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="i_26_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_26/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_s_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="exitcond7_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="0"/>
<pin id="615" dir="0" index="1" bw="10" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="i_27_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_27/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_215_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="10" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_215/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_271_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="0"/>
<pin id="632" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_271/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_308_cast_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_308_cast/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="exitcond6_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="0" index="1" bw="10" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="i_28_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="10" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_216_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="10" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_216/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="exitcond5_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="11" slack="0"/>
<pin id="658" dir="0" index="1" bw="11" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="j_7_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="k_cast_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="0"/>
<pin id="670" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/7 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_217_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="0"/>
<pin id="674" dir="0" index="1" bw="11" slack="0"/>
<pin id="675" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_217/7 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_272_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="11" slack="0"/>
<pin id="681" dir="0" index="2" bw="5" slack="0"/>
<pin id="682" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_272/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_315_cast_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="11" slack="0"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_315_cast_cast/7 "/>
</bind>
</comp>

<comp id="694" class="1004" name="k_6_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="11" slack="0"/>
<pin id="696" dir="0" index="1" bw="11" slack="0"/>
<pin id="697" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="k_6/7 "/>
</bind>
</comp>

<comp id="700" class="1004" name="k_6_cast_cast_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="12" slack="0"/>
<pin id="702" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="k_6_cast_cast/7 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_273_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="0"/>
<pin id="706" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_273/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="s_assign_cast_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="s_assign_cast/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_318_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="1"/>
<pin id="714" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_318_cast/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_319_cast_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="1"/>
<pin id="718" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_319_cast/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_218_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="0"/>
<pin id="722" dir="0" index="1" bw="16" slack="0"/>
<pin id="723" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_218/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_274_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="17" slack="0"/>
<pin id="729" dir="0" index="2" bw="5" slack="0"/>
<pin id="730" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_274/8 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_67_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67/8 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp21_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="1"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp21/8 "/>
</bind>
</comp>

<comp id="744" class="1004" name="swap_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="swap/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_i3_cast_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i3_cast/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="exitcond_i5_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="10" slack="0"/>
<pin id="760" dir="0" index="1" bw="10" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i5/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="i_20_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/9 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_361_i_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="10" slack="0"/>
<pin id="772" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_361_i/9 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_362_i_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="0"/>
<pin id="778" dir="0" index="1" bw="16" slack="0"/>
<pin id="779" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_362_i/10 "/>
</bind>
</comp>

<comp id="782" class="1004" name="t_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="0"/>
<pin id="784" dir="0" index="1" bw="16" slack="2"/>
<pin id="785" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="t/10 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_363_i_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="0"/>
<pin id="789" dir="0" index="1" bw="16" slack="0"/>
<pin id="790" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_363_i/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_364_i_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="0"/>
<pin id="796" dir="0" index="1" bw="16" slack="0"/>
<pin id="797" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_364_i/10 "/>
</bind>
</comp>

<comp id="801" class="1004" name="exitcond_i9_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="10" slack="0"/>
<pin id="803" dir="0" index="1" bw="10" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i9/11 "/>
</bind>
</comp>

<comp id="807" class="1004" name="i_21_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="10" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_21/11 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_361_i2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="10" slack="0"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_361_i2/11 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_221_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="3"/>
<pin id="821" dir="0" index="1" bw="16" slack="3"/>
<pin id="822" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_221/11 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp22_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="2"/>
<pin id="827" dir="0" index="1" bw="1" slack="3"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp22/11 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_222_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="2"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_222/11 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_325_cast_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="0" index="2" bw="1" slack="0"/>
<pin id="839" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_325_cast/11 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_223_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="0"/>
<pin id="845" dir="0" index="1" bw="16" slack="0"/>
<pin id="846" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_223/11 "/>
</bind>
</comp>

<comp id="849" class="1004" name="degf_3_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="0"/>
<pin id="851" dir="0" index="1" bw="16" slack="3"/>
<pin id="852" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="degf_3/11 "/>
</bind>
</comp>

<comp id="855" class="1004" name="degg_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="0"/>
<pin id="857" dir="0" index="1" bw="16" slack="3"/>
<pin id="858" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="degg_2/11 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_224_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="3"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="0" index="2" bw="1" slack="0"/>
<pin id="865" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_224/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_362_i2_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="0"/>
<pin id="871" dir="0" index="1" bw="16" slack="0"/>
<pin id="872" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_362_i2/12 "/>
</bind>
</comp>

<comp id="875" class="1004" name="t_2_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="0"/>
<pin id="877" dir="0" index="1" bw="16" slack="3"/>
<pin id="878" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="t_2/12 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_363_i2_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="0" index="1" bw="16" slack="0"/>
<pin id="883" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_363_i2/12 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_364_i2_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="0"/>
<pin id="889" dir="0" index="1" bw="16" slack="0"/>
<pin id="890" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_364_i2/12 "/>
</bind>
</comp>

<comp id="894" class="1004" name="exitcond4_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="10" slack="0"/>
<pin id="896" dir="0" index="1" bw="10" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/13 "/>
</bind>
</comp>

<comp id="900" class="1004" name="i_22_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="10" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_22/13 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_229_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="10" slack="0"/>
<pin id="908" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_229/13 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_231_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="1"/>
<pin id="914" dir="0" index="1" bw="16" slack="4"/>
<pin id="915" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_231/16 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_232_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="0" index="1" bw="16" slack="0"/>
<pin id="919" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_232/16 "/>
</bind>
</comp>

<comp id="923" class="1004" name="exitcond3_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="10" slack="0"/>
<pin id="925" dir="0" index="1" bw="10" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/17 "/>
</bind>
</comp>

<comp id="929" class="1004" name="i_24_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="10" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_24/17 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_233_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="0"/>
<pin id="937" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_233/17 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_i_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="5"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i/17 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_235_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="0"/>
<pin id="949" dir="0" index="1" bw="16" slack="4"/>
<pin id="950" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_235/19 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_236_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="0"/>
<pin id="953" dir="0" index="1" bw="16" slack="0"/>
<pin id="954" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_236/19 "/>
</bind>
</comp>

<comp id="957" class="1004" name="exitcond_i_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="0"/>
<pin id="959" dir="0" index="1" bw="10" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/21 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_112_i_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="10" slack="0"/>
<pin id="965" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_112_i/21 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_113_i_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="10" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_113_i/21 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_114_i_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="10" slack="0"/>
<pin id="976" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_114_i/21 "/>
</bind>
</comp>

<comp id="979" class="1004" name="i_31_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="0"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_31/21 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_115_i_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="7"/>
<pin id="987" dir="0" index="1" bw="16" slack="0"/>
<pin id="988" dir="0" index="2" bw="16" slack="0"/>
<pin id="989" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_115_i/22 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_i_69_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="2"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="0" index="2" bw="1" slack="0"/>
<pin id="998" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_69/23 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_111_i_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="0"/>
<pin id="1003" dir="0" index="1" bw="16" slack="0"/>
<pin id="1004" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_111_i/23 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="exitcond_i3_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="10" slack="0"/>
<pin id="1010" dir="0" index="1" bw="10" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i3/24 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_106_i_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="10" slack="0"/>
<pin id="1016" dir="0" index="1" bw="10" slack="0"/>
<pin id="1017" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_106_i/24 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_107_i_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="10" slack="0"/>
<pin id="1022" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107_i/24 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_108_i_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="10" slack="0"/>
<pin id="1027" dir="0" index="1" bw="10" slack="0"/>
<pin id="1028" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_108_i/24 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_109_i_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="10" slack="0"/>
<pin id="1033" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109_i/24 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="i_32_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="10" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_32/24 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="degf_4_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="5"/>
<pin id="1044" dir="0" index="1" bw="1" slack="7"/>
<pin id="1045" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="degf_4/24 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="k_7_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="7"/>
<pin id="1048" dir="0" index="1" bw="11" slack="8"/>
<pin id="1049" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_7/24 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_237_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="16" slack="0"/>
<pin id="1054" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_237/24 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_332_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="16" slack="0"/>
<pin id="1060" dir="0" index="2" bw="5" slack="0"/>
<pin id="1061" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_332/24 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_110_i_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="9"/>
<pin id="1067" dir="0" index="1" bw="16" slack="0"/>
<pin id="1068" dir="0" index="2" bw="16" slack="0"/>
<pin id="1069" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_110_i/25 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_105_i_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="0"/>
<pin id="1076" dir="0" index="1" bw="16" slack="2"/>
<pin id="1077" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_105_i/26 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="exitcond2_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="10" slack="0"/>
<pin id="1082" dir="0" index="1" bw="10" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/27 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="i_29_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="10" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_29/27 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_219_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="10" slack="0"/>
<pin id="1094" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_219/27 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="i_7_cast_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="4" slack="0"/>
<pin id="1099" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_7_cast/29 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="exitcond1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="4" slack="0"/>
<pin id="1103" dir="0" index="1" bw="4" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/29 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="i_30_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="4" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/29 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_220_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="4" slack="0"/>
<pin id="1116" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_220/29 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="tmp_335_cast_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="10" slack="0"/>
<pin id="1121" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_335_cast/29 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="j_1_cast_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="10" slack="0"/>
<pin id="1125" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/30 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="exitcond_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="10" slack="0"/>
<pin id="1129" dir="0" index="1" bw="10" slack="0"/>
<pin id="1130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/30 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="j_8_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="10" slack="0"/>
<pin id="1135" dir="0" index="1" bw="1" slack="0"/>
<pin id="1136" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/30 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="tmp_225_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="10" slack="1"/>
<pin id="1141" dir="0" index="1" bw="10" slack="0"/>
<pin id="1142" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_225/30 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="grp_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="11" slack="0"/>
<pin id="1146" dir="0" index="1" bw="11" slack="0"/>
<pin id="1147" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_226/30 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_275_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="29" slack="1"/>
<pin id="1152" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_275/30 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="b_assign_2_cast_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="1" slack="0"/>
<pin id="1157" dir="0" index="2" bw="1" slack="0"/>
<pin id="1158" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_assign_2_cast/30 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="tmp_227_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="11" slack="0"/>
<pin id="1164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_227/44 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp_228_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="10" slack="15"/>
<pin id="1169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228/45 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="exitcond_i8_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="11" slack="0"/>
<pin id="1174" dir="0" index="1" bw="11" slack="0"/>
<pin id="1175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i8/46 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="i_23_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="11" slack="0"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_23/46 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="tmp_277_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="11" slack="0"/>
<pin id="1186" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_277/46 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="adjSize_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="10" slack="0"/>
<pin id="1190" dir="0" index="1" bw="11" slack="0"/>
<pin id="1191" dir="0" index="2" bw="1" slack="0"/>
<pin id="1192" dir="0" index="3" bw="5" slack="0"/>
<pin id="1193" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="adjSize/46 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="adjSize309_cast_cast_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="10" slack="0"/>
<pin id="1200" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="adjSize309_cast_cast/46 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="mem_index_gep_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="12" slack="0"/>
<pin id="1204" dir="0" index="1" bw="10" slack="0"/>
<pin id="1205" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mem_index_gep/46 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="tmp_278_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="12" slack="0"/>
<pin id="1210" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_278/46 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="addrCmp_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="12" slack="0"/>
<pin id="1214" dir="0" index="1" bw="12" slack="0"/>
<pin id="1215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addrCmp/46 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="gepindex_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="6" slack="0"/>
<pin id="1220" dir="0" index="1" bw="10" slack="0"/>
<pin id="1221" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gepindex/46 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="gepindex2_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="10" slack="0"/>
<pin id="1227" dir="0" index="2" bw="10" slack="0"/>
<pin id="1228" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gepindex2/46 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="gepindex2_cast_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="10" slack="0"/>
<pin id="1234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex2_cast/46 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="adjSize311_cast_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="10" slack="0"/>
<pin id="1239" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="adjSize311_cast/46 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="mem_index_gep2_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="16" slack="0"/>
<pin id="1243" dir="0" index="1" bw="10" slack="0"/>
<pin id="1244" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mem_index_gep2/46 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="addrCmp2_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="16" slack="0"/>
<pin id="1249" dir="0" index="1" bw="16" slack="0"/>
<pin id="1250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addrCmp2/46 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="gepindex333_cast_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="10" slack="0"/>
<pin id="1255" dir="0" index="1" bw="11" slack="0"/>
<pin id="1256" dir="0" index="2" bw="1" slack="0"/>
<pin id="1257" dir="0" index="3" bw="5" slack="0"/>
<pin id="1258" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gepindex333_cast/46 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="gepindex4_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="0"/>
<pin id="1265" dir="0" index="1" bw="10" slack="0"/>
<pin id="1266" dir="0" index="2" bw="10" slack="0"/>
<pin id="1267" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gepindex4/46 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="gepindex2335_cast_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="10" slack="0"/>
<pin id="1273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex2335_cast/46 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="tmp_276_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="29" slack="0"/>
<pin id="1278" dir="0" index="1" bw="29" slack="2"/>
<pin id="1279" dir="0" index="2" bw="1" slack="0"/>
<pin id="1280" dir="0" index="3" bw="6" slack="0"/>
<pin id="1281" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_276/46 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="tmp_37_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="29" slack="0"/>
<pin id="1288" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37/46 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="start_pos_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="4" slack="0"/>
<pin id="1292" dir="0" index="1" bw="1" slack="1"/>
<pin id="1293" dir="0" index="2" bw="1" slack="0"/>
<pin id="1294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/47 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="end_pos_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="4" slack="0"/>
<pin id="1300" dir="0" index="1" bw="4" slack="0"/>
<pin id="1301" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos/47 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="tmp_280_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="4" slack="0"/>
<pin id="1307" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_280/47 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="tmp_281_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="4" slack="0"/>
<pin id="1311" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_281/47 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="tmp_282_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="16" slack="0"/>
<pin id="1315" dir="0" index="1" bw="16" slack="0"/>
<pin id="1316" dir="0" index="2" bw="5" slack="0"/>
<pin id="1317" dir="0" index="3" bw="1" slack="0"/>
<pin id="1318" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_282/47 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="tmp_283_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="4" slack="0"/>
<pin id="1325" dir="0" index="1" bw="4" slack="0"/>
<pin id="1326" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_283/47 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="tmp_284_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="4" slack="0"/>
<pin id="1331" dir="0" index="1" bw="5" slack="0"/>
<pin id="1332" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_284/47 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="tmp_285_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="4" slack="0"/>
<pin id="1337" dir="0" index="1" bw="4" slack="0"/>
<pin id="1338" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_285/47 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="tmp_286_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="0"/>
<pin id="1343" dir="0" index="1" bw="5" slack="0"/>
<pin id="1344" dir="0" index="2" bw="5" slack="0"/>
<pin id="1345" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_286/47 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="tmp_287_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="1" slack="0"/>
<pin id="1351" dir="0" index="1" bw="16" slack="0"/>
<pin id="1352" dir="0" index="2" bw="16" slack="0"/>
<pin id="1353" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_287/47 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="tmp_288_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="0"/>
<pin id="1359" dir="0" index="1" bw="5" slack="0"/>
<pin id="1360" dir="0" index="2" bw="4" slack="0"/>
<pin id="1361" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_288/47 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="tmp_289_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="5" slack="0"/>
<pin id="1367" dir="0" index="1" bw="5" slack="0"/>
<pin id="1368" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_289/47 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="tmp_290_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="5" slack="0"/>
<pin id="1373" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_290/47 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="tmp_292_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="16" slack="0"/>
<pin id="1377" dir="0" index="1" bw="5" slack="0"/>
<pin id="1378" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_292/47 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="tmp_296_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="4" slack="0"/>
<pin id="1383" dir="0" index="1" bw="4" slack="0"/>
<pin id="1384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_296/47 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="tmp_297_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="4" slack="0"/>
<pin id="1389" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_297/47 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="tmp_298_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="4" slack="0"/>
<pin id="1393" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_298/47 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="tmp_299_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="16" slack="0"/>
<pin id="1397" dir="0" index="1" bw="16" slack="0"/>
<pin id="1398" dir="0" index="2" bw="5" slack="0"/>
<pin id="1399" dir="0" index="3" bw="1" slack="0"/>
<pin id="1400" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_299/47 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="tmp_300_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="4" slack="0"/>
<pin id="1407" dir="0" index="1" bw="4" slack="0"/>
<pin id="1408" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_300/47 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="tmp_301_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="4" slack="0"/>
<pin id="1413" dir="0" index="1" bw="5" slack="0"/>
<pin id="1414" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_301/47 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="tmp_302_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="4" slack="0"/>
<pin id="1419" dir="0" index="1" bw="4" slack="0"/>
<pin id="1420" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_302/47 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="tmp_303_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="0"/>
<pin id="1425" dir="0" index="1" bw="5" slack="0"/>
<pin id="1426" dir="0" index="2" bw="5" slack="0"/>
<pin id="1427" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_303/47 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="tmp_304_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="0"/>
<pin id="1433" dir="0" index="1" bw="16" slack="0"/>
<pin id="1434" dir="0" index="2" bw="16" slack="0"/>
<pin id="1435" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_304/47 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="tmp_305_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="1" slack="0"/>
<pin id="1441" dir="0" index="1" bw="5" slack="0"/>
<pin id="1442" dir="0" index="2" bw="4" slack="0"/>
<pin id="1443" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_305/47 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="tmp_306_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="5" slack="0"/>
<pin id="1449" dir="0" index="1" bw="5" slack="0"/>
<pin id="1450" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_306/47 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="tmp_307_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="5" slack="0"/>
<pin id="1455" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_307/47 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="tmp_308_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="5" slack="0"/>
<pin id="1459" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_308/47 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="tmp_309_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="16" slack="0"/>
<pin id="1463" dir="0" index="1" bw="5" slack="0"/>
<pin id="1464" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_309/47 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="tmp_310_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="1" slack="0"/>
<pin id="1469" dir="0" index="1" bw="5" slack="0"/>
<pin id="1470" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_310/47 "/>
</bind>
</comp>

<comp id="1473" class="1004" name="tmp_311_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="16" slack="0"/>
<pin id="1475" dir="0" index="1" bw="16" slack="0"/>
<pin id="1476" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_311/47 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="tmp_312_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="16" slack="0"/>
<pin id="1481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_312/47 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="tmp_291_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="5" slack="1"/>
<pin id="1485" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_291/48 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="tmp_293_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="1" slack="0"/>
<pin id="1488" dir="0" index="1" bw="5" slack="0"/>
<pin id="1489" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_293/48 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="tmp_294_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="16" slack="1"/>
<pin id="1494" dir="0" index="1" bw="16" slack="0"/>
<pin id="1495" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_294/48 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="tmp_295_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="16" slack="0"/>
<pin id="1499" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_295/48 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="tmp_i9_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="8" slack="1"/>
<pin id="1503" dir="0" index="1" bw="8" slack="0"/>
<pin id="1504" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i9/48 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="tmp_i2_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="8" slack="0"/>
<pin id="1508" dir="0" index="1" bw="8" slack="3"/>
<pin id="1509" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_i2/48 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="tmp_386_i_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="8" slack="1"/>
<pin id="1513" dir="0" index="1" bw="8" slack="0"/>
<pin id="1514" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_386_i/48 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="tmp_314_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="4" slack="1"/>
<pin id="1518" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_314/48 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="tmp_315_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="4" slack="1"/>
<pin id="1521" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_315/48 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="tmp_316_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="8" slack="0"/>
<pin id="1524" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_316/48 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="tmp_317_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="4" slack="0"/>
<pin id="1528" dir="0" index="1" bw="5" slack="0"/>
<pin id="1529" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_317/48 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="tmp_318_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="1" slack="0"/>
<pin id="1534" dir="0" index="1" bw="4" slack="0"/>
<pin id="1535" dir="0" index="2" bw="4" slack="0"/>
<pin id="1536" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_318/48 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="tmp_319_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="1" slack="0"/>
<pin id="1542" dir="0" index="1" bw="4" slack="0"/>
<pin id="1543" dir="0" index="2" bw="4" slack="0"/>
<pin id="1544" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_319/48 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="tmp_320_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="1" slack="0"/>
<pin id="1550" dir="0" index="1" bw="5" slack="0"/>
<pin id="1551" dir="0" index="2" bw="4" slack="0"/>
<pin id="1552" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_320/48 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="tmp_321_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="4" slack="0"/>
<pin id="1558" dir="0" index="1" bw="5" slack="0"/>
<pin id="1559" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_321/48 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="tmp_322_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="5" slack="0"/>
<pin id="1564" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_322/48 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="tmp_323_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="4" slack="0"/>
<pin id="1568" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_323/48 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="tmp_324_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="5" slack="0"/>
<pin id="1572" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_324/48 "/>
</bind>
</comp>

<comp id="1574" class="1004" name="tmp_325_fu_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="8" slack="0"/>
<pin id="1576" dir="0" index="1" bw="5" slack="0"/>
<pin id="1577" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_325/48 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="tmp_326_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="16" slack="0"/>
<pin id="1582" dir="0" index="1" bw="16" slack="0"/>
<pin id="1583" dir="0" index="2" bw="5" slack="0"/>
<pin id="1584" dir="0" index="3" bw="1" slack="0"/>
<pin id="1585" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_326/48 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="tmp_327_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="1" slack="0"/>
<pin id="1592" dir="0" index="1" bw="16" slack="0"/>
<pin id="1593" dir="0" index="2" bw="16" slack="0"/>
<pin id="1594" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_327/48 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="tmp_328_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="1" slack="0"/>
<pin id="1600" dir="0" index="1" bw="4" slack="0"/>
<pin id="1601" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_328/48 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="tmp_329_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="1" slack="0"/>
<pin id="1606" dir="0" index="1" bw="5" slack="0"/>
<pin id="1607" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_329/48 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="p_demorgan_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="16" slack="0"/>
<pin id="1612" dir="0" index="1" bw="16" slack="0"/>
<pin id="1613" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/48 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="tmp_330_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="16" slack="0"/>
<pin id="1618" dir="0" index="1" bw="16" slack="0"/>
<pin id="1619" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_330/48 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="tmp_331_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="1" slack="2"/>
<pin id="1625" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_331/48 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="mask_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="1" slack="0"/>
<pin id="1628" dir="0" index="1" bw="1" slack="0"/>
<pin id="1629" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="mask/48 "/>
</bind>
</comp>

<comp id="1633" class="1007" name="tmp_230_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="16" slack="5"/>
<pin id="1635" dir="0" index="1" bw="16" slack="1"/>
<pin id="1636" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_230/15 "/>
</bind>
</comp>

<comp id="1637" class="1007" name="tmp_234_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="16" slack="6"/>
<pin id="1639" dir="0" index="1" bw="16" slack="1"/>
<pin id="1640" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_234/19 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="i_25_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="10" slack="0"/>
<pin id="1647" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="i_26_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="10" slack="0"/>
<pin id="1655" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_26 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="i_27_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="10" slack="0"/>
<pin id="1663" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_27 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="tmp_215_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="64" slack="1"/>
<pin id="1668" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_215 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="a_coeffs_addr_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="10" slack="1"/>
<pin id="1673" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="1679" class="1005" name="i_28_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="10" slack="0"/>
<pin id="1681" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_28 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="temp_r_coeffs_addr_4_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="10" slack="1"/>
<pin id="1686" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_4 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="temp_r_coeffs_addr_6_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="10" slack="7"/>
<pin id="1691" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_6 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="r_coeffs_addr_5_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="10" slack="9"/>
<pin id="1696" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_5 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="j_7_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="11" slack="0"/>
<pin id="1704" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="k_6_cast_cast_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="30" slack="2"/>
<pin id="1709" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="k_6_cast_cast "/>
</bind>
</comp>

<comp id="1712" class="1005" name="temp_r_coeffs_load_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="16" slack="5"/>
<pin id="1714" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_load "/>
</bind>
</comp>

<comp id="1718" class="1005" name="tmp_273_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="1" slack="2"/>
<pin id="1720" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_273 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="s_assign_cast_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="11" slack="7"/>
<pin id="1725" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="s_assign_cast "/>
</bind>
</comp>

<comp id="1728" class="1005" name="tmp_274_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="1" slack="2"/>
<pin id="1730" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_274 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="tmp_67_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="16" slack="7"/>
<pin id="1735" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="tmp_i3_cast_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="16" slack="2"/>
<pin id="1740" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i3_cast "/>
</bind>
</comp>

<comp id="1747" class="1005" name="i_20_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="10" slack="0"/>
<pin id="1749" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="temp_r_coeffs_addr_8_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="10" slack="1"/>
<pin id="1754" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_8 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="g_coeffs_addr_4_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="10" slack="1"/>
<pin id="1759" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="g_coeffs_addr_4 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="i_21_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="10" slack="0"/>
<pin id="1767" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="b_coeffs_addr_6_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="10" slack="1"/>
<pin id="1772" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_6 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="r_coeffs_addr_11_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="10" slack="1"/>
<pin id="1777" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_11 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="degf_3_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="16" slack="5"/>
<pin id="1782" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="degf_3 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="degg_2_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="16" slack="1"/>
<pin id="1787" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="degg_2 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="tmp_224_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="16" slack="4"/>
<pin id="1792" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_224 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="i_22_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="10" slack="0"/>
<pin id="1801" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_22 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="g_coeffs_addr_5_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="10" slack="1"/>
<pin id="1806" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="g_coeffs_addr_5 "/>
</bind>
</comp>

<comp id="1809" class="1005" name="temp_r_coeffs_addr_10_reg_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="10" slack="2"/>
<pin id="1811" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_10 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="g_coeffs_load_3_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="16" slack="1"/>
<pin id="1816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="g_coeffs_load_3 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="tmp_230_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="16" slack="1"/>
<pin id="1821" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_230 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="i_24_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="10" slack="0"/>
<pin id="1829" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="r_coeffs_addr_7_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="10" slack="1"/>
<pin id="1834" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_7 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="b_coeffs_addr_7_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="10" slack="1"/>
<pin id="1839" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_7 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="tmp_i_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="1" slack="2"/>
<pin id="1844" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1847" class="1005" name="r_coeffs_load_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="16" slack="1"/>
<pin id="1849" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_load "/>
</bind>
</comp>

<comp id="1852" class="1005" name="tmp_236_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="16" slack="1"/>
<pin id="1854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_236 "/>
</bind>
</comp>

<comp id="1860" class="1005" name="temp_r_coeffs_addr_11_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="10" slack="1"/>
<pin id="1862" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_11 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="temp_r_coeffs_addr_12_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="10" slack="1"/>
<pin id="1867" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_12 "/>
</bind>
</comp>

<comp id="1870" class="1005" name="i_31_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="10" slack="0"/>
<pin id="1872" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_31 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="tmp_i_69_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="16" slack="2"/>
<pin id="1877" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_69 "/>
</bind>
</comp>

<comp id="1883" class="1005" name="r_coeffs_addr_9_reg_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="10" slack="1"/>
<pin id="1885" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_9 "/>
</bind>
</comp>

<comp id="1888" class="1005" name="r_coeffs_addr_10_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="10" slack="1"/>
<pin id="1890" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_10 "/>
</bind>
</comp>

<comp id="1893" class="1005" name="i_32_reg_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="10" slack="0"/>
<pin id="1895" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_32 "/>
</bind>
</comp>

<comp id="1898" class="1005" name="degf_4_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="16" slack="1"/>
<pin id="1900" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="degf_4 "/>
</bind>
</comp>

<comp id="1903" class="1005" name="k_7_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="11" slack="1"/>
<pin id="1905" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_7 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="tmp_332_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="1" slack="1"/>
<pin id="1910" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_332 "/>
</bind>
</comp>

<comp id="1916" class="1005" name="i_29_reg_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="10" slack="0"/>
<pin id="1918" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="1921" class="1005" name="tmp_219_reg_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="64" slack="1"/>
<pin id="1923" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_219 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="b_coeffs_addr_5_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="10" slack="1"/>
<pin id="1928" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_5 "/>
</bind>
</comp>

<comp id="1934" class="1005" name="i_30_reg_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="4" slack="0"/>
<pin id="1936" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

<comp id="1939" class="1005" name="tmp_335_cast_reg_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="11" slack="1"/>
<pin id="1941" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_335_cast "/>
</bind>
</comp>

<comp id="1947" class="1005" name="j_8_reg_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="10" slack="0"/>
<pin id="1949" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="1952" class="1005" name="tmp_225_reg_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="11" slack="1"/>
<pin id="1954" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_225 "/>
</bind>
</comp>

<comp id="1957" class="1005" name="b_assign_2_cast_reg_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="8" slack="3"/>
<pin id="1959" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="b_assign_2_cast "/>
</bind>
</comp>

<comp id="1962" class="1005" name="r_coeffs_addr_8_reg_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="10" slack="1"/>
<pin id="1964" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_8 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="i_23_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="11" slack="0"/>
<pin id="1972" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_23 "/>
</bind>
</comp>

<comp id="1975" class="1005" name="tmp_277_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="1" slack="1"/>
<pin id="1977" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_277 "/>
</bind>
</comp>

<comp id="1981" class="1005" name="temp_r_coeffs_addr_13_reg_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="10" slack="1"/>
<pin id="1983" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_13 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="r_coeffs_addr_12_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="10" slack="1"/>
<pin id="1988" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_12 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="tmp_37_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="30" slack="1"/>
<pin id="1993" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1996" class="1005" name="start_pos_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="4" slack="1"/>
<pin id="1998" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="start_pos "/>
</bind>
</comp>

<comp id="2002" class="1005" name="end_pos_reg_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="4" slack="1"/>
<pin id="2004" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="end_pos "/>
</bind>
</comp>

<comp id="2008" class="1005" name="tmp_289_reg_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="5" slack="1"/>
<pin id="2010" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_289 "/>
</bind>
</comp>

<comp id="2013" class="1005" name="tmp_292_reg_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="16" slack="1"/>
<pin id="2015" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_292 "/>
</bind>
</comp>

<comp id="2018" class="1005" name="tmp_312_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="8" slack="1"/>
<pin id="2020" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_312 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="220" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="227" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="0" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="262" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="276" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="14" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="290" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="303"><net_src comp="0" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="298" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="318"><net_src comp="0" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="14" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="0" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="155" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="335"><net_src comp="328" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="341"><net_src comp="14" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="336" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="348"><net_src comp="0" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="14" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="343" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="354"><net_src comp="6" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="20" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="20" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="20" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="398"><net_src comp="28" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="406"><net_src comp="399" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="410"><net_src comp="30" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="418"><net_src comp="411" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="422"><net_src comp="30" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="28" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="441"><net_src comp="434" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="445"><net_src comp="32" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="453"><net_src comp="446" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="457"><net_src comp="20" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="20" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="479"><net_src comp="20" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="20" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="501"><net_src comp="6" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="6" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="20" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="540"><net_src comp="534" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="544"><net_src comp="62" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="541" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="555"><net_src comp="20" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="552" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="563"><net_src comp="556" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="567"><net_src comp="30" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="583"><net_src comp="355" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="8" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="355" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="594"><net_src comp="355" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="6" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="366" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="8" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="366" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="6" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="366" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="617"><net_src comp="377" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="8" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="377" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="6" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="377" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="633"><net_src comp="167" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="643"><net_src comp="388" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="8" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="388" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="6" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="388" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="660"><net_src comp="423" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="34" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="423" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="38" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="411" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="40" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="411" pin="4"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="42" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="672" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="44" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="691"><net_src comp="678" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="46" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="48" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="698"><net_src comp="668" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="686" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="179" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="442" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="395" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="430" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="712" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="50" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="720" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="52" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="737"><net_src comp="442" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="704" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="442" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="726" pin="3"/><net_sink comp="744" pin=1"/></net>

<net id="755"><net_src comp="744" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="54" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="16" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="762"><net_src comp="458" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="8" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="458" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="6" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="458" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="780"><net_src comp="191" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="179" pin="3"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="776" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="179" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="782" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="793"><net_src comp="787" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="798"><net_src comp="191" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="782" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="800"><net_src comp="794" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="805"><net_src comp="469" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="8" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="469" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="6" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="816"><net_src comp="469" pin="4"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="823"><net_src comp="430" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="395" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="442" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="825" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="54" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="16" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="847"><net_src comp="819" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="835" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="843" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="395" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="843" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="430" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="442" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="54" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="16" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="873"><net_src comp="155" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="132" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="132" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="875" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="886"><net_src comp="880" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="891"><net_src comp="155" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="875" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="893"><net_src comp="887" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="898"><net_src comp="480" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="8" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="480" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="6" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="480" pin="4"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="920"><net_src comp="179" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="912" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="922"><net_src comp="916" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="927"><net_src comp="491" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="8" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="491" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="6" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="491" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="945"><net_src comp="442" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="32" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="955"><net_src comp="132" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="947" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="502" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="8" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="502" pin="4"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="972"><net_src comp="502" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="56" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="968" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="983"><net_src comp="502" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="6" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="990"><net_src comp="442" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="991"><net_src comp="179" pin="3"/><net_sink comp="985" pin=1"/></net>

<net id="992"><net_src comp="179" pin="3"/><net_sink comp="985" pin=2"/></net>

<net id="993"><net_src comp="985" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="999"><net_src comp="54" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1000"><net_src comp="16" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1005"><net_src comp="179" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="994" pin="3"/><net_sink comp="1001" pin=1"/></net>

<net id="1007"><net_src comp="1001" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="1012"><net_src comp="513" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="8" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="58" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="513" pin="4"/><net_sink comp="1014" pin=1"/></net>

<net id="1023"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1029"><net_src comp="8" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="513" pin="4"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1040"><net_src comp="513" pin="4"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="6" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1050"><net_src comp="407" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="16" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1042" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1062"><net_src comp="60" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1064"><net_src comp="52" pin="0"/><net_sink comp="1057" pin=2"/></net>

<net id="1070"><net_src comp="442" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1071"><net_src comp="155" pin="3"/><net_sink comp="1065" pin=1"/></net>

<net id="1072"><net_src comp="155" pin="3"/><net_sink comp="1065" pin=2"/></net>

<net id="1073"><net_src comp="1065" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="1078"><net_src comp="155" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1074" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="1084"><net_src comp="524" pin="4"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="8" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="524" pin="4"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="6" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="524" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1100"><net_src comp="545" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1105"><net_src comp="545" pin="4"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="64" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1111"><net_src comp="545" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="68" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1117"><net_src comp="6" pin="0"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="1097" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1122"><net_src comp="1113" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1126"><net_src comp="556" pin="4"/><net_sink comp="1123" pin=0"/></net>

<net id="1131"><net_src comp="556" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="8" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1137"><net_src comp="556" pin="4"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="6" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="1123" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1148"><net_src comp="1139" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="70" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1153"><net_src comp="531" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1159"><net_src comp="1150" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="72" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1161"><net_src comp="74" pin="0"/><net_sink comp="1154" pin=2"/></net>

<net id="1165"><net_src comp="1144" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1170"><net_src comp="552" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1176"><net_src comp="568" pin="4"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="76" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1182"><net_src comp="568" pin="4"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="38" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1187"><net_src comp="568" pin="4"/><net_sink comp="1184" pin=0"/></net>

<net id="1194"><net_src comp="80" pin="0"/><net_sink comp="1188" pin=0"/></net>

<net id="1195"><net_src comp="568" pin="4"/><net_sink comp="1188" pin=1"/></net>

<net id="1196"><net_src comp="82" pin="0"/><net_sink comp="1188" pin=2"/></net>

<net id="1197"><net_src comp="44" pin="0"/><net_sink comp="1188" pin=3"/></net>

<net id="1201"><net_src comp="1188" pin="4"/><net_sink comp="1198" pin=0"/></net>

<net id="1206"><net_src comp="84" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="1198" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1211"><net_src comp="1202" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1216"><net_src comp="1202" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1217"><net_src comp="86" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1222"><net_src comp="88" pin="0"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="1208" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1229"><net_src comp="1212" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1230"><net_src comp="1218" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1231"><net_src comp="58" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1235"><net_src comp="1224" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1240"><net_src comp="1188" pin="4"/><net_sink comp="1237" pin=0"/></net>

<net id="1245"><net_src comp="90" pin="0"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="1237" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1251"><net_src comp="1241" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="92" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1259"><net_src comp="80" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1260"><net_src comp="568" pin="4"/><net_sink comp="1253" pin=1"/></net>

<net id="1261"><net_src comp="82" pin="0"/><net_sink comp="1253" pin=2"/></net>

<net id="1262"><net_src comp="44" pin="0"/><net_sink comp="1253" pin=3"/></net>

<net id="1268"><net_src comp="1247" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1269"><net_src comp="1253" pin="4"/><net_sink comp="1263" pin=1"/></net>

<net id="1270"><net_src comp="58" pin="0"/><net_sink comp="1263" pin=2"/></net>

<net id="1274"><net_src comp="1263" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1282"><net_src comp="94" pin="0"/><net_sink comp="1276" pin=0"/></net>

<net id="1283"><net_src comp="531" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1284"><net_src comp="82" pin="0"/><net_sink comp="1276" pin=2"/></net>

<net id="1285"><net_src comp="96" pin="0"/><net_sink comp="1276" pin=3"/></net>

<net id="1289"><net_src comp="1276" pin="4"/><net_sink comp="1286" pin=0"/></net>

<net id="1295"><net_src comp="98" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="100" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1297"><net_src comp="1290" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="1302"><net_src comp="1290" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="102" pin="0"/><net_sink comp="1298" pin=1"/></net>

<net id="1304"><net_src comp="1298" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="1308"><net_src comp="1290" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1312"><net_src comp="1298" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1319"><net_src comp="104" pin="0"/><net_sink comp="1313" pin=0"/></net>

<net id="1320"><net_src comp="179" pin="3"/><net_sink comp="1313" pin=1"/></net>

<net id="1321"><net_src comp="52" pin="0"/><net_sink comp="1313" pin=2"/></net>

<net id="1322"><net_src comp="106" pin="0"/><net_sink comp="1313" pin=3"/></net>

<net id="1327"><net_src comp="1305" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="1309" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1333"><net_src comp="1305" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="108" pin="0"/><net_sink comp="1329" pin=1"/></net>

<net id="1339"><net_src comp="1309" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="1305" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="1346"><net_src comp="575" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1347"><net_src comp="1323" pin="2"/><net_sink comp="1341" pin=1"/></net>

<net id="1348"><net_src comp="1335" pin="2"/><net_sink comp="1341" pin=2"/></net>

<net id="1354"><net_src comp="575" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1355"><net_src comp="1313" pin="4"/><net_sink comp="1349" pin=1"/></net>

<net id="1356"><net_src comp="179" pin="3"/><net_sink comp="1349" pin=2"/></net>

<net id="1362"><net_src comp="575" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1363"><net_src comp="1329" pin="2"/><net_sink comp="1357" pin=1"/></net>

<net id="1364"><net_src comp="1305" pin="1"/><net_sink comp="1357" pin=2"/></net>

<net id="1369"><net_src comp="108" pin="0"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="1341" pin="3"/><net_sink comp="1365" pin=1"/></net>

<net id="1374"><net_src comp="1357" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1379"><net_src comp="1349" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="1371" pin="1"/><net_sink comp="1375" pin=1"/></net>

<net id="1385"><net_src comp="1290" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1386"><net_src comp="1298" pin="2"/><net_sink comp="1381" pin=1"/></net>

<net id="1390"><net_src comp="1290" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1394"><net_src comp="1298" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1401"><net_src comp="104" pin="0"/><net_sink comp="1395" pin=0"/></net>

<net id="1402"><net_src comp="155" pin="3"/><net_sink comp="1395" pin=1"/></net>

<net id="1403"><net_src comp="52" pin="0"/><net_sink comp="1395" pin=2"/></net>

<net id="1404"><net_src comp="106" pin="0"/><net_sink comp="1395" pin=3"/></net>

<net id="1409"><net_src comp="1387" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1410"><net_src comp="1391" pin="1"/><net_sink comp="1405" pin=1"/></net>

<net id="1415"><net_src comp="1387" pin="1"/><net_sink comp="1411" pin=0"/></net>

<net id="1416"><net_src comp="108" pin="0"/><net_sink comp="1411" pin=1"/></net>

<net id="1421"><net_src comp="1391" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1422"><net_src comp="1387" pin="1"/><net_sink comp="1417" pin=1"/></net>

<net id="1428"><net_src comp="1381" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1429"><net_src comp="1405" pin="2"/><net_sink comp="1423" pin=1"/></net>

<net id="1430"><net_src comp="1417" pin="2"/><net_sink comp="1423" pin=2"/></net>

<net id="1436"><net_src comp="1381" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1437"><net_src comp="1395" pin="4"/><net_sink comp="1431" pin=1"/></net>

<net id="1438"><net_src comp="155" pin="3"/><net_sink comp="1431" pin=2"/></net>

<net id="1444"><net_src comp="1381" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1445"><net_src comp="1411" pin="2"/><net_sink comp="1439" pin=1"/></net>

<net id="1446"><net_src comp="1387" pin="1"/><net_sink comp="1439" pin=2"/></net>

<net id="1451"><net_src comp="108" pin="0"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="1423" pin="3"/><net_sink comp="1447" pin=1"/></net>

<net id="1456"><net_src comp="1439" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1460"><net_src comp="1447" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1465"><net_src comp="1431" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1466"><net_src comp="1453" pin="1"/><net_sink comp="1461" pin=1"/></net>

<net id="1471"><net_src comp="54" pin="0"/><net_sink comp="1467" pin=0"/></net>

<net id="1472"><net_src comp="1457" pin="1"/><net_sink comp="1467" pin=1"/></net>

<net id="1477"><net_src comp="1461" pin="2"/><net_sink comp="1473" pin=0"/></net>

<net id="1478"><net_src comp="1467" pin="2"/><net_sink comp="1473" pin=1"/></net>

<net id="1482"><net_src comp="1473" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1490"><net_src comp="54" pin="0"/><net_sink comp="1486" pin=0"/></net>

<net id="1491"><net_src comp="1483" pin="1"/><net_sink comp="1486" pin=1"/></net>

<net id="1496"><net_src comp="1486" pin="2"/><net_sink comp="1492" pin=1"/></net>

<net id="1500"><net_src comp="1492" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1505"><net_src comp="1497" pin="1"/><net_sink comp="1501" pin=1"/></net>

<net id="1510"><net_src comp="1501" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1515"><net_src comp="1506" pin="2"/><net_sink comp="1511" pin=1"/></net>

<net id="1525"><net_src comp="1511" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1530"><net_src comp="1516" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1531"><net_src comp="108" pin="0"/><net_sink comp="1526" pin=1"/></net>

<net id="1537"><net_src comp="575" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1538"><net_src comp="1516" pin="1"/><net_sink comp="1532" pin=1"/></net>

<net id="1539"><net_src comp="1519" pin="1"/><net_sink comp="1532" pin=2"/></net>

<net id="1545"><net_src comp="575" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1546"><net_src comp="1519" pin="1"/><net_sink comp="1540" pin=1"/></net>

<net id="1547"><net_src comp="1516" pin="1"/><net_sink comp="1540" pin=2"/></net>

<net id="1553"><net_src comp="575" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1554"><net_src comp="1526" pin="2"/><net_sink comp="1548" pin=1"/></net>

<net id="1555"><net_src comp="1516" pin="1"/><net_sink comp="1548" pin=2"/></net>

<net id="1560"><net_src comp="1532" pin="3"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="108" pin="0"/><net_sink comp="1556" pin=1"/></net>

<net id="1565"><net_src comp="1548" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1569"><net_src comp="1540" pin="3"/><net_sink comp="1566" pin=0"/></net>

<net id="1573"><net_src comp="1556" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1578"><net_src comp="1522" pin="1"/><net_sink comp="1574" pin=0"/></net>

<net id="1579"><net_src comp="1562" pin="1"/><net_sink comp="1574" pin=1"/></net>

<net id="1586"><net_src comp="104" pin="0"/><net_sink comp="1580" pin=0"/></net>

<net id="1587"><net_src comp="1574" pin="2"/><net_sink comp="1580" pin=1"/></net>

<net id="1588"><net_src comp="52" pin="0"/><net_sink comp="1580" pin=2"/></net>

<net id="1589"><net_src comp="106" pin="0"/><net_sink comp="1580" pin=3"/></net>

<net id="1595"><net_src comp="575" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1596"><net_src comp="1580" pin="4"/><net_sink comp="1590" pin=1"/></net>

<net id="1597"><net_src comp="1574" pin="2"/><net_sink comp="1590" pin=2"/></net>

<net id="1602"><net_src comp="54" pin="0"/><net_sink comp="1598" pin=0"/></net>

<net id="1603"><net_src comp="1566" pin="1"/><net_sink comp="1598" pin=1"/></net>

<net id="1608"><net_src comp="54" pin="0"/><net_sink comp="1604" pin=0"/></net>

<net id="1609"><net_src comp="1570" pin="1"/><net_sink comp="1604" pin=1"/></net>

<net id="1614"><net_src comp="1598" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1615"><net_src comp="1604" pin="2"/><net_sink comp="1610" pin=1"/></net>

<net id="1620"><net_src comp="1590" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1621"><net_src comp="1610" pin="2"/><net_sink comp="1616" pin=1"/></net>

<net id="1622"><net_src comp="1616" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="1630"><net_src comp="112" pin="0"/><net_sink comp="1626" pin=0"/></net>

<net id="1631"><net_src comp="1623" pin="1"/><net_sink comp="1626" pin=1"/></net>

<net id="1632"><net_src comp="1626" pin="2"/><net_sink comp="155" pin=2"/></net>

<net id="1641"><net_src comp="1637" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="1648"><net_src comp="590" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1656"><net_src comp="602" pin="2"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1664"><net_src comp="619" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1669"><net_src comp="625" pin="1"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="1674"><net_src comp="160" pin="3"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1682"><net_src comp="645" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1687"><net_src comp="198" pin="3"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1692"><net_src comp="205" pin="3"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1697"><net_src comp="212" pin="3"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1705"><net_src comp="662" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1710"><net_src comp="700" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="1715"><net_src comp="179" pin="3"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="1633" pin=0"/></net>

<net id="1717"><net_src comp="1712" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1721"><net_src comp="704" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1726"><net_src comp="708" pin="1"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1731"><net_src comp="726" pin="3"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1736"><net_src comp="734" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1741"><net_src comp="750" pin="3"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1743"><net_src comp="1738" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1750"><net_src comp="764" pin="2"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1755"><net_src comp="220" pin="3"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1760"><net_src comp="227" pin="3"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1768"><net_src comp="807" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1773"><net_src comp="234" pin="3"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1778"><net_src comp="241" pin="3"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1783"><net_src comp="849" pin="2"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1788"><net_src comp="855" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1793"><net_src comp="861" pin="3"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1795"><net_src comp="1790" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1802"><net_src comp="900" pin="2"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1807"><net_src comp="249" pin="3"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1812"><net_src comp="256" pin="3"/><net_sink comp="1809" pin=0"/></net>

<net id="1813"><net_src comp="1809" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1817"><net_src comp="191" pin="3"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="1633" pin=1"/></net>

<net id="1822"><net_src comp="1633" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1830"><net_src comp="929" pin="2"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1835"><net_src comp="262" pin="3"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1840"><net_src comp="270" pin="3"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1845"><net_src comp="941" pin="2"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1850"><net_src comp="155" pin="3"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="1637" pin=1"/></net>

<net id="1855"><net_src comp="951" pin="2"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="1863"><net_src comp="276" pin="3"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1868"><net_src comp="283" pin="3"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1873"><net_src comp="979" pin="2"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1878"><net_src comp="994" pin="3"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1886"><net_src comp="290" pin="3"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1891"><net_src comp="298" pin="3"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1896"><net_src comp="1036" pin="2"/><net_sink comp="1893" pin=0"/></net>

<net id="1897"><net_src comp="1893" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1901"><net_src comp="1042" pin="2"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1906"><net_src comp="1046" pin="2"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1911"><net_src comp="1057" pin="3"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1919"><net_src comp="1086" pin="2"/><net_sink comp="1916" pin=0"/></net>

<net id="1920"><net_src comp="1916" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1924"><net_src comp="1092" pin="1"/><net_sink comp="1921" pin=0"/></net>

<net id="1925"><net_src comp="1921" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1929"><net_src comp="306" pin="3"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1937"><net_src comp="1107" pin="2"/><net_sink comp="1934" pin=0"/></net>

<net id="1938"><net_src comp="1934" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1942"><net_src comp="1119" pin="1"/><net_sink comp="1939" pin=0"/></net>

<net id="1943"><net_src comp="1939" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1950"><net_src comp="1133" pin="2"/><net_sink comp="1947" pin=0"/></net>

<net id="1951"><net_src comp="1947" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1955"><net_src comp="1139" pin="2"/><net_sink comp="1952" pin=0"/></net>

<net id="1956"><net_src comp="1952" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1960"><net_src comp="1154" pin="3"/><net_sink comp="1957" pin=0"/></net>

<net id="1961"><net_src comp="1957" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1965"><net_src comp="320" pin="3"/><net_sink comp="1962" pin=0"/></net>

<net id="1966"><net_src comp="1962" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1973"><net_src comp="1178" pin="2"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="1978"><net_src comp="1184" pin="1"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1980"><net_src comp="1975" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1984"><net_src comp="336" pin="3"/><net_sink comp="1981" pin=0"/></net>

<net id="1985"><net_src comp="1981" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1989"><net_src comp="343" pin="3"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1994"><net_src comp="1286" pin="1"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1999"><net_src comp="1290" pin="3"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="2001"><net_src comp="1996" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="2005"><net_src comp="1298" pin="2"/><net_sink comp="2002" pin=0"/></net>

<net id="2006"><net_src comp="2002" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="2007"><net_src comp="2002" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="2011"><net_src comp="1365" pin="2"/><net_sink comp="2008" pin=0"/></net>

<net id="2012"><net_src comp="2008" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="2016"><net_src comp="1375" pin="2"/><net_sink comp="2013" pin=0"/></net>

<net id="2017"><net_src comp="2013" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="2021"><net_src comp="1479" pin="1"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="2023"><net_src comp="2018" pin="1"/><net_sink comp="1511" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_coeffs | {3 12 25 26 28 48 }
 - Input state : 
	Port: poly_R2_inv : r_coeffs | {11 12 17 18 24 25 26 44 45 46 47 }
	Port: poly_R2_inv : a_coeffs | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond9 : 1
		StgValue_56 : 2
		tmp : 1
		b_coeffs_addr_4 : 2
		StgValue_59 : 3
		i_25 : 1
		StgValue_63 : 1
	State 3
		exitcond8 : 1
		i_26 : 1
		StgValue_69 : 2
		tmp_s : 1
		r_coeffs_addr : 2
		StgValue_72 : 3
	State 4
		exitcond7 : 1
		i_27 : 1
		StgValue_79 : 2
		tmp_215 : 1
		a_coeffs_addr : 2
		a_coeffs_load : 3
	State 5
		tmp_271 : 1
		tmp_308_cast : 2
		StgValue_88 : 3
	State 6
		exitcond6 : 1
		i_28 : 1
		StgValue_94 : 2
		tmp_216 : 1
		g_coeffs_addr : 2
		StgValue_97 : 3
	State 7
		exitcond5 : 1
		j_7 : 1
		StgValue_111 : 2
		k_cast : 1
		tmp_217 : 1
		tmp_272 : 2
		tmp_315_cast_cast : 3
		k_6 : 4
		k_6_cast_cast : 5
	State 8
		tmp_273 : 1
		tmp_218 : 1
		tmp_274 : 2
		tmp21 : 2
		swap : 3
		tmp_i3_cast : 3
	State 9
		exitcond_i5 : 1
		i_20 : 1
		StgValue_136 : 2
		tmp_361_i : 1
		temp_r_coeffs_addr_8 : 2
		temp_r_coeffs_load_7 : 3
		g_coeffs_addr_4 : 2
		g_coeffs_load : 3
	State 10
		tmp_362_i : 1
		t : 1
		tmp_363_i : 1
		StgValue_148 : 1
		tmp_364_i : 1
		StgValue_150 : 1
	State 11
		exitcond_i9 : 1
		i_21 : 1
		StgValue_156 : 2
		tmp_361_i2 : 1
		b_coeffs_addr_6 : 2
		b_coeffs_load_3 : 3
		r_coeffs_addr_11 : 2
		r_coeffs_load_9 : 3
		tmp_223 : 1
		degf_3 : 1
		degg_2 : 1
	State 12
		tmp_362_i2 : 1
		t_2 : 1
		tmp_363_i2 : 1
		StgValue_176 : 1
		tmp_364_i2 : 1
		StgValue_178 : 1
	State 13
		exitcond4 : 1
		i_22 : 1
		StgValue_184 : 2
		tmp_229 : 1
		g_coeffs_addr_5 : 2
		g_coeffs_load_3 : 3
		temp_r_coeffs_addr_10 : 2
	State 14
	State 15
	State 16
		tmp_232 : 1
		StgValue_196 : 1
	State 17
		exitcond3 : 1
		i_24 : 1
		StgValue_202 : 2
		tmp_233 : 1
		r_coeffs_addr_7 : 2
		r_coeffs_load : 3
		b_coeffs_addr_7 : 2
	State 18
	State 19
		tmp_235 : 1
		tmp_236 : 1
	State 20
	State 21
		exitcond_i : 1
		StgValue_220 : 2
		tmp_112_i : 1
		temp_r_coeffs_addr_11 : 2
		temp_r_coeffs_load_9 : 3
		tmp_113_i : 1
		tmp_114_i : 2
		temp_r_coeffs_addr_12 : 3
		temp_r_coeffs_load_10 : 4
		i_31 : 1
	State 22
		tmp_115_i : 1
		StgValue_233 : 2
	State 23
		tmp_111_i : 1
		StgValue_238 : 1
	State 24
		exitcond_i3 : 1
		StgValue_243 : 2
		tmp_106_i : 1
		tmp_107_i : 2
		r_coeffs_addr_9 : 3
		r_coeffs_load_7 : 4
		tmp_108_i : 1
		tmp_109_i : 2
		r_coeffs_addr_10 : 3
		r_coeffs_load_8 : 4
		i_32 : 1
		tmp_237 : 1
		tmp_332 : 2
	State 25
		tmp_110_i : 1
		StgValue_261 : 2
	State 26
		tmp_105_i : 1
		StgValue_265 : 1
	State 27
		exitcond2 : 1
		i_29 : 1
		StgValue_271 : 2
		tmp_219 : 1
		b_coeffs_addr_5 : 2
		b_coeffs_load : 3
	State 28
		StgValue_278 : 1
	State 29
		i_7_cast : 1
		exitcond1 : 1
		i_30 : 1
		StgValue_286 : 2
		tmp_220 : 2
		tmp_335_cast : 3
	State 30
		j_1_cast : 1
		exitcond : 1
		j_8 : 1
		StgValue_296 : 2
		tmp_225 : 2
		tmp_226 : 3
		b_assign_2_cast : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		tmp_227 : 1
		r_coeffs_addr_8 : 2
		r_coeffs_load_5 : 3
	State 45
		temp_r_coeffs_addr_9 : 1
		StgValue_322 : 2
	State 46
		exitcond_i8 : 1
		i_23 : 1
		StgValue_328 : 2
		tmp_277 : 1
		adjSize : 1
		adjSize309_cast_cast : 2
		mem_index_gep : 3
		tmp_278 : 4
		addrCmp : 4
		gepindex : 5
		gepindex2 : 6
		gepindex2_cast : 7
		temp_r_coeffs_addr_13 : 8
		temp_r_coeffs_load_11 : 9
		adjSize311_cast : 2
		mem_index_gep2 : 3
		addrCmp2 : 4
		gepindex333_cast : 1
		gepindex4 : 5
		gepindex2335_cast : 6
		r_coeffs_addr_12 : 7
		r_coeffs_load_10 : 8
		tmp_37 : 1
	State 47
		end_pos : 1
		tmp_279 : 1
		tmp_280 : 1
		tmp_281 : 1
		tmp_282 : 1
		tmp_283 : 2
		tmp_284 : 2
		tmp_285 : 2
		tmp_286 : 3
		tmp_287 : 2
		tmp_288 : 2
		tmp_289 : 4
		tmp_290 : 3
		tmp_292 : 4
		tmp_296 : 1
		tmp_297 : 1
		tmp_298 : 1
		tmp_299 : 1
		tmp_300 : 2
		tmp_301 : 2
		tmp_302 : 2
		tmp_303 : 3
		tmp_304 : 2
		tmp_305 : 2
		tmp_306 : 4
		tmp_307 : 3
		tmp_308 : 5
		tmp_309 : 4
		tmp_310 : 6
		tmp_311 : 7
		tmp_312 : 7
	State 48
		tmp_293 : 1
		tmp_294 : 2
		tmp_295 : 2
		tmp_i9 : 3
		tmp_i2 : 3
		tmp_386_i : 3
		tmp_316 : 3
		tmp_317 : 1
		tmp_318 : 1
		tmp_319 : 1
		tmp_320 : 1
		tmp_321 : 2
		tmp_322 : 2
		tmp_323 : 2
		tmp_324 : 2
		tmp_325 : 4
		tmp_326 : 5
		tmp_327 : 6
		tmp_328 : 3
		tmp_329 : 3
		p_demorgan : 4
		tmp_330 : 7
		mask : 1
		StgValue_414 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          i_25_fu_590         |    0    |    0    |    17   |
|          |          i_26_fu_602         |    0    |    0    |    17   |
|          |          i_27_fu_619         |    0    |    0    |    17   |
|          |          i_28_fu_645         |    0    |    0    |    17   |
|          |          j_7_fu_662          |    0    |    0    |    18   |
|          |          i_20_fu_764         |    0    |    0    |    17   |
|          |          i_21_fu_807         |    0    |    0    |    17   |
|          |          i_22_fu_900         |    0    |    0    |    17   |
|          |          i_24_fu_929         |    0    |    0    |    17   |
|          |       tmp_113_i_fu_968       |    0    |    0    |    17   |
|    add   |          i_31_fu_979         |    0    |    0    |    17   |
|          |         i_32_fu_1036         |    0    |    0    |    17   |
|          |          k_7_fu_1046         |    0    |    0    |    18   |
|          |         i_29_fu_1086         |    0    |    0    |    17   |
|          |         i_30_fu_1107         |    0    |    0    |    13   |
|          |          j_8_fu_1133         |    0    |    0    |    17   |
|          |        tmp_225_fu_1139       |    0    |    0    |    17   |
|          |         i_23_fu_1178         |    0    |    0    |    18   |
|          |     mem_index_gep_fu_1202    |    0    |    0    |    19   |
|          |       gepindex_fu_1218       |    0    |    0    |    17   |
|          |    mem_index_gep2_fu_1241    |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_575          |    0    |    0    |    9    |
|          |       exitcond9_fu_579       |    0    |    0    |    13   |
|          |       exitcond8_fu_596       |    0    |    0    |    13   |
|          |       exitcond7_fu_613       |    0    |    0    |    13   |
|          |       exitcond6_fu_639       |    0    |    0    |    13   |
|          |       exitcond5_fu_656       |    0    |    0    |    13   |
|          |      exitcond_i5_fu_758      |    0    |    0    |    13   |
|          |      exitcond_i9_fu_801      |    0    |    0    |    13   |
|          |       exitcond4_fu_894       |    0    |    0    |    13   |
|   icmp   |       exitcond3_fu_923       |    0    |    0    |    13   |
|          |       exitcond_i_fu_957      |    0    |    0    |    13   |
|          |      exitcond_i3_fu_1008     |    0    |    0    |    13   |
|          |       exitcond2_fu_1080      |    0    |    0    |    13   |
|          |       exitcond1_fu_1101      |    0    |    0    |    9    |
|          |       exitcond_fu_1127       |    0    |    0    |    13   |
|          |      exitcond_i8_fu_1172     |    0    |    0    |    13   |
|          |        addrCmp_fu_1212       |    0    |    0    |    13   |
|          |       addrCmp2_fu_1247       |    0    |    0    |    13   |
|          |        tmp_296_fu_1381       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_217_fu_672        |    0    |    0    |    18   |
|          |          k_6_fu_694          |    0    |    0    |    18   |
|          |        tmp_218_fu_720        |    0    |    0    |    23   |
|          |       tmp_106_i_fu_1014      |    0    |    0    |    17   |
|          |       tmp_108_i_fu_1025      |    0    |    0    |    17   |
|          |        degf_4_fu_1042        |    0    |    0    |    23   |
|    sub   |        tmp_237_fu_1051       |    0    |    0    |    23   |
|          |        tmp_283_fu_1323       |    0    |    0    |    13   |
|          |        tmp_285_fu_1335       |    0    |    0    |    13   |
|          |        tmp_289_fu_1365       |    0    |    0    |    15   |
|          |        tmp_300_fu_1405       |    0    |    0    |    13   |
|          |        tmp_302_fu_1417       |    0    |    0    |    13   |
|          |        tmp_306_fu_1447       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|   urem   |          grp_fu_1144         |    0    |   142   |    78   |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_362_i_fu_776       |    0    |    0    |    16   |
|          |       tmp_363_i_fu_787       |    0    |    0    |    16   |
|          |       tmp_364_i_fu_794       |    0    |    0    |    16   |
|          |        tmp_221_fu_819        |    0    |    0    |    16   |
|          |         degf_3_fu_849        |    0    |    0    |    16   |
|          |         degg_2_fu_855        |    0    |    0    |    16   |
|          |       tmp_362_i2_fu_869      |    0    |    0    |    16   |
|          |       tmp_363_i2_fu_880      |    0    |    0    |    16   |
|    xor   |       tmp_364_i2_fu_887      |    0    |    0    |    16   |
|          |        tmp_232_fu_916        |    0    |    0    |    16   |
|          |         tmp_i_fu_941         |    0    |    0    |    2    |
|          |        tmp_236_fu_951        |    0    |    0    |    16   |
|          |        tmp_284_fu_1329       |    0    |    0    |    5    |
|          |        tmp_301_fu_1411       |    0    |    0    |    5    |
|          |        tmp_i9_fu_1501        |    0    |    0    |    8    |
|          |       tmp_386_i_fu_1511      |    0    |    0    |    8    |
|          |        tmp_317_fu_1526       |    0    |    0    |    5    |
|          |        tmp_321_fu_1556       |    0    |    0    |    5    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp21_fu_738         |    0    |    0    |    2    |
|          |          swap_fu_744         |    0    |    0    |    2    |
|          |           t_fu_782           |    0    |    0    |    16   |
|          |         tmp22_fu_825         |    0    |    0    |    2    |
|          |        tmp_222_fu_830        |    0    |    0    |    2    |
|          |        tmp_223_fu_843        |    0    |    0    |    16   |
|          |          t_2_fu_875          |    0    |    0    |    16   |
|    and   |        tmp_231_fu_912        |    0    |    0    |    16   |
|          |        tmp_235_fu_947        |    0    |    0    |    16   |
|          |       tmp_111_i_fu_1001      |    0    |    0    |    16   |
|          |       tmp_105_i_fu_1074      |    0    |    0    |    16   |
|          |        tmp_311_fu_1473       |    0    |    0    |    16   |
|          |        tmp_294_fu_1492       |    0    |    0    |    16   |
|          |        tmp_i2_fu_1506        |    0    |    0    |    8    |
|          |      p_demorgan_fu_1610      |    0    |    0    |    16   |
|          |        tmp_330_fu_1616       |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |   tmp_315_cast_cast_fu_686   |    0    |    0    |    11   |
|          |      tmp_i3_cast_fu_750      |    0    |    0    |    2    |
|          |      tmp_325_cast_fu_835     |    0    |    0    |    2    |
|          |        tmp_224_fu_861        |    0    |    0    |    2    |
|          |       tmp_115_i_fu_985       |    0    |    0    |    16   |
|          |        tmp_i_69_fu_994       |    0    |    0    |    2    |
|          |       tmp_110_i_fu_1065      |    0    |    0    |    16   |
|          |    b_assign_2_cast_fu_1154   |    0    |    0    |    2    |
|          |       gepindex2_fu_1224      |    0    |    0    |    10   |
|  select  |       gepindex4_fu_1263      |    0    |    0    |    10   |
|          |        tmp_286_fu_1341       |    0    |    0    |    5    |
|          |        tmp_287_fu_1349       |    0    |    0    |    16   |
|          |        tmp_288_fu_1357       |    0    |    0    |    5    |
|          |        tmp_303_fu_1423       |    0    |    0    |    5    |
|          |        tmp_304_fu_1431       |    0    |    0    |    16   |
|          |        tmp_305_fu_1439       |    0    |    0    |    5    |
|          |        tmp_318_fu_1532       |    0    |    0    |    4    |
|          |        tmp_319_fu_1540       |    0    |    0    |    4    |
|          |        tmp_320_fu_1548       |    0    |    0    |    5    |
|          |        tmp_327_fu_1590       |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_292_fu_1375       |    0    |    0    |    35   |
|          |        tmp_309_fu_1461       |    0    |    0    |    35   |
|   lshr   |        tmp_310_fu_1467       |    0    |    0    |    12   |
|          |        tmp_293_fu_1486       |    0    |    0    |    12   |
|          |        tmp_329_fu_1604       |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_220_fu_1113       |    0    |    0    |    11   |
|    shl   |        tmp_325_fu_1574       |    0    |    0    |    19   |
|          |        tmp_328_fu_1598       |    0    |    0    |    11   |
|          |         mask_fu_1626         |    0    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|    mul   |        tmp_230_fu_1633       |    1    |    0    |    0    |
|          |        tmp_234_fu_1637       |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_585          |    0    |    0    |    0    |
|          |         tmp_s_fu_608         |    0    |    0    |    0    |
|          |        tmp_215_fu_625        |    0    |    0    |    0    |
|          |      tmp_308_cast_fu_634     |    0    |    0    |    0    |
|          |        tmp_216_fu_651        |    0    |    0    |    0    |
|          |         k_cast_fu_668        |    0    |    0    |    0    |
|          |     s_assign_cast_fu_708     |    0    |    0    |    0    |
|          |      tmp_318_cast_fu_712     |    0    |    0    |    0    |
|          |      tmp_319_cast_fu_716     |    0    |    0    |    0    |
|          |         tmp_67_fu_734        |    0    |    0    |    0    |
|          |       tmp_361_i_fu_770       |    0    |    0    |    0    |
|          |       tmp_361_i2_fu_813      |    0    |    0    |    0    |
|          |        tmp_229_fu_906        |    0    |    0    |    0    |
|          |        tmp_233_fu_935        |    0    |    0    |    0    |
|          |       tmp_112_i_fu_963       |    0    |    0    |    0    |
|          |       tmp_114_i_fu_974       |    0    |    0    |    0    |
|          |       tmp_107_i_fu_1020      |    0    |    0    |    0    |
|          |       tmp_109_i_fu_1031      |    0    |    0    |    0    |
|          |        tmp_219_fu_1092       |    0    |    0    |    0    |
|          |       i_7_cast_fu_1097       |    0    |    0    |    0    |
|          |     tmp_335_cast_fu_1119     |    0    |    0    |    0    |
|   zext   |       j_1_cast_fu_1123       |    0    |    0    |    0    |
|          |        tmp_227_fu_1162       |    0    |    0    |    0    |
|          |        tmp_228_fu_1167       |    0    |    0    |    0    |
|          | adjSize309_cast_cast_fu_1198 |    0    |    0    |    0    |
|          |    gepindex2_cast_fu_1232    |    0    |    0    |    0    |
|          |    adjSize311_cast_fu_1237   |    0    |    0    |    0    |
|          |   gepindex2335_cast_fu_1271  |    0    |    0    |    0    |
|          |        tmp_280_fu_1305       |    0    |    0    |    0    |
|          |        tmp_281_fu_1309       |    0    |    0    |    0    |
|          |        tmp_290_fu_1371       |    0    |    0    |    0    |
|          |        tmp_297_fu_1387       |    0    |    0    |    0    |
|          |        tmp_298_fu_1391       |    0    |    0    |    0    |
|          |        tmp_307_fu_1453       |    0    |    0    |    0    |
|          |        tmp_308_fu_1457       |    0    |    0    |    0    |
|          |        tmp_291_fu_1483       |    0    |    0    |    0    |
|          |        tmp_314_fu_1516       |    0    |    0    |    0    |
|          |        tmp_315_fu_1519       |    0    |    0    |    0    |
|          |        tmp_316_fu_1522       |    0    |    0    |    0    |
|          |        tmp_322_fu_1562       |    0    |    0    |    0    |
|          |        tmp_323_fu_1566       |    0    |    0    |    0    |
|          |        tmp_324_fu_1570       |    0    |    0    |    0    |
|          |        tmp_331_fu_1623       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_271_fu_630        |    0    |    0    |    0    |
|          |        tmp_273_fu_704        |    0    |    0    |    0    |
|          |        tmp_275_fu_1150       |    0    |    0    |    0    |
|   trunc  |        tmp_277_fu_1184       |    0    |    0    |    0    |
|          |        tmp_278_fu_1208       |    0    |    0    |    0    |
|          |        tmp_312_fu_1479       |    0    |    0    |    0    |
|          |        tmp_295_fu_1497       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_272_fu_678        |    0    |    0    |    0    |
| bitselect|        tmp_274_fu_726        |    0    |    0    |    0    |
|          |        tmp_332_fu_1057       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |     k_6_cast_cast_fu_700     |    0    |    0    |    0    |
|          |        tmp_37_fu_1286        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        adjSize_fu_1188       |    0    |    0    |    0    |
|          |   gepindex333_cast_fu_1253   |    0    |    0    |    0    |
|partselect|        tmp_276_fu_1276       |    0    |    0    |    0    |
|          |        tmp_282_fu_1313       |    0    |    0    |    0    |
|          |        tmp_299_fu_1395       |    0    |    0    |    0    |
|          |        tmp_326_fu_1580       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|       start_pos_fu_1290      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    or    |        end_pos_fu_1298       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |   142   |   1611  |
|----------|------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|b_coeffs|    1   |    0   |    0   |
|f_coeffs|    1   |    0   |    0   |
|g_coeffs|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    3   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    a_coeffs_addr_reg_1671    |   10   |
|   b_assign_2_cast_reg_1957   |    8   |
|   b_coeffs_addr_5_reg_1926   |   10   |
|   b_coeffs_addr_6_reg_1770   |   10   |
|   b_coeffs_addr_7_reg_1837   |   10   |
|        degf_3_reg_1780       |   16   |
|        degf_4_reg_1898       |   16   |
|         degf_reg_395         |   16   |
|        degg_2_reg_1785       |   16   |
|         degg_reg_430         |   16   |
|         done_reg_442         |    1   |
|       end_pos_reg_2002       |    4   |
|   g_coeffs_addr_4_reg_1757   |   10   |
|   g_coeffs_addr_5_reg_1804   |   10   |
|   g_coeffs_load_3_reg_1814   |   16   |
|          i_1_reg_362         |   10   |
|         i_20_reg_1747        |   10   |
|         i_21_reg_1765        |   10   |
|         i_22_reg_1799        |   10   |
|         i_23_reg_1970        |   11   |
|         i_24_reg_1827        |   10   |
|         i_25_reg_1645        |   10   |
|         i_26_reg_1653        |   10   |
|         i_27_reg_1661        |   10   |
|         i_28_reg_1679        |   10   |
|         i_29_reg_1916        |   10   |
|          i_2_reg_373         |   10   |
|         i_30_reg_1934        |    4   |
|         i_31_reg_1870        |   10   |
|         i_32_reg_1893        |   10   |
|          i_3_reg_384         |   10   |
|          i_4_reg_476         |   10   |
|          i_5_reg_487         |   10   |
|          i_6_reg_520         |   10   |
|          i_7_reg_541         |    4   |
|         i_i2_reg_509         |   10   |
|         i_i4_reg_454         |   10   |
|         i_i7_reg_564         |   11   |
|         i_i8_reg_465         |   10   |
|          i_i_reg_498         |   10   |
|           i_reg_351          |   10   |
|          j_1_reg_552         |   10   |
|         j_7_reg_1702         |   11   |
|         j_8_reg_1947         |   10   |
|           j_reg_419          |   11   |
|          k_1_reg_531         |   30   |
|    k_6_cast_cast_reg_1707    |   30   |
|         k_7_reg_1903         |   11   |
|           k_reg_407          |   11   |
|   r_coeffs_addr_10_reg_1888  |   10   |
|   r_coeffs_addr_11_reg_1775  |   10   |
|   r_coeffs_addr_12_reg_1986  |   10   |
|   r_coeffs_addr_5_reg_1694   |   10   |
|   r_coeffs_addr_7_reg_1832   |   10   |
|   r_coeffs_addr_8_reg_1962   |   10   |
|   r_coeffs_addr_9_reg_1883   |   10   |
|    r_coeffs_load_reg_1847    |   16   |
|    s_assign_cast_reg_1723    |   11   |
|      start_pos_reg_1996      |    4   |
|temp_r_coeffs_addr_10_reg_1809|   10   |
|temp_r_coeffs_addr_11_reg_1860|   10   |
|temp_r_coeffs_addr_12_reg_1865|   10   |
|temp_r_coeffs_addr_13_reg_1981|   10   |
| temp_r_coeffs_addr_4_reg_1684|   10   |
| temp_r_coeffs_addr_6_reg_1689|   10   |
| temp_r_coeffs_addr_8_reg_1752|   10   |
|  temp_r_coeffs_load_reg_1712 |   16   |
|       tmp_215_reg_1666       |   64   |
|       tmp_219_reg_1921       |   64   |
|       tmp_224_reg_1790       |   16   |
|       tmp_225_reg_1952       |   11   |
|       tmp_230_reg_1819       |   16   |
|       tmp_236_reg_1852       |   16   |
|       tmp_273_reg_1718       |    1   |
|       tmp_274_reg_1728       |    1   |
|       tmp_277_reg_1975       |    1   |
|       tmp_289_reg_2008       |    5   |
|       tmp_292_reg_2013       |   16   |
|       tmp_312_reg_2018       |    8   |
|       tmp_332_reg_1908       |    1   |
|     tmp_335_cast_reg_1939    |   11   |
|        tmp_37_reg_1991       |   30   |
|        tmp_67_reg_1733       |   16   |
|     tmp_i3_cast_reg_1738     |   16   |
|       tmp_i_69_reg_1875      |   16   |
|        tmp_i_reg_1842        |    1   |
+------------------------------+--------+
|             Total            |  1040  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_132 |  p0  |   7  |  10  |   70   ||    38   |
| grp_access_fu_132 |  p1  |   4  |  16  |   64   ||    15   |
| grp_access_fu_155 |  p0  |  13  |  10  |   130  ||    56   |
| grp_access_fu_155 |  p1  |   4  |  16  |   64   ||    21   |
| grp_access_fu_167 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_179 |  p0  |  13  |  10  |   130  ||    56   |
| grp_access_fu_179 |  p1  |   6  |  16  |   96   ||    33   |
| grp_access_fu_191 |  p0  |   5  |  10  |   50   ||    27   |
| grp_access_fu_191 |  p1  |   2  |  16  |   32   ||    9    |
|    degf_reg_395   |  p0  |   2  |  16  |   32   ||    9    |
|     k_reg_407     |  p0  |   2  |  11  |   22   ||    9    |
|    degg_reg_430   |  p0  |   2  |  16  |   32   ||    9    |
|    done_reg_442   |  p0  |   2  |   1  |    2   ||    9    |
|    j_1_reg_552    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_575    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_575    |  p1  |   2  |   4  |    8   ||    9    |
|    grp_fu_1144    |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   802  || 25.6158 ||   336   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |   142  |  1611  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   25   |    -   |   336  |
|  Register |    -   |    -   |    -   |  1040  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   25   |  1182  |  1947  |
+-----------+--------+--------+--------+--------+--------+
