0.7
2020.2
May  7 2023
15:24:31
Z:/Documents/GitHub/VHDL-VLSI/MAIN_project/MAIN_project.srcs/sim_1/new/TB.vhd,1701094103,vhdl,,,,tb,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/MAIN_project/MAIN_project.srcs/sim_1/new/TB_SPI_top.vhd,1700230968,vhdl,,,,tb_spi_top,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/MAIN_project/MAIN_project.srcs/sources_1/new/dig_top.vhd,1701022976,vhdl,,,,dig_top,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/src/arith_unit.vhd,1701020189,vhdl,,,,arith_unit,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/src/ddf.vhd,1698848295,vhdl,Z:/Documents/GitHub/VHDL-VLSI/src/spi.vhd,,,ddf,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/src/deserializer.vhd,1700232070,vhdl,Z:/Documents/GitHub/VHDL-VLSI/src/spi.vhd,,,deserializer,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/src/detector_FE.vhd,1699450987,vhdl,Z:/Documents/GitHub/VHDL-VLSI/src/spi.vhd,,,detector_fe,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/src/detector_RE.vhd,1699450987,vhdl,Z:/Documents/GitHub/VHDL-VLSI/src/spi.vhd,,,detector_re,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/src/frame_check.vhd,1699450987,vhdl,Z:/Documents/GitHub/VHDL-VLSI/src/spi.vhd,,,frame_check,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/src/pkt_ctrl.vhd,1701101462,vhdl,,,,pkt_ctrl,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/src/serializer.vhd,1701099210,vhdl,Z:/Documents/GitHub/VHDL-VLSI/src/spi.vhd,,,serializer,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/src/spi.vhd,1699450987,vhdl,,,,spi,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/tb/tb_arith_unit.vhd,1701021661,vhdl,,,,tb_arith_unit,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/tb/tb_detector_RE.vhd,1698234082,vhdl,,,,tb_detector_re,,,,,,,,
Z:/Documents/GitHub/VHDL-VLSI/tb/tb_spi.vhd,1699450987,vhdl,,,,tb_spi,,,,,,,,
