 2
一、摘要 
本計畫係延續 96 年度之「最佳應力操作
之 CMOS 構裝設計及特性分析」研究案，區分
三個主軸，一是探討 MOSFET 元件受應力後之
電性變化情形，萃取壓電阻係數與溫度係數；
另一方面是利用壓電阻應力計（Piezoresistive 
Sensor）觀察在 PBGA 構裝結構內部受熱濕循環
可靠度測試的影響；最後則利用四種電路設計
探討 CMOS 應力計提昇效能。在 MOSFET 實驗
方面，藉著自製改良「溫控式校正量測方法」
我們已成功獲得 MOSFET 在應力及溫度效應下
的變化情形並順利萃取參數；在構裝可靠度研
究方面，實驗過程係參考 JEDEC 各項標準程序
為之並已可用可靠度模型解釋；透過電路設計
經模擬結果發現 CMOS 應力計效能明顯提昇。
本計畫之執行針對 MOSFET 微應力計應用及構
裝內部可靠度等問題作評估，並可將經驗及結
果提給學界研究及業界產品開發之參考。 
 
關鍵詞：CMOS 微應力計、電子構裝、可靠度
測試、壓電阻應力計、電路設計。 
 
Abstract 
There are three main topics in this project: 
The first issue focuses on the characteristic 
behaviors of the MOSFET devices due to 
mechanical stress, and extracts the related 
parameters to evaluate the possibility of MOSFET 
as a stress sensor. On the other hand, the second 
issue, as a pioneer study for the optimal packaging 
design in the future, focuses on the reliability tests 
with piezoresistive stress sensors. The third issue 
is proposed to increase the sensitivities of the 
transistor-type stress sensors in four circuit designs. 
Based on the self-designed “Complete Calibration 
System”, temperature and stress parameters for 
CMOS were successfully extracted in this work, 
and results on packaging reliability tests were 
obtained. Furthermore, results and data on this 
research provide industries/researchers as the 
evaluation base on CMOS stress sensors as well as 
useful references for packaging stress/reliability 
analysis. 
Keywords: Reliability, Piezoresistive Stress 
Sensor, CMOS, MOSFET, Stress Sensor, 
Electronic Packaging. 
 
二、研究目的與文獻探討 
應變與應力導致 MOSFET 元件載子遷移
率（Mobility）改變的研究近年來正如火如荼地
進行[1-6]，從其中 Jaeger[7]及 Chen[8]等發表過
之相關實驗數據更顯示應力對 MOSFET 元件電
性會產生線性改變；另一方面由於積體電路製
程朝輕、薄、短、小化的技術發展趨勢以及材
料吸濕效應，使得構裝結構中不同材料間的相
互擠壓更為嚴重，造成更高的應力與應變，也
從而引導出構裝設計的可靠度問題，這部份如
Wong[9] 、 Ardebili [10] 、 Stellrecht[11] 、
Pecht[12]、Lau[13]等的實驗結果及 Lee[14]與
Tay[15]的模擬分析研究皆有探討。為延續元件
效能提昇的趨勢，以及避免因元件密度集中使
得構裝後晶片在運作時衍生出的熱及應力導致
晶片失效或在構裝材料間產生脫層、崩裂等現
象，本計畫持續探討 MOSFET 元件受溫度及應
力變化之影響，期能瞭解應力如何影響電子與
電洞漂移率的變化中增進MOS元件整體操作性
能並萃取其特性參數，並從中評估 MOS 元件作
為微應力計之可能性。另一方面，本計畫則以
現今塑膠構裝技術為主體進行構裝內部吸濕應
力及可靠度之量測，經 5000 小時熱濕循環測試
結果，期望可從研究中得出未來最佳化構裝設
計的一個基礎。再者，利用模擬軟體探討 CMOS
電路受應力影響，是否可有效提昇元件效能為
一值得研究之課題。藉由本計畫之執行，期望
能對微機電及微電子產業在元件效能提昇及構
裝應力與可靠度等相關問題之探討提出可行的
建議。此外，我們也期望能從歸納與分析執行
本計畫的結果中提出一些重要的數據、經驗或
資料以供給學界研究及業界產品開發之參考。 
 
 
阻係數(Piezoresistance Coefficient, π)及溫度係
數 (Temperature Coefficient, α) 。 表 一 為
p-MOSFET 元件溫度係數與壓電阻係數比較，
可發現其對溫度效應不容忽視，相關研究成果
請參考發表文獻[18,20]。 
表一、ID與應力之斜率關係(單位：ppm/MPa) 
VD 
(V) 
α 
(ppm/°C) 
πX 
(ppm/MPa) 
πY 
(ppm/MPa) 
-1.2 -637.89±30.18 -312.42±1.33 235.60±5.25
-1.5 -624.14±28.10 -304.37±3.47 231.37±5.73
-2.0 -601.32±24.14 -294.15±6.95 225.00±6.51
 4
 
4.2 構裝可靠度相關實驗 
在構裝可靠度測試實際監控過程可知，電
阻值變化攸關萃取之應力值是否合理，因此本
實驗訂定電阻值上升或下降幅度超過 10 %之壓
電阻元件即判定該元件損壞，無法再發揮其應
有的功能。經過 5000 小時（即第 625 個循環）
後將各點位置之壓電阻應力感測元件損壞情形
作可靠度統計分析，結果如圖四所示，此現象
符合 Weibull 可靠度模型，研究成果請參考發表
文獻[21]。 
 
圖四、晶片損壞率分析 
 
4.3 CMOS 電路應力感測計實驗 
是以 MOSFET 元件受應力變
化的概
4.3.1 差動電路
在模擬與實驗中均發現以差動結構進行
電路設
4.3.2 電流鏡電路 
在電路模擬此電路能夠將感應應力電晶
體受應
本實驗主要
念發展 CMOS 類比應力感測電路，共提
出四種電路設計方式，元件則使用 NMOS 及
PMOS 元件以 0˚或 90˚方向佈局，其中差動電路
主要的功能為執行驗證的工作，以下將針對各
個電路部分結果進行討論，而完整研究成果請
參考發表文獻[22]。 
 
計，當應力效應加入時此電路之電流將
不易受到應力之影響而有大伏度的改變。因此
在一般的電路設計中若需要穩定且不易受到應
力影響之電流，即能考慮使用此種電路結構。 
力影響後之電流放大 5 倍。而圖五為實
際量測結果，顯示此電路隨應力增加則對總電
流會有上升之趨勢，經線性擬合結果發現每增
加 1MPa 的應力值約可產生 0.025%的相對電流
變化量。 
0 20 40 60 80 100
0.0
0.5
1.0
1.5
2.0
2.5
 
ΔI D
_t
ot
al
/I D
_t
ot
al
 (%
)
Stress (MPa)
 slope=2.5679E-4
 
圖五、電流鏡電路量測總電流與應力變化關係 
4.3.3 電流放大電路 
此電路由模擬結果得知在應力效應下能
提供近
4.3.4 電流鏡電路 
由模擬及實際的量測中發現於輸出端能
得到二
1.00
0
0.20
0.40
0.60
0.80
0 100002000 4000 6000 8000
Time, (hours)
R
el
ia
bi
lit
y,
 R
(t
)=
1-
F(
t)
A 90
B 90
D 90
E 90
3000 之放大倍率，而隨著溫度的增加時
小訊號電流增益會跟著下降。在低頻時電流增
益受溫度影響較大。故欲使用此電路做為應力
感測計亦必須進行溫度的校正。 
輸出振幅不同的小訊號電壓，由於二輸
出訊號之振幅為相反趨勢，所以利用二訊號之
差值便能將電路中之感應應力電晶體對應力的
 出席國際學術會議心得報告及發表之論文 
 
會議名稱：2009年國際微光機電設計、測試、整合與構裝技術
研討會（Symposium on Design, Test, Integration & 
Packaging of MEMS/MOEMS, DTIP 2009）。 
會議地點：義大利羅馬 (The NH Vittorio Veneto Hotel) 。 
會議時間：2009年 4月 1日至 3日。 
出席人員： 計畫主持人羅本喆、博士班研究助理鍾賢。 
論文發表方式：口頭報告。 
 
 
(1) 前言 
本案之出國研討會相關經費係使
用於提供計畫主持人赴義大利羅馬參
加於 2009年 4月 1日 3日舉辦之DTIP 
2009 (2009 Symposium on Design, Test, 
Integration & Packaging of 
MEMS/MOEMS, DTIP 2009)國際研討
會，並以口頭方式報告論文所需。由
於歐洲物價高昂超過預期，本案之出
國研討會預算不足以支應本次出國參
加研討會所需，所以機票花費由出席
人員自行負擔。以下即為出席本次國
際學術會議之心得報告。 
(2) 參加會議經過 
本研討會於 4月 1日至 3日在義
大利羅馬The NH Vittorio Veneto Hotel
舉辦，主辦單位為IEEE(美國電機電子
學會 )、 IEEE Component, Packaging, 
and Manufacturing Technology Society 
(IEEE電子元件與構裝製造技術分會) 
及法國CMP(Circuit Multi-Project)等，
本系列研討會自 2000年起每年在歐洲
舉行，討論焦點在微結構之製造、概
念開發工具、微機電與微光機電之構
裝等。本計畫主持人羅本喆全程出席
三天之研討會，會議議程內容堪稱豐
富。本次會議共接受了約 90篇投稿論
文，其中以我國的 16篇數量為最多。
 
 
 
  
的高物價與高機票價，但相對於滿満
收獲，總體而言可謂不虛此行。 
 
(4) 建議 
感謝國科會補助成行，希能長久
維持補助學者專家參加國際研討會的
政策，使能吸收國際新知及分享研究
成果，增進學術交流。 
 
(5) 攜回資料名稱及內容 
論文集乙冊「Proceeding of the 2009 
Symposium on Design, Test, Integration 
and Packaging,DTIP2009」（ISBN:978- 
2-35500-009-6）、光碟乙片。 
 
(6) 其他 
無。 
 
(7) 誌謝 
由於國科會在研究案中對出國參
加研討會所核與的經費補助，減輕我
們出國的經濟負擔，並能在研究之餘
能有出國觀摩的機會，瞭解國內外學
者對於微機電與微光機電相關問題的
見解與研究趨勢。這次的出國經驗讓
我們在研究工作上得到更多的學習，
是一種良性的刺激與成長。往後除了
期許自己更積極的完成研究，對於如
何成功的發表辛苦研究的成果亦是一
項重要課題。 
 
 ©EDA Publishing/DTIP 2009 ISBN: 978-2-35500-009-6 
After parameter extracting, the test chips were packaged 
into PBGA packaging with 160 balls. The size of the 
packaging is 15 mm by 15 mm with 1 mm ball pitch, as 
represent in Figure 4. The ball diameter of the PBGA is 0.45 
mm.  The packaging samples were next mounted on a 70 
mm by 70 mm BCB (Printed Circuit Board) to simulate the 
real operation conditions. 
1R
3R
2R
 
 
Fig. 2. The 3-element Sensor Rosette 
 
Fig. 4. The BGA Substrate Layout 
 
Fig. 3. The Effective Sensor Distributions on Chip Surface 
 
Based on linear models of high concentration 
piezoresistors [3] as depicted in Figure 2, the relationship 
between the fractional resistance variations for resistors R1 
to R3 and the stress and temperature can be written as: 
T
R
R yx
1441211441211
10
1 )(
2
)(
2
απππσπππσ +−++++=Δ     (1) 
T
R
R yx
2441211441211
20
2 )(
2
)(
2
απππσπππσ ++++−+=Δ      (2) 
where σx, and σy are the in-plane normal stresses and Ri0 (i = 
1, 2, and 3) are the initial resistances at the reference 
temperature, which is approximately 25°C. ΔRi are the 
individual resistance variations. T is the temperature 
difference between the measuring point and the reference. α 
is the temperature coefficient; and π11, π12, π44 are the 
piezoresistive coefficients. In this work, we employ n-type 
piezoresistive sensors and Table 1 summarizes the calibrated 
temperature and piezoresistive coefficients for the sensors. 
Details of the coefficient calibrations are available in the 
reference [5]. Stresses in the following sessions were 
obtained from measuring the resistance changes at each 
piezoresistors, and then inverting Eqs (1), (2) with the 
calibrated coefficients listed in Table 1. 
TABLE 1 
The Extracted Coefficients for n-type Piezoresistive Sensors. 
α 
(10-3/°C) 
π11+π12 
(10-5/MPa) 
π44 
(10-5/MPa) 
1.599 -12.93 -14.25 
III.  THE EXPERIMENTAL PROCEDURE 
The experimental procedure for the hygroscopic 
experiments was developed based on the IPC/JEDEC 
J-STD-020B standard [6]. Figure 5 is the experimental 
procedure for this work. As shown in Figure 5, the SAM 
(Scanning Acoustic Microscope) inspection was first 
performed and no delaminations were observed at the 
beginning of the experiments for all of the testing samples 
(not shown). 
SAM Inspection Moisture 
Preconditioning
Resistance  
Measurements
 
Fig. 5. The Experimental Procedure 
 
PCB  
Mounting
Dry Baking 
Resistance & Weigh 
Measurements
Resistance & 
Weigh
The Reliability 
Tests
Data Analysis 
Resistance & 
Weight
 ©EDA Publishing/DTIP 2009 ISBN: 978-2-35500-009-6 
of the above experimental results are consistent. (2) The 
hygroscopic mismatch stress is significant for the packaging, 
but not large enough to lead failures on the chips inside the 
packaging structure. 
W 
0
1.00
0.20
0.40
0.60
0.80
0 10000.002000.00 4000.00 6000.00 8000.00
Time, (t)
R
el
ia
bi
lit
y,
 R
(t)
=1
-F
(t)
A  0
B  0
C  0
D  0
E  0
Time, (t)
0
1.00
0.20
0.40
0.60
0.80
0 10000.002000.00 4000.00 6000.00 8000.00
R
el
ia
bi
lit
y,
 R
(t)
=1
-F
(t)
A 90
B 90
C 90
D 90
E 90
 
 
V.  THE RELIABILITY MEASUREMENTS 
We next perform the temperature-humidity cycling test for 
500 cycles (4000 hours) to study the reliability issue, and we 
defined a resistor was “break” when more than 10% of the 
resistance changed, comparing with the original value, was 
measured. The cumulative failure distribution rate in Figure 
11 is defined as the number of the failed device over the total 
device number. It is noted in Figure 11 that linear results 
were fitted between time and the cumulated failure rate on a 
log-log plot. 
     (a) 0°                         (b) 90° 
Fig. 12. The Weibull Reliability Model 
 
VI.  CONCLUSIONS 
In this work, piezoresistance stress sensor was employed 
as the experimental tool to monitor the stress variations in 
the PBGA packaging in real-time and non-destructively. In 
accordance with the JEDEC standard, stress due to the 
board-mounting process, the baking process, and the 
moisture preconditioning process were obtained, and it was 
concluded that all of the processes do not lead chip damage. 
Furthermore, measurements from the temperature-humidity 
cycle tests for reliability analysis showed that the Weibull 
reliability model is suitable for the PBGA packaging. 
100.00 10000.001000.00
1.00  
5.00  
10.00  
50.00  
90.00  
Time, (t)
U
nr
el
ia
bi
lit
y,
 F
(t
)
Weibull
A  0
A 90
100.00 10000.001000.00
1.00  
5.00  
10.00  
50.00  
90.00  
Time, (t)
U
nr
el
ia
bi
lit
y,
 F
(t)
Weibull
B  0
B 90
 
  (A)                       (B) 
100.00 10000.001000.00
1.00  
5.00  
10.00  
50.00  
90.00  
Time, (t)
U
nr
el
ia
bi
lit
y,
 F
(t)
Weibull
C  0
C 90
100.00 10000.001000.00
1.00  
5.00  
10.00  
50.00  
90.00  
Time, (t)
U
nr
el
ia
bi
lit
y,
 F
(t)
Weibull
D  0
D 90
 
ACKNOWLEDGMENTS 
The authors would like to acknowledge KINGPAK Inc. 
and ASE Inc., as well as National Chip Implementation 
Center (CIC) under National Applied Research Lab., for 
their technical support and assistance on chip fabrication, 
respectively. The financial support from National Science 
Council (NSC) of the R.O.C. government under project 
number NSC 97-2221-E-606-013 is greatly appreciated. 
REFERENCES  (C)                       (D) 
[1]  M. G. Pecht and A. Govind, “In-Situ Measurements of Surface 
Mount IC Package Deformations During Reflow Soldering,” IEEE 
Tran. On Components, Packaging, and manufacturing Technology, 
Vol. 20, No. 3, pp. 207-212, 1997. 
100.00 10000.001000.00
1.00  
5.00  
10.00  
50.00  
90.00  
Time, (t)
U
nr
el
ia
bi
lit
y,
 F
(t
)
Weibull
E  0
E 90
 
[2]  J. H. Lau, Thermal Stress and Strain in Microelectronic Packaging, 
Van Nostrand Reinhold, 1993, pp. 247-249.  
[3]  Ben-Je Lwo, Tung-Sheng Chen, Ching-Hsing Kao, and Yu-Lin Lin, 
“In-Plane Packaging Stress Measurements Through Piezoresistive 
Sensors”, Journal of Electronic Packaging, Transaction of the 
ASME, Vol. 124, No. 2, pp. 115-121, 2002.  
[4]  Ben-Je Lwo, Ching-Hsing Kao, Tung-Sheng Chen, and Yao-Shing 
Chen, “On the Study of Piezoresistive Stress Sensors for 
Microelectronic Packaging”, Journal of Electronic Packaging, 
Transaction of the ASME, Vol. 124, No. 2, pp. 22-26, 2002. 
(E) 
Fig. 11. A Typical Time-Failure Distribution Curve 
[5] Ben-Je Lwo and Shen-Yu Wu, “Calibrate Piezoresistive Stress 
Sensors Through the Assembled Structure”, Journal of Electronic 
Packaging, Transaction of the ASME, Vol. 125, No. 2, pp. 289-293, 
2003. 
 
We next analyzed the cycling data through the reliability 
software Weibull++ V6, as shown in Figure 12. The results 
in Figure 12 demonstrated that the Weibull reliability model 
is suitable for the PBGA packaging. It is also concluded 
from the results that the damage/failure rate is initially high 
so that the reliability was not good at the beginning. 
However, as the cycling increasing, the decreasing failure 
rate indicates better reliability. 
[6]  “Moistutre/Reflow Sensitivity Classification for Non-hermetic 
Solid State Surface Mount Devices,” Joint Industry Standard 
IPC/JEDEC J-STD-020D, 2007. 
[7]  “Cycled Temperature-Humidity-Bias Life Test,” Joint Industry 
Standard JESD22-A100C, 2007. 
 
 受限於時間，約有三分之一論文係採
Poster方式進行，總註冊人數來自 30
國計 119 人，其中以法國 30 人為最
多。本次會議包含Poster Session共分為
17個Sessions，我們的論文被安排在首
日 一 早 Session-02(Assembly 
technologies)的口頭報告，報告約在
11：00開始，在場學者專家約 40餘人。
此外主辦單位也邀請了二位學者作
Keynote演講，其一討論Silicon Carbide
在生物醫學微系統上之應用；另一位
討論奈米級微系統(NEMS)技術與未
來市場。 
本次我們發表之論文內容著重在
探討微電子與微機電構裝在受到製程
烘烤與環境濕氣影響下其結構內部之
應力變化情形，以及環境濕氣對構裝
結構可靠度影響之研究，所使用的應
力量測工具為自行開發製作的壓電阻
微 應 力 計 (Piezoresistive Stress 
Sensor)。簡報內容則以彩色及醒目之
圖表及圖片展現。我們的報告在會中
與會後吸引了一些學者專家學者的興
趣與討論。將研究成果在國際會議上
與一流的同儕交流討論，特別是遠在
歐洲的夥伴們，永遠是非常難得的經
驗。  
 
(3) 與會心得 
從我國參與此次活動的人數及論
文數來看，台灣的微機電與微結構研
究在國際上是屬於領先群並充滿活力
的。歐洲由於距離遙遠，能與當地專
家學者接觸討論也的確是難得經驗，
所以此行非常值得。 
此次研討會的 Keynote 演講，其
中一篇關於奈米級微系統(NEMS)技
術的報告最吸引我們注目，也才發現
到微米級系統如MEMS的下一世代，
也就是奈米級系統早已吸引不少人的
目光。由於 NEMS 的物理行為可能與
MEMS 迴異，所以其中間充滿各種可
能與機會，值得加以注意，這也就是
演講者提醒聽眾勿把 NEMS 當成
MEMS 的縮小版的原因。雖然現今
NEMS 商機何在尚不明顯，但以半導
體製造技術之發展趨勢來看，未來
NEMS的機會將不可限量！ 
參加本次研討會的收獲除本職學
能的提升與開拓視界的衝擊與外，我
們的研究成果亦獲得一些正面評價。
雖然我們要自籌部份經費以因應歐洲
 
 On the Study of MOSFET Micro-Sensors for Electronic Packaging 
 
M. I. Yang, Y. C. Chao*, K. F. Tseng**, H. Chung, C. P. Tang and B. J. Lwo*** 
 
Semiconductor Laboratory,  
Chung-Cheng Institute of Technology, National Defense University,  
Ta-Shi, Tao-Yuan, 335, Taiwan, R.O.C 
***E-mail：lwob@ccit.edu.tw 
*Assembly Test Technology & Service, 
Taiwan Semiconductor Manufacturing Company, 
Hsinchu, 300, Taiwan, R.O.C. 
**Department of Electronic Engineering, 
Chin-Min Institute of Technology, 
Tao-Fan, Miao-Li, 351, Taiwan, R.O.C. 
 
 
Abstract 
The purpose of this paper is to study the MOSFET stress 
sensor behaviors and to develop the related measurement 
methodology. With the newly developed technology, the 
piezoresistance coefficients of the MOSFET were extracted, 
and the strain and temperature effect induced MOSFET 
characteristics were obtained. The results of this study can be 
used to adjust the chip structure in a packaging so that the 
optimal packaging technology and material can be chosen, and 
accuracies of the numerical analysis can be verified through 
experimental data with the new technology studied in this 
paper. 
 
1. Introduction 
Both the literature and the theoretical analysis show that 
stress and/or strain lead mobility changes on a MOSFET 
(Metal Oxide Semiconductor Field Effective Transistor) 
device so that the device behaviors change at the same time 
[1-8]. Consequently, MOSFET has the potential to be a 
suitable chip stress sensor for microelectronic packaging 
because the measurements are nondestructive, in-situ, and real 
time. Furthermore, comparing with the traditional 
piezoresistive micro stress sensors which are about 10000 μm2 
in size, the extremely small MOSFET (about 5 μm2) brings 
much more flexibility on chip design and more possibilities on 
sensor applications. 
In this work, we first picked p-type MOSFETs as our 
testing devices because they are relatively sensitive to 
stress/strain than the n-type MOSFETs [9]. We secondly 
designed the MOSFET devices on the test chip surface and 
fabricated the chips through TSMC. The MOSFET 
characteristics under thermal and mechanical loadings were 
respectively measured through a special designed four-point 
bending (4PB) fixture with a heating unit. Thermo-mechanical 
property measurements were then performed to study the 
stress behaviors of the devices under elevated temperatures. 
After the experimental process, data analyses were executed to 
understand the uniformity as well as the applicability for the 
devices to extract chip stress inside the electronic packaging. 
Comparisons between the traditional piezoresistve sensors and 
the current MOSFET sensors are finally discussed in this 
paper. 
2. Experimental Procedures 
In this study, the p-type MOSFETs devices are fabricated 
through standard commercial process by TSMC (Taiwan 
Semiconductor Manufacturing Company). The channel length 
(L) of MOS devices is 0.15μm and the channel width (W) is 
1μm. The test wafers were first sliced into strip along the 
longitudinal (parallel to the channel length) and transverse 
(horizontal to the channel length) directions of an MOSFET, 
respectively, as shown in Figure 1 [1,7]. Next, highly 
consistent piezoresistance coefficients were exacted for 
sensors at different wafer site through the four-point-bending 
(4PB) [10] fixture with probing facilities. Figure 2 shows the 
ideal and actual 4PB fixtures, respectively. The heater is 
located at the center of the 4PB base to control the strip 
temperature so that the temperature effects on MOSFET 
characteristics can be measured conveniently. It is noted that 
an uniaxial tension or compression stress are applied on the 
top surface of the silicon strip between supports under the 4PB 
fixture according to 
ht
dLF
2
)(3 −=σ  (1) 
which is valid as long as the thickness is small compared to 
the distances d, L, and L-d, and sample is not permanently 
deformed. To verify that the silicon strips used in the 
measurement were subjected to a uniform uniaxial stress, 
several finite element simulations by ANSYS have been 
performed (not shown). In all cases, the axial stress on the 
surface of the sample remains constant. Furthermore, 
simulation results indicate that the transverse stresses are 
negligible in those strip regions where the axial stress is 
uniform [11]. 
 
Figure 1. The MOSFET directions. 
 
After setting the 4PB fixture, variations of the electrical 
parameters such as the saturation drain current (IDsat) with and 
Drain Source
Gate 
Longitudinal 
Tr
an
sv
er
se
 
L 
W
 
 According to the equation above, we can obtained the strain 
induced resistance variation ΔRTotal/RTotal=ΔRCH/RCH and 
linearly fit the results before and after bending [13], 
respectively. Figure 5 shows stress versus the relative 
resistance changes  (ΔR/R) for transverse and longitudinal 
channels on different drain voltage (VD), and the statistical 
inferences are listed in Table 2. Compared with 1.5 to 2 % of 
variations for the piezoresistive sensors under 100MPa of 
stress loading [10], the 2 % of variations for the p-MOSFET 
sensors show similar sensitivities. 
-80 -40 0 40 80 120 160 200
-3
-2
-1
0
1
2
3
4
 
 
 slope 1=-2.63572E-4
 slope 2=-2.23177E-4
 slope 3=-2.05297E-4
ΔR
/R
 (%
)
Stress (MPa)
-100 -50 0 50 100
-6
-4
-2
0
2
4
6
 slope 1=3.4164E-4
 slope 2=3.27517E-4
 slope 3=2.88191E-4
 slope 4=3.07847E-4
 
ΔR
/R
 (%
)
Stress (MPa)
 
(a) VD = -1.2 V 
-80 -40 0 40 80 120 160 200
-6
-4
-2
0
2
4
6
 slope 1=-2.55904E-4
 slope 2=-2.07977E-4
 slope 3=-3.29457E-4
ΔR
/R
 (%
)
Stress (MPa)
-120 -80 -40 0 40 80 120
-4
-2
0
2
4
6  slope 1=3.22314E-4
 slope 2=3.14449E-4
 slope 3=2.40084E-4
 slope 4=2.87695E-4
ΔR
/R
 (%
)
Stress (MPa)
 
(b) VD = -1.5 V 
-80 -40 0 40 80 120 160 200
-4
-2
0
2
4
6
ΔR
/R
 (%
)
Stress (MPa)
 slope 1=-2.54372E-4
 slope 2=-1.88551E-4
 slope 3=-2.53335E-4
-100 -50 0 50 100
-4
-2
0
2
4
6  slope 1=3.15477E-4
 slope 2=2.95783E-4
 slope 3=2.57592E-4
 slope 4=2.75065E-4
 
ΔR
/R
 (%
)
Stress (MPa)
 
(c) VD = -2.0 V 
Figure 5. Relative resistance changes ΔR/R for transverse 
(left) and longitudinal (right) channels 
 
 
Table 2. The statistical analyses on Figure 5 results 
(unit: ppm/MPa) 
Slope Transverse Longitudinal 
VD= -1.2V -230.68±29.85 316.30±23.30 
VD= -1.5V -264.44±61.19 291.14±37.12 
VD= -2.0V -232.08±37.70 -285.98±25.10 
 
We next studied the thermal effect on the MOSFET 
devices by putting the devices in a constant temperature 
environment and measure the device behaviors. A 
thermal-couple detect was used to measure the temperature of 
the device under test. Figure 6 shows the temperature effect on 
p-MOSFETs, and it is found that mobility decrease due to 
temperature rise lead to lower saturation current. Table 3 
compares the slopes in Figure 6(b) due to temperature effect 
with data for longitudinal p-MOSFET at 30 ℃ shows Table 1, 
we observed that the slope of temperature variations are seven 
times larger than stress loading at 30 ℃. Therefore, the 
temperature effect is extremely important for p-MOSFET. 
-2.0 -1.5 -1.0 -0.5 0.0
-0.30
-0.25
-0.20
-0.15
-0.10
-0.05
0.00
 
 
I D
 (m
A
)
VD (V)
 Temp=30oC
 Temp=40oC
 Temp=50oC
 Temp=60oC
 Temp=70oC
 
(a) Current-voltage relationships for p-MOSFET at different 
temperature 
30 40 50 60 70
-10
-8
-6
-4
-2
0
ΔI
D
sa
t/I
D
sa
t (
%
)
Temperature (oC)
VD=-1.2V
VD=-1.5V
VD=-2V
 slope=-2190ppm
 slope=-2250ppm
 slope=-1980ppm
 
(b) Temperature effects on relative saturation current 
variations under different drain voltages 
Figure 6. The temperature effects on p-MOSFETs 
 
Table 3. The temperature effect compared wit the stress 
loading effect for longitudinal p-MOSFET 
(unit: ppm/  ℃ for left and ppm/MPa for right) 
Slope Temperature Effect Stress Loading Effect 
VD= -1.2V -2190 -317.90±25.33 
VD= -1.5V -2250 -291.69±38.12 
VD= -2.0V -1980 -285.84±28.41 
 
To find out the temperature effects under mechanical 
loading, we measured p-MOSFET device behaviors at 50  ℃
under stress. It was found from the measurements that the 
saturation drain current increased for tensile stress on 
longitudinal MOSFET direction as shown in Figure 7. 
 
