Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Fri Sep  4 09:18:09 2015
| Host         : huutan86-Lenovo-IdeaPad-Y580 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file demo_1_timing_summary_routed.rpt -rpx demo_1_timing_summary_routed.rpx
| Design       : demo_1
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.265        0.000                      0                   33        0.203        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 4.265        0.000                      0                   33        0.203        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.372ns (42.581%)  route 3.199ns (57.419%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.880     5.642    clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  counter_reg[7]/Q
                         net (fo=4, routed)           0.822     6.921    counter_reg[7]
    SLICE_X112Y48        LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  led_output_i_6/O
                         net (fo=1, routed)           0.936     7.981    led_output_i_6_n_0
    SLICE_X112Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.105 r  led_output_i_3/O
                         net (fo=33, routed)          0.810     8.915    led_output_i_3_n_0
    SLICE_X112Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.039 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.630     9.668    counter[0]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.194 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    counter_reg[0]_i_1_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    counter_reg[4]_i_1_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.537    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    counter_reg[20]_i_1_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    counter_reg[24]_i_1_n_0
    SLICE_X110Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.213 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.213    counter_reg[28]_i_1_n_6
    SLICE_X110Y53        FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X110Y53        FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X110Y53        FDRE (Setup_fdre_C_D)        0.062    15.478    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 2.351ns (42.363%)  route 3.199ns (57.637%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.880     5.642    clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  counter_reg[7]/Q
                         net (fo=4, routed)           0.822     6.921    counter_reg[7]
    SLICE_X112Y48        LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  led_output_i_6/O
                         net (fo=1, routed)           0.936     7.981    led_output_i_6_n_0
    SLICE_X112Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.105 r  led_output_i_3/O
                         net (fo=33, routed)          0.810     8.915    led_output_i_3_n_0
    SLICE_X112Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.039 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.630     9.668    counter[0]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.194 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    counter_reg[0]_i_1_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    counter_reg[4]_i_1_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.537    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    counter_reg[20]_i_1_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    counter_reg[24]_i_1_n_0
    SLICE_X110Y53        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.192 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.192    counter_reg[28]_i_1_n_4
    SLICE_X110Y53        FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X110Y53        FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X110Y53        FDRE (Setup_fdre_C_D)        0.062    15.478    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 2.277ns (41.584%)  route 3.199ns (58.416%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.880     5.642    clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  counter_reg[7]/Q
                         net (fo=4, routed)           0.822     6.921    counter_reg[7]
    SLICE_X112Y48        LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  led_output_i_6/O
                         net (fo=1, routed)           0.936     7.981    led_output_i_6_n_0
    SLICE_X112Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.105 r  led_output_i_3/O
                         net (fo=33, routed)          0.810     8.915    led_output_i_3_n_0
    SLICE_X112Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.039 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.630     9.668    counter[0]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.194 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    counter_reg[0]_i_1_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    counter_reg[4]_i_1_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.537    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    counter_reg[20]_i_1_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    counter_reg[24]_i_1_n_0
    SLICE_X110Y53        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.118 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.118    counter_reg[28]_i_1_n_5
    SLICE_X110Y53        FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X110Y53        FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X110Y53        FDRE (Setup_fdre_C_D)        0.062    15.478    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 2.261ns (41.413%)  route 3.199ns (58.587%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.880     5.642    clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  counter_reg[7]/Q
                         net (fo=4, routed)           0.822     6.921    counter_reg[7]
    SLICE_X112Y48        LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  led_output_i_6/O
                         net (fo=1, routed)           0.936     7.981    led_output_i_6_n_0
    SLICE_X112Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.105 r  led_output_i_3/O
                         net (fo=33, routed)          0.810     8.915    led_output_i_3_n_0
    SLICE_X112Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.039 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.630     9.668    counter[0]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.194 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    counter_reg[0]_i_1_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    counter_reg[4]_i_1_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.537    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    counter_reg[20]_i_1_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    counter_reg[24]_i_1_n_0
    SLICE_X110Y53        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.102 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.102    counter_reg[28]_i_1_n_7
    SLICE_X110Y53        FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X110Y53        FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X110Y53        FDRE (Setup_fdre_C_D)        0.062    15.478    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 2.258ns (41.381%)  route 3.199ns (58.619%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.880     5.642    clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  counter_reg[7]/Q
                         net (fo=4, routed)           0.822     6.921    counter_reg[7]
    SLICE_X112Y48        LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  led_output_i_6/O
                         net (fo=1, routed)           0.936     7.981    led_output_i_6_n_0
    SLICE_X112Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.105 r  led_output_i_3/O
                         net (fo=33, routed)          0.810     8.915    led_output_i_3_n_0
    SLICE_X112Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.039 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.630     9.668    counter[0]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.194 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    counter_reg[0]_i_1_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    counter_reg[4]_i_1_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.537    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    counter_reg[20]_i_1_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.099 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.099    counter_reg[24]_i_1_n_6
    SLICE_X110Y52        FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X110Y52        FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X110Y52        FDRE (Setup_fdre_C_D)        0.062    15.479    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.479    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.237ns (41.155%)  route 3.199ns (58.845%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.880     5.642    clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  counter_reg[7]/Q
                         net (fo=4, routed)           0.822     6.921    counter_reg[7]
    SLICE_X112Y48        LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  led_output_i_6/O
                         net (fo=1, routed)           0.936     7.981    led_output_i_6_n_0
    SLICE_X112Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.105 r  led_output_i_3/O
                         net (fo=33, routed)          0.810     8.915    led_output_i_3_n_0
    SLICE_X112Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.039 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.630     9.668    counter[0]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.194 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    counter_reg[0]_i_1_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    counter_reg[4]_i_1_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.537    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    counter_reg[20]_i_1_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.078 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.078    counter_reg[24]_i_1_n_4
    SLICE_X110Y52        FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X110Y52        FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X110Y52        FDRE (Setup_fdre_C_D)        0.062    15.479    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.479    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 2.163ns (40.342%)  route 3.199ns (59.658%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.880     5.642    clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  counter_reg[7]/Q
                         net (fo=4, routed)           0.822     6.921    counter_reg[7]
    SLICE_X112Y48        LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  led_output_i_6/O
                         net (fo=1, routed)           0.936     7.981    led_output_i_6_n_0
    SLICE_X112Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.105 r  led_output_i_3/O
                         net (fo=33, routed)          0.810     8.915    led_output_i_3_n_0
    SLICE_X112Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.039 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.630     9.668    counter[0]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.194 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    counter_reg[0]_i_1_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    counter_reg[4]_i_1_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.537    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    counter_reg[20]_i_1_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.004 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.004    counter_reg[24]_i_1_n_5
    SLICE_X110Y52        FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X110Y52        FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X110Y52        FDRE (Setup_fdre_C_D)        0.062    15.479    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.479    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 2.147ns (40.164%)  route 3.199ns (59.836%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.880     5.642    clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  counter_reg[7]/Q
                         net (fo=4, routed)           0.822     6.921    counter_reg[7]
    SLICE_X112Y48        LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  led_output_i_6/O
                         net (fo=1, routed)           0.936     7.981    led_output_i_6_n_0
    SLICE_X112Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.105 r  led_output_i_3/O
                         net (fo=33, routed)          0.810     8.915    led_output_i_3_n_0
    SLICE_X112Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.039 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.630     9.668    counter[0]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.194 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    counter_reg[0]_i_1_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    counter_reg[4]_i_1_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.537    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    counter_reg[20]_i_1_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.988 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.988    counter_reg[24]_i_1_n_7
    SLICE_X110Y52        FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X110Y52        FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X110Y52        FDRE (Setup_fdre_C_D)        0.062    15.479    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.479    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 2.144ns (40.130%)  route 3.199ns (59.870%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.880     5.642    clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  counter_reg[7]/Q
                         net (fo=4, routed)           0.822     6.921    counter_reg[7]
    SLICE_X112Y48        LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  led_output_i_6/O
                         net (fo=1, routed)           0.936     7.981    led_output_i_6_n_0
    SLICE_X112Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.105 r  led_output_i_3/O
                         net (fo=33, routed)          0.810     8.915    led_output_i_3_n_0
    SLICE_X112Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.039 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.630     9.668    counter[0]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.194 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    counter_reg[0]_i_1_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    counter_reg[4]_i_1_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.537    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.985 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.985    counter_reg[20]_i_1_n_6
    SLICE_X110Y51        FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X110Y51        FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X110Y51        FDRE (Setup_fdre_C_D)        0.062    15.479    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.479    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 2.123ns (39.894%)  route 3.199ns (60.106%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.880     5.642    clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  counter_reg[7]/Q
                         net (fo=4, routed)           0.822     6.921    counter_reg[7]
    SLICE_X112Y48        LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  led_output_i_6/O
                         net (fo=1, routed)           0.936     7.981    led_output_i_6_n_0
    SLICE_X112Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.105 r  led_output_i_3/O
                         net (fo=33, routed)          0.810     8.915    led_output_i_3_n_0
    SLICE_X112Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.039 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.630     9.668    counter[0]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.194 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    counter_reg[0]_i_1_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    counter_reg[4]_i_1_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.537    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.964 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.964    counter_reg[20]_i_1_n_4
    SLICE_X110Y51        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X110Y51        FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X110Y51        FDRE (Setup_fdre_C_D)        0.062    15.479    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.479    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  4.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_output_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.231ns (38.926%)  route 0.362ns (61.074%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X110Y49        FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 f  counter_reg[15]/Q
                         net (fo=5, routed)           0.199     1.928    counter_reg[15]
    SLICE_X112Y49        LUT6 (Prop_lut6_I3_O)        0.045     1.973 f  led_output_i_3/O
                         net (fo=33, routed)          0.163     2.136    led_output_i_3_n_0
    SLICE_X112Y51        LUT5 (Prop_lut5_I4_O)        0.045     2.181 r  led_output_i_1/O
                         net (fo=1, routed)           0.000     2.181    p_0_in
    SLICE_X112Y51        FDRE                                         r  led_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  led_output_reg/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y51        FDRE (Hold_fdre_C_D)         0.120     1.978    led_output_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.394ns (67.943%)  route 0.186ns (32.057%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.185     1.914    counter_reg[11]
    SLICE_X110Y48        LUT6 (Prop_lut6_I5_O)        0.045     1.959 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.959    counter[8]_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.074 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.074    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.113 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.114    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.168 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.168    counter_reg[16]_i_1_n_7
    SLICE_X110Y50        FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X110Y50        FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105     1.963    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.405ns (68.540%)  route 0.186ns (31.460%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.185     1.914    counter_reg[11]
    SLICE_X110Y48        LUT6 (Prop_lut6_I5_O)        0.045     1.959 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.959    counter[8]_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.074 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.074    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.113 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.114    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.179 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.179    counter_reg[16]_i_1_n_5
    SLICE_X110Y50        FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X110Y50        FDRE                                         r  counter_reg[18]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105     1.963    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.430ns (69.817%)  route 0.186ns (30.183%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.185     1.914    counter_reg[11]
    SLICE_X110Y48        LUT6 (Prop_lut6_I5_O)        0.045     1.959 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.959    counter[8]_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.074 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.074    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.113 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.114    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.204 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.204    counter_reg[16]_i_1_n_6
    SLICE_X110Y50        FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X110Y50        FDRE                                         r  counter_reg[17]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105     1.963    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.430ns (69.817%)  route 0.186ns (30.183%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.185     1.914    counter_reg[11]
    SLICE_X110Y48        LUT6 (Prop_lut6_I5_O)        0.045     1.959 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.959    counter[8]_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.074 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.074    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.113 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.114    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.204 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.204    counter_reg[16]_i_1_n_4
    SLICE_X110Y50        FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X110Y50        FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105     1.963    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.433ns (69.964%)  route 0.186ns (30.036%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.185     1.914    counter_reg[11]
    SLICE_X110Y48        LUT6 (Prop_lut6_I5_O)        0.045     1.959 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.959    counter[8]_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.074 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.074    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.113 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.114    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.153 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.153    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.207 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.207    counter_reg[20]_i_1_n_7
    SLICE_X110Y51        FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X110Y51        FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X110Y51        FDRE (Hold_fdre_C_D)         0.105     1.963    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.444ns (70.488%)  route 0.186ns (29.512%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.185     1.914    counter_reg[11]
    SLICE_X110Y48        LUT6 (Prop_lut6_I5_O)        0.045     1.959 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.959    counter[8]_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.074 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.074    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.113 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.114    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.153 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.153    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.218 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.218    counter_reg[20]_i_1_n_5
    SLICE_X110Y51        FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X110Y51        FDRE                                         r  counter_reg[22]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X110Y51        FDRE (Hold_fdre_C_D)         0.105     1.963    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.469ns (71.615%)  route 0.186ns (28.385%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.185     1.914    counter_reg[11]
    SLICE_X110Y48        LUT6 (Prop_lut6_I5_O)        0.045     1.959 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.959    counter[8]_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.074 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.074    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.113 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.114    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.153 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.153    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.243 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.243    counter_reg[20]_i_1_n_6
    SLICE_X110Y51        FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X110Y51        FDRE                                         r  counter_reg[21]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X110Y51        FDRE (Hold_fdre_C_D)         0.105     1.963    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.469ns (71.615%)  route 0.186ns (28.385%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.185     1.914    counter_reg[11]
    SLICE_X110Y48        LUT6 (Prop_lut6_I5_O)        0.045     1.959 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.959    counter[8]_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.074 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.074    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.113 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.114    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.153 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.153    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.243 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.243    counter_reg[20]_i_1_n_4
    SLICE_X110Y51        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X110Y51        FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X110Y51        FDRE (Hold_fdre_C_D)         0.105     1.963    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.472ns (71.744%)  route 0.186ns (28.256%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.185     1.914    counter_reg[11]
    SLICE_X110Y48        LUT6 (Prop_lut6_I5_O)        0.045     1.959 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.959    counter[8]_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.074 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.074    counter_reg[8]_i_1_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.113 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.114    counter_reg[12]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.153 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.153    counter_reg[16]_i_1_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.192 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.192    counter_reg[20]_i_1_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.246 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.246    counter_reg[24]_i_1_n_7
    SLICE_X110Y52        FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X110Y52        FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X110Y52        FDRE (Hold_fdre_C_D)         0.105     1.963    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y46  counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y48  counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y48  counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y49  counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y49  counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y49  counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y49  counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y50  counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y50  counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y50  counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y50  counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y50  counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y50  counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y51  counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y51  counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y51  counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y51  counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y52  counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y52  counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y48  counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y48  counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y47  counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y47  counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y47  counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y47  counter_reg[7]/C



