## Hi there, I'm 0rd1narY1 ðŸ‘‹ 
- ðŸŽ“ I'm a postgraduate student of Nanjing University.
- ðŸ”­ Iâ€™m currently working on RISC-V processor design.
- ðŸŒ± Iâ€™m currently learning Verilog/SystemVerilog , IC design and verification, and UVM ...

![GitHub Stats](https://github-readme-stats-sigma-five.vercel.app/api?username=0rd1narY1&show_icons=true&theme=transparent&count_private=true&include_all_commits=true&cache_seconds=1800)

- ðŸ˜†æ€»è®¿å®¢æ•° ---
![Visitor Count](https://profile-counter.glitch.me/0rd1narY1/count.svg)

![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=0rd1narY1&layout=compact&theme=tokyonight)

[![Ashutosh's github activity graph](https://github-readme-activity-graph.vercel.app/graph?username=0rd1narY1&theme=react-dark)](https://github.com/ashutosh00710/github-readme-activity-graph)
