
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013708                       # Number of seconds simulated
sim_ticks                                 13707911500                       # Number of ticks simulated
final_tick                                13707911500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 462782                       # Simulator instruction rate (inst/s)
host_op_rate                                   696586                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              294197172                       # Simulator tick rate (ticks/s)
host_mem_usage                               10369308                       # Number of bytes of host memory used
host_seconds                                    46.59                       # Real time elapsed on the host
sim_insts                                    21563018                       # Number of instructions simulated
sim_ops                                      32456920                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           30848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           20160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               51008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        30848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          30848                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              482                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              315                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  797                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2250379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1470684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                3721063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2250379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2250379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2250379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1470684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3721063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       482.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       315.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1601                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          797                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   51008                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    51008                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                123                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 63                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                  7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 19                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                35                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               104                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               103                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                89                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    13707812000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    797                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      554                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      193                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       37                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          166                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     298.409639                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    193.080151                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    286.351470                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            50     30.12%     30.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           45     27.11%     57.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           21     12.65%     69.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           16      9.64%     79.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            8      4.82%     84.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            9      5.42%     89.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      2.41%     92.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.60%     92.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           12      7.23%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           166                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        30848                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        20160                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 2250379.279148395639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1470683.553800299997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          482                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          315                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16888250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     11401750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35037.86                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     36196.03                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      13346250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 28290000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3985000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16745.61                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35495.61                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          3.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       3.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.03                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.03                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       626                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.54                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    17199262.23                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.54                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    258060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2548980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               5774670                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                371520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         30129060                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          8634240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3266478180                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3322677690                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             242.391242                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           13694250500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        636500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        3380000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   13605722500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     22483500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9602000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     66087000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    728280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    371910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3141600                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6985350                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                537600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         37931790                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         10555680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3260981820                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3331068270                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             243.003339                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           13690999250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1000500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        4160000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   13580520750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     27486250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11569000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     83175000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2109553                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2109553                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            120381                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1600153                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    4603                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                141                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1600153                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1590201                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9952                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          856                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    10614024                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2541259                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            69                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            33                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    15787479                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           134                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     13707911500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         27415824                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             152864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       23686536                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2109553                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1594804                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      27113409                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  241012                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           787                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  15787390                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   259                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           27387643                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.302249                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.747026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4753855     17.36%     17.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9602055     35.06%     52.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13031733     47.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             27387643                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.076947                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.863973                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4673306                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 63510                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  22529496                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   825                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 120506                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               35218844                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                284219                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 120506                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4948251                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   45793                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1502                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  22255309                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 16282                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               34834820                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                164564                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    19                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    192                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  15633                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               14                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            42706212                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              79531422                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         51357356                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3862                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              39841096                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2865116                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1406                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             11029833                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2642443                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3560072                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               44                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   34530542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 105                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  33632544                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             48856                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2073726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3288194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             93                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      27387643                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.228019                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.725643                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4800121     17.53%     17.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11542500     42.14%     59.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11045022     40.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        27387643                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    243      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     60      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   117      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  120      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4197314     97.01%     97.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                128880      2.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               296      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20301457     60.36%     60.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2925      0.01%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    23      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  10      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   77      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  116      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 223      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10776791     32.04%     92.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2549565      7.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              70      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            430      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               33632544                       # Type of FU issued
system.cpu.iq.rate                           1.226757                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     4326747                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.128648                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           99023777                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          36602412                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     33229858                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4557                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2031                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1989                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               37956441                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2554                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4204714                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       756694                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        44968                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       192636                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 120506                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   42759                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1485                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            34530647                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            101551                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              11029833                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2642443                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 46                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     23                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1446                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             71                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          58577                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        61979                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               120556                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              33374486                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              10614019                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            258058                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     13155278                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1989554                       # Number of branches executed
system.cpu.iew.exec_stores                    2541259                       # Number of stores executed
system.cpu.iew.exec_rate                     1.217344                       # Inst execution rate
system.cpu.iew.wb_sent                       33236162                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      33231847                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  28679283                       # num instructions producing a value
system.cpu.iew.wb_consumers                  30726454                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.212141                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.933374                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1928249                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            120440                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     27225768                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.192140                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.869785                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8185477     30.07%     30.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5623662     20.66%     50.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13416629     49.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     27225768                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             21563018                       # Number of instructions committed
system.cpu.commit.committedOps               32456920                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       12722946                       # Number of memory references committed
system.cpu.commit.loads                      10273139                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1989191                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1975                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  32455378                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 4360                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          105      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         19729940     60.79%     60.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2924      0.01%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              76      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             116      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            222      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        10273075     31.65%     92.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2449392      7.55%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          415      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          32456920                       # Class of committed instruction
system.cpu.commit.bw_lim_events              13416629                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     48194308                       # The number of ROB reads
system.cpu.rob.rob_writes                    68932213                       # The number of ROB writes
system.cpu.timesIdled                             338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           28181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    21563018                       # Number of Instructions Simulated
system.cpu.committedOps                      32456920                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.271428                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.271428                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.786517                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.786517                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 48807311                       # number of integer regfile reads
system.cpu.int_regfile_writes                28706514                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3832                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1506                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   9930017                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11947105                       # number of cc regfile writes
system.cpu.misc_regfile_reads                17197742                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           243.578922                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8858957                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               322                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          27512.288820                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   243.578922                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.951480                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951480                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70872826                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70872826                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6409021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6409021                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2449614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2449614                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      8858635                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8858635                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8858635                       # number of overall hits
system.cpu.dcache.overall_hits::total         8858635                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          235                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           235                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          193                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          193                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          428                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            428                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          428                       # number of overall misses
system.cpu.dcache.overall_misses::total           428                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18402000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18402000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     16945500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16945500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     35347500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     35347500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     35347500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     35347500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6409256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6409256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2449807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2449807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      8859063                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8859063                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8859063                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8859063                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000037                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000079                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000048                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000048                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78306.382979                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78306.382979                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87800.518135                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87800.518135                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82587.616822                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82587.616822                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82587.616822                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82587.616822                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           34                       # number of writebacks
system.cpu.dcache.writebacks::total                34                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          104                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          131                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          131                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          191                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          191                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          322                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16620500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16620500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27149000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27149000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000036                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000036                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80370.229008                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80370.229008                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87018.324607                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87018.324607                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84313.664596                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84313.664596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84313.664596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84313.664596                       # average overall mshr miss latency
system.cpu.dcache.replacements                     68                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.741940                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15787282                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               494                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          31958.060729                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.741940                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         126299614                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        126299614                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     15786788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15786788                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     15786788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15786788                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15786788                       # number of overall hits
system.cpu.icache.overall_hits::total        15786788                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          602                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           602                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          602                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            602                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          602                       # number of overall misses
system.cpu.icache.overall_misses::total           602                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48175500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48175500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     48175500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48175500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48175500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48175500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15787390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15787390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     15787390                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15787390                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15787390                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15787390                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80025.747508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80025.747508                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80025.747508                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80025.747508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80025.747508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80025.747508                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          495                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          495                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          495                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          495                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40986500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40986500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40986500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40986500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40986500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40986500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82801.010101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82801.010101                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82801.010101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82801.010101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82801.010101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82801.010101                       # average overall mshr miss latency
system.cpu.icache.replacements                    238                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1123                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 625                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            34                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               272                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                191                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               191                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            626                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1226                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          712                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1938                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    54336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 1                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                817                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.006120                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.078038                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      812     99.39%     99.39% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      0.61%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  817                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               629500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1235000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              805499                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              655.914145                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    849                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  797                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.065245                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   375.528126                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   280.386019                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.091682                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.068454                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.160135                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          797                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.194580                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 7597                       # Number of tag accesses
system.l2cache.tags.data_accesses                7597                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks           34                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           34                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           18                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  18                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              7                       # number of overall hits
system.l2cache.overall_hits::total                 18                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          191                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            191                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          483                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          607                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           483                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           315                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               798                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          483                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          315                       # number of overall misses
system.l2cache.overall_misses::total              798                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     16334000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     16334000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     40129000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10254000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     50383000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     40129000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     26588000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     66717000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     40129000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     26588000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     66717000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks           34                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           34                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          191                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          191                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          494                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          131                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          625                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          494                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          322                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             816                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          494                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          322                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            816                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.977733                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.946565                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.971200                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.977733                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.978261                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.977941                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.977733                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.978261                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.977941                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 85518.324607                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 85518.324607                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83082.815735                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 82693.548387                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 83003.294893                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 83082.815735                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 84406.349206                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83605.263158                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 83082.815735                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 84406.349206                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83605.263158                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          191                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          191                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          483                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          607                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          483                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          315                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          798                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          483                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          315                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          798                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     15952000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     15952000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     39165000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10006000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     49171000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     39165000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     25958000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     65123000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     39165000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     25958000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     65123000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.977733                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.946565                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.971200                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.977733                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.978261                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.977941                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.977733                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.978261                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.977941                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 83518.324607                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 83518.324607                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81086.956522                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80693.548387                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81006.589786                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81086.956522                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 82406.349206                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 81607.769424                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81086.956522                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 82406.349206                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 81607.769424                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            797                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 606                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                191                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               191                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            606                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1594                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        51008                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                797                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      797    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  797                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               398500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1992500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              655.914319                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    797                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  797                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   375.528232                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   280.386087                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.011460                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.008557                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.020017                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          797                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.024323                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                13549                       # Number of tag accesses
system.l3cache.tags.data_accesses               13549                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          191                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            191                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          482                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          606                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           482                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           315                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               797                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          482                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          315                       # number of overall misses
system.l3cache.overall_misses::total              797                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     14233000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     14233000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     34827000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8890000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     43717000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     34827000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     23123000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     57950000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     34827000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     23123000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     57950000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          191                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          191                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          482                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          124                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          606                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          482                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          315                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             797                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          482                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          315                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            797                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 74518.324607                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 74518.324607                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72255.186722                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 71693.548387                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 72140.264026                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 72255.186722                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 73406.349206                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 72710.163112                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 72255.186722                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 73406.349206                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 72710.163112                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          191                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          191                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          482                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          606                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          482                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          315                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          797                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          482                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          315                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          797                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     13851000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     13851000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     33863000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8642000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     42505000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     33863000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     22493000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     56356000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     33863000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     22493000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     56356000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 72518.324607                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 72518.324607                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70255.186722                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69693.548387                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70140.264026                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70255.186722                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 71406.349206                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 70710.163112                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70255.186722                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 71406.349206                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 70710.163112                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  13707911500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                606                       # Transaction distribution
system.membus.trans_dist::ReadExReq               191                       # Transaction distribution
system.membus.trans_dist::ReadExResp              191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           606                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        51008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        51008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   51008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               797                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     797    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 797                       # Request fanout histogram
system.membus.reqLayer0.occupancy              398500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2163500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------