INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Vivado_Projects/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/Comparator_NBit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_NBit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Vivado_Projects/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/Counter_15to0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_15to0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Vivado_Projects/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/DFF_ER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF_ER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Vivado_Projects/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/FSM_Kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Vivado_Projects/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/MUX_4Input_1Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4Input_1Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Vivado_Projects/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/MUX_4Input_4Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4Input_4Bit
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Github/Vivado_Projects/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/MUX_4Input_4Bit.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Vivado_Projects/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/Vivado_Projects/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/TrafficLight_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficLight_Top
