{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 21:59:33 2022 " "Info: Processing started: Wed Jun 08 21:59:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off port_io -c port_io --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off port_io -c port_io --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file port_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_io-port_io_arch " "Info: Found design unit 1: port_io-port_io_arch" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 port_io " "Info: Found entity 1: port_io" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "port_io " "Info: Elaborating entity \"port_io\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(40) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(40): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(40) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(40): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(41) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(41): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(41) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(41): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(42) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(42): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(42) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(42): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(43) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(43): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(43) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(43): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(44) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(44): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(44) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(44): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(45) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(45): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(45) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(45): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(46) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(46): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(46) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(46): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(47) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(47): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(47) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(47): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_en port_io.vhd(49) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(49): signal \"rd_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_io port_io.vhd(50) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(50): signal \"port_io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_en port_io.vhd(55) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(55): signal \"rd_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(56) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(56): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_en port_io.vhd(57) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(57): signal \"rd_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latch port_io.vhd(58) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(58): signal \"latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "C:/Users/785147/Downloads/altera/91sp2/quartus/projetos/TP3/port_io/port_io.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 22 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 21:59:34 2022 " "Info: Processing ended: Wed Jun 08 21:59:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
