// Seed: 2715998129
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output tri1 id_2,
    input wor id_3,
    input supply1 id_4,
    output tri id_5,
    input wor id_6,
    input tri id_7,
    input uwire id_8,
    output uwire id_9
);
endmodule
module module_1 (
    input tri0 id_0
    , id_7,
    output tri0 id_1,
    output supply1 id_2
    , id_8,
    input tri1 id_3,
    input uwire id_4,
    output supply0 id_5
);
  logic id_9 = id_7 | id_4, id_10;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_4,
      id_4,
      id_5,
      id_0,
      id_4,
      id_0,
      id_1
  );
endmodule
