Classic Timing Analyzer report for Ozy_Janus
Wed Jan 14 20:17:21 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'MCLK_12MHZ'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Setup: 'FX2_CLK'
 11. Clock Hold: 'IFCLK'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'PCLK_12MHZ'
 14. Clock Hold: 'MCLK_12MHZ'
 15. Clock Hold: 'SPI_SCK'
 16. Clock Hold: 'FX2_CLK'
 17. tsu
 18. tco
 19. tpd
 20. th
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                     ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                    ; To                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 10.071 ns                        ; GPIO[21]                                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 22.047 ns                        ; got_sync                                                ; DEBUG_LED3                                              ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 11.665 ns                        ; SDOBACK                                                 ; FX2_PE1                                                 ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 8.050 ns                         ; serno                                                   ; temp_Merc_serialno[5]                                   ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; 2.033 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 59.64 MHz ( period = 16.766 ns ) ; mode                                                    ; CC~reg0                                                 ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'MCLK_12MHZ'    ; 2.360 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 62.07 MHz ( period = 16.112 ns ) ; CCcount[0]                                              ; CC~reg0                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 14.296 ns ; 48.00 MHz ( period = 20.833 ns ) ; 152.98 MHz ( period = 6.537 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.486 ns ; 48.00 MHz ( period = 20.833 ns ) ; 298.78 MHz ( period = 3.347 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 32.617 ns ; 12.50 MHz ( period = 80.000 ns ) ; 67.72 MHz ( period = 14.766 ns ) ; CCcount[0]                                              ; CC~reg0                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 33.335 ns ; 12.29 MHz ( period = 81.380 ns ) ; 67.98 MHz ( period = 14.710 ns ) ; CCcount[0]                                              ; CC~reg0                                                 ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -7.835 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; spectrum_data[11]                                       ; spectrum[11]                                            ; IFCLK      ; IFCLK      ; 775          ;
; Clock Hold: 'MCLK_12MHZ'     ; -7.636 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; spectrum_data[11]                                       ; spectrum[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 743          ;
; Clock Hold: 'PCLK_12MHZ'     ; -6.963 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; spectrum_data[11]                                       ; spectrum[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 558          ;
; Clock Hold: 'CLK_12MHZ'      ; -6.935 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; spectrum_data[11]                                       ; spectrum[11]                                            ; CLK_12MHZ  ; CLK_12MHZ  ; 553          ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.208 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                         ;                                                         ;            ;            ; 2629         ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                      ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                                      ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                                      ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                                      ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                                      ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                                      ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                                      ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_h7j1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 2.033 ns                                ; 59.64 MHz ( period = 16.766 ns )                    ; mode                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.542 ns                  ; 5.509 ns                ;
; 2.161 ns                                ; 60.57 MHz ( period = 16.510 ns )                    ; CCcount[0]                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.103 ns                  ; 4.942 ns                ;
; 2.220 ns                                ; 61.00 MHz ( period = 16.394 ns )                    ; I_PWM[4]                       ; I2SAudioOut:I2SAO|Mux0~59_OTERM123                                                                                                                       ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 8.767 ns                  ; 6.547 ns                ;
; 2.260 ns                                ; 61.30 MHz ( period = 16.312 ns )                    ; CCcount[1]                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.099 ns                  ; 4.839 ns                ;
; 2.285 ns                                ; 61.49 MHz ( period = 16.262 ns )                    ; TX_relay[1]                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.542 ns                  ; 5.257 ns                ;
; 2.373 ns                                ; 62.17 MHz ( period = 16.086 ns )                    ; Rx_control_0[0]                ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.540 ns                  ; 5.167 ns                ;
; 2.386 ns                                ; 62.27 MHz ( period = 16.060 ns )                    ; OC[2]                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.542 ns                  ; 5.156 ns                ;
; 2.450 ns                                ; 62.77 MHz ( period = 15.932 ns )                    ; frequency[10]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.559 ns                  ; 5.109 ns                ;
; 2.496 ns                                ; 63.13 MHz ( period = 15.840 ns )                    ; frequency[23]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.559 ns                  ; 5.063 ns                ;
; 2.529 ns                                ; 63.40 MHz ( period = 15.774 ns )                    ; frequency[18]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.560 ns                  ; 5.031 ns                ;
; 2.545 ns                                ; 63.52 MHz ( period = 15.742 ns )                    ; frequency[13]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.561 ns                  ; 5.016 ns                ;
; 2.616 ns                                ; 64.10 MHz ( period = 15.600 ns )                    ; frequency[12]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.544 ns                  ; 4.928 ns                ;
; 2.684 ns                                ; 64.66 MHz ( period = 15.466 ns )                    ; I_PWM[0]                       ; I2SAudioOut:I2SAO|Mux0~59_OTERM123                                                                                                                       ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 8.767 ns                  ; 6.083 ns                ;
; 2.690 ns                                ; 64.71 MHz ( period = 15.454 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.073 ns                  ; 4.383 ns                ;
; 2.701 ns                                ; 64.81 MHz ( period = 15.430 ns )                    ; frequency[11]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.559 ns                  ; 4.858 ns                ;
; 2.701 ns                                ; 64.80 MHz ( period = 15.432 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.095 ns                  ; 4.394 ns                ;
; 2.719 ns                                ; 64.95 MHz ( period = 15.396 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.081 ns                  ; 4.362 ns                ;
; 2.736 ns                                ; 65.10 MHz ( period = 15.360 ns )                    ; frequency[22]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.559 ns                  ; 4.823 ns                ;
; 2.738 ns                                ; 65.11 MHz ( period = 15.358 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.086 ns                  ; 4.348 ns                ;
; 2.750 ns                                ; 65.21 MHz ( period = 15.334 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.091 ns                  ; 4.341 ns                ;
; 2.764 ns                                ; 65.34 MHz ( period = 15.304 ns )                    ; frequency[31]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.560 ns                  ; 4.796 ns                ;
; 2.803 ns                                ; 65.67 MHz ( period = 15.228 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.038 ns                  ; 4.235 ns                ;
; 2.816 ns                                ; 65.78 MHz ( period = 15.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.057 ns                  ; 4.241 ns                ;
; 2.823 ns                                ; 65.84 MHz ( period = 15.188 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.048 ns                  ; 4.225 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; frequency[25]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.560 ns                  ; 4.697 ns                ;
; 2.877 ns                                ; 66.32 MHz ( period = 15.078 ns )                    ; ATTEN[0]                       ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.561 ns                  ; 4.684 ns                ;
; 2.883 ns                                ; 66.37 MHz ( period = 15.066 ns )                    ; Rout                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.564 ns                  ; 4.681 ns                ;
; 2.902 ns                                ; 66.54 MHz ( period = 15.028 ns )                    ; frequency[14]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.560 ns                  ; 4.658 ns                ;
; 2.926 ns                                ; 66.76 MHz ( period = 14.980 ns )                    ; clock_s[0]                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.564 ns                  ; 4.638 ns                ;
; 2.971 ns                                ; 67.16 MHz ( period = 14.890 ns )                    ; CCcount[3]                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 4.138 ns                ;
; 2.978 ns                                ; 67.22 MHz ( period = 14.876 ns )                    ; frequency[24]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.560 ns                  ; 4.582 ns                ;
; 2.995 ns                                ; 67.38 MHz ( period = 14.842 ns )                    ; CCcount[2]                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.109 ns                  ; 4.114 ns                ;
; 3.040 ns                                ; 67.79 MHz ( period = 14.752 ns )                    ; OC[3]                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.564 ns                  ; 4.524 ns                ;
; 3.058 ns                                ; 67.95 MHz ( period = 14.716 ns )                    ; frequency[15]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.560 ns                  ; 4.502 ns                ;
; 3.126 ns                                ; 68.59 MHz ( period = 14.580 ns )                    ; RX_relay[1]                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.564 ns                  ; 4.438 ns                ;
; 3.136 ns                                ; 68.68 MHz ( period = 14.560 ns )                    ; I2SAudioOut:I2SIQO|data[2]     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.097 ns                  ; 3.961 ns                ;
; 3.160 ns                                ; 68.91 MHz ( period = 14.512 ns )                    ; PGA                            ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.564 ns                  ; 4.404 ns                ;
; 3.183 ns                                ; 69.13 MHz ( period = 14.466 ns )                    ; OC[5]                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.564 ns                  ; 4.381 ns                ;
; 3.214 ns                                ; 69.42 MHz ( period = 14.406 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.115 ns                  ; 3.901 ns                ;
; 3.214 ns                                ; 69.42 MHz ( period = 14.406 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.115 ns                  ; 3.901 ns                ;
; 3.214 ns                                ; 69.42 MHz ( period = 14.406 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.115 ns                  ; 3.901 ns                ;
; 3.214 ns                                ; 69.42 MHz ( period = 14.406 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.115 ns                  ; 3.901 ns                ;
; 3.214 ns                                ; 69.42 MHz ( period = 14.406 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.115 ns                  ; 3.901 ns                ;
; 3.214 ns                                ; 69.42 MHz ( period = 14.406 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.115 ns                  ; 3.901 ns                ;
; 3.214 ns                                ; 69.42 MHz ( period = 14.406 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.115 ns                  ; 3.901 ns                ;
; 3.214 ns                                ; 69.42 MHz ( period = 14.406 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.115 ns                  ; 3.901 ns                ;
; 3.214 ns                                ; 69.42 MHz ( period = 14.406 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.115 ns                  ; 3.901 ns                ;
; 3.214 ns                                ; 69.42 MHz ( period = 14.406 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.115 ns                  ; 3.901 ns                ;
; 3.214 ns                                ; 69.42 MHz ( period = 14.406 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.115 ns                  ; 3.901 ns                ;
; 3.214 ns                                ; 69.42 MHz ( period = 14.406 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.115 ns                  ; 3.901 ns                ;
; 3.222 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.111 ns                  ; 3.889 ns                ;
; 3.222 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.111 ns                  ; 3.889 ns                ;
; 3.222 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.111 ns                  ; 3.889 ns                ;
; 3.222 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.111 ns                  ; 3.889 ns                ;
; 3.222 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.111 ns                  ; 3.889 ns                ;
; 3.222 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.111 ns                  ; 3.889 ns                ;
; 3.222 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.111 ns                  ; 3.889 ns                ;
; 3.222 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.111 ns                  ; 3.889 ns                ;
; 3.222 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.111 ns                  ; 3.889 ns                ;
; 3.222 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.111 ns                  ; 3.889 ns                ;
; 3.222 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.111 ns                  ; 3.889 ns                ;
; 3.222 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.111 ns                  ; 3.889 ns                ;
; 3.237 ns                                ; 69.65 MHz ( period = 14.358 ns )                    ; I2SAudioOut:I2SAO|data[12]     ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.102 ns                  ; 3.865 ns                ;
; 3.245 ns                                ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.106 ns                  ; 3.861 ns                ;
; 3.245 ns                                ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.106 ns                  ; 3.861 ns                ;
; 3.245 ns                                ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.106 ns                  ; 3.861 ns                ;
; 3.245 ns                                ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.106 ns                  ; 3.861 ns                ;
; 3.245 ns                                ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.106 ns                  ; 3.861 ns                ;
; 3.245 ns                                ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.106 ns                  ; 3.861 ns                ;
; 3.245 ns                                ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.106 ns                  ; 3.861 ns                ;
; 3.245 ns                                ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.106 ns                  ; 3.861 ns                ;
; 3.245 ns                                ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.106 ns                  ; 3.861 ns                ;
; 3.245 ns                                ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.106 ns                  ; 3.861 ns                ;
; 3.245 ns                                ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.106 ns                  ; 3.861 ns                ;
; 3.245 ns                                ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.106 ns                  ; 3.861 ns                ;
; 3.260 ns                                ; 69.86 MHz ( period = 14.314 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.093 ns                  ; 3.833 ns                ;
; 3.260 ns                                ; 69.86 MHz ( period = 14.314 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.093 ns                  ; 3.833 ns                ;
; 3.260 ns                                ; 69.86 MHz ( period = 14.314 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.093 ns                  ; 3.833 ns                ;
; 3.260 ns                                ; 69.86 MHz ( period = 14.314 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.093 ns                  ; 3.833 ns                ;
; 3.260 ns                                ; 69.86 MHz ( period = 14.314 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.093 ns                  ; 3.833 ns                ;
; 3.260 ns                                ; 69.86 MHz ( period = 14.314 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.093 ns                  ; 3.833 ns                ;
; 3.260 ns                                ; 69.86 MHz ( period = 14.314 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.093 ns                  ; 3.833 ns                ;
; 3.260 ns                                ; 69.86 MHz ( period = 14.314 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.093 ns                  ; 3.833 ns                ;
; 3.260 ns                                ; 69.86 MHz ( period = 14.314 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.093 ns                  ; 3.833 ns                ;
; 3.260 ns                                ; 69.86 MHz ( period = 14.314 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.093 ns                  ; 3.833 ns                ;
; 3.260 ns                                ; 69.86 MHz ( period = 14.314 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.093 ns                  ; 3.833 ns                ;
; 3.260 ns                                ; 69.86 MHz ( period = 14.314 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.093 ns                  ; 3.833 ns                ;
; 3.279 ns                                ; 70.05 MHz ( period = 14.276 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.076 ns                  ; 3.797 ns                ;
; 3.281 ns                                ; 70.07 MHz ( period = 14.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.067 ns                  ; 3.786 ns                ;
; 3.289 ns                                ; 70.16 MHz ( period = 14.254 ns )                    ; I2SAudioOut:I2SAO|bit_count[3] ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.101 ns                  ; 3.812 ns                ;
; 3.310 ns                                ; 70.35 MHz ( period = 14.214 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.084 ns                  ; 3.774 ns                ;
; 3.312 ns                                ; 70.38 MHz ( period = 14.208 ns )                    ; frequency[20]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.561 ns                  ; 4.249 ns                ;
; 3.317 ns                                ; 70.43 MHz ( period = 14.198 ns )                    ; I2SAudioOut:I2SAO|bit_count[2] ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.101 ns                  ; 3.784 ns                ;
; 3.321 ns                                ; 70.46 MHz ( period = 14.192 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.101 ns                  ; 3.780 ns                ;
; 3.321 ns                                ; 70.46 MHz ( period = 14.192 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.101 ns                  ; 3.780 ns                ;
; 3.321 ns                                ; 70.46 MHz ( period = 14.192 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.101 ns                  ; 3.780 ns                ;
; 3.321 ns                                ; 70.46 MHz ( period = 14.192 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.101 ns                  ; 3.780 ns                ;
; 3.321 ns                                ; 70.46 MHz ( period = 14.192 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.101 ns                  ; 3.780 ns                ;
; 3.321 ns                                ; 70.46 MHz ( period = 14.192 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.101 ns                  ; 3.780 ns                ;
; 3.321 ns                                ; 70.46 MHz ( period = 14.192 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.101 ns                  ; 3.780 ns                ;
; 3.321 ns                                ; 70.46 MHz ( period = 14.192 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.101 ns                  ; 3.780 ns                ;
; 3.321 ns                                ; 70.46 MHz ( period = 14.192 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.101 ns                  ; 3.780 ns                ;
; 3.321 ns                                ; 70.46 MHz ( period = 14.192 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.101 ns                  ; 3.780 ns                ;
; 3.321 ns                                ; 70.46 MHz ( period = 14.192 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.101 ns                  ; 3.780 ns                ;
; 3.321 ns                                ; 70.46 MHz ( period = 14.192 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.101 ns                  ; 3.780 ns                ;
; 3.334 ns                                ; 70.59 MHz ( period = 14.166 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.099 ns                  ; 3.765 ns                ;
; 3.343 ns                                ; 70.68 MHz ( period = 14.148 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.098 ns                  ; 3.755 ns                ;
; 3.348 ns                                ; 57.19 MHz ( period = 17.485 ns )                    ; spectrum[12]                   ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 12.000 ns                 ; 8.652 ns                ;
; 3.367 ns                                ; 70.92 MHz ( period = 14.100 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.089 ns                  ; 3.722 ns                ;
; 3.389 ns                                ; 71.15 MHz ( period = 14.054 ns )                    ; OC[0]                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.564 ns                  ; 4.175 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.058 ns                  ; 3.639 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.058 ns                  ; 3.639 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.058 ns                  ; 3.639 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.058 ns                  ; 3.639 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.058 ns                  ; 3.639 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.058 ns                  ; 3.639 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.058 ns                  ; 3.639 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.058 ns                  ; 3.639 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.058 ns                  ; 3.639 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.058 ns                  ; 3.639 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.058 ns                  ; 3.639 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.058 ns                  ; 3.639 ns                ;
; 3.453 ns                                ; 71.80 MHz ( period = 13.928 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.077 ns                  ; 3.624 ns                ;
; 3.453 ns                                ; 71.80 MHz ( period = 13.928 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.077 ns                  ; 3.624 ns                ;
; 3.453 ns                                ; 71.80 MHz ( period = 13.928 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.077 ns                  ; 3.624 ns                ;
; 3.453 ns                                ; 71.80 MHz ( period = 13.928 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.077 ns                  ; 3.624 ns                ;
; 3.453 ns                                ; 71.80 MHz ( period = 13.928 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.077 ns                  ; 3.624 ns                ;
; 3.453 ns                                ; 71.80 MHz ( period = 13.928 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.077 ns                  ; 3.624 ns                ;
; 3.453 ns                                ; 71.80 MHz ( period = 13.928 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.077 ns                  ; 3.624 ns                ;
; 3.453 ns                                ; 71.80 MHz ( period = 13.928 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.077 ns                  ; 3.624 ns                ;
; 3.453 ns                                ; 71.80 MHz ( period = 13.928 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.077 ns                  ; 3.624 ns                ;
; 3.453 ns                                ; 71.80 MHz ( period = 13.928 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.077 ns                  ; 3.624 ns                ;
; 3.453 ns                                ; 71.80 MHz ( period = 13.928 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.077 ns                  ; 3.624 ns                ;
; 3.453 ns                                ; 71.80 MHz ( period = 13.928 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.077 ns                  ; 3.624 ns                ;
; 3.462 ns                                ; 71.90 MHz ( period = 13.908 ns )                    ; frequency[6]                   ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.560 ns                  ; 4.098 ns                ;
; 3.463 ns                                ; 71.91 MHz ( period = 13.906 ns )                    ; frequency[4]                   ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.560 ns                  ; 4.097 ns                ;
; 3.468 ns                                ; 71.95 MHz ( period = 13.898 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.068 ns                  ; 3.600 ns                ;
; 3.468 ns                                ; 71.95 MHz ( period = 13.898 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.068 ns                  ; 3.600 ns                ;
; 3.468 ns                                ; 71.95 MHz ( period = 13.898 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.068 ns                  ; 3.600 ns                ;
; 3.468 ns                                ; 71.95 MHz ( period = 13.898 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.068 ns                  ; 3.600 ns                ;
; 3.468 ns                                ; 71.95 MHz ( period = 13.898 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.068 ns                  ; 3.600 ns                ;
; 3.468 ns                                ; 71.95 MHz ( period = 13.898 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.068 ns                  ; 3.600 ns                ;
; 3.468 ns                                ; 71.95 MHz ( period = 13.898 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.068 ns                  ; 3.600 ns                ;
; 3.468 ns                                ; 71.95 MHz ( period = 13.898 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.068 ns                  ; 3.600 ns                ;
; 3.468 ns                                ; 71.95 MHz ( period = 13.898 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.068 ns                  ; 3.600 ns                ;
; 3.468 ns                                ; 71.95 MHz ( period = 13.898 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.068 ns                  ; 3.600 ns                ;
; 3.468 ns                                ; 71.95 MHz ( period = 13.898 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.068 ns                  ; 3.600 ns                ;
; 3.468 ns                                ; 71.95 MHz ( period = 13.898 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.068 ns                  ; 3.600 ns                ;
; 3.507 ns                                ; 72.37 MHz ( period = 13.818 ns )                    ; frequency[27]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.560 ns                  ; 4.053 ns                ;
; 3.522 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.114 ns                  ; 3.592 ns                ;
; 3.522 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.114 ns                  ; 3.592 ns                ;
; 3.522 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.114 ns                  ; 3.592 ns                ;
; 3.522 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.114 ns                  ; 3.592 ns                ;
; 3.522 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.114 ns                  ; 3.592 ns                ;
; 3.522 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.114 ns                  ; 3.592 ns                ;
; 3.522 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.114 ns                  ; 3.592 ns                ;
; 3.522 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.114 ns                  ; 3.592 ns                ;
; 3.522 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.114 ns                  ; 3.592 ns                ;
; 3.522 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.114 ns                  ; 3.592 ns                ;
; 3.522 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.114 ns                  ; 3.592 ns                ;
; 3.522 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.114 ns                  ; 3.592 ns                ;
; 3.535 ns                                ; 72.66 MHz ( period = 13.762 ns )                    ; I2SAudioOut:I2SIQO|data[0]     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.097 ns                  ; 3.562 ns                ;
; 3.552 ns                                ; 72.84 MHz ( period = 13.728 ns )                    ; TX_relay[0]                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.564 ns                  ; 4.012 ns                ;
; 3.575 ns                                ; 73.09 MHz ( period = 13.682 ns )                    ; frequency[19]                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.561 ns                  ; 3.986 ns                ;
; 3.576 ns                                ; 73.09 MHz ( period = 13.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.087 ns                  ; 3.511 ns                ;
; 3.576 ns                                ; 73.09 MHz ( period = 13.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.087 ns                  ; 3.511 ns                ;
; 3.576 ns                                ; 73.09 MHz ( period = 13.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.087 ns                  ; 3.511 ns                ;
; 3.576 ns                                ; 73.09 MHz ( period = 13.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.087 ns                  ; 3.511 ns                ;
; 3.576 ns                                ; 73.09 MHz ( period = 13.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.087 ns                  ; 3.511 ns                ;
; 3.576 ns                                ; 73.09 MHz ( period = 13.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.087 ns                  ; 3.511 ns                ;
; 3.576 ns                                ; 73.09 MHz ( period = 13.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.087 ns                  ; 3.511 ns                ;
; 3.576 ns                                ; 73.09 MHz ( period = 13.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.087 ns                  ; 3.511 ns                ;
; 3.576 ns                                ; 73.09 MHz ( period = 13.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.087 ns                  ; 3.511 ns                ;
; 3.576 ns                                ; 73.09 MHz ( period = 13.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.087 ns                  ; 3.511 ns                ;
; 3.576 ns                                ; 73.09 MHz ( period = 13.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.087 ns                  ; 3.511 ns                ;
; 3.576 ns                                ; 73.09 MHz ( period = 13.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.087 ns                  ; 3.511 ns                ;
; 3.579 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.096 ns                  ; 3.517 ns                ;
; 3.579 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.096 ns                  ; 3.517 ns                ;
; 3.579 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.096 ns                  ; 3.517 ns                ;
; 3.579 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.096 ns                  ; 3.517 ns                ;
; 3.579 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.096 ns                  ; 3.517 ns                ;
; 3.579 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.096 ns                  ; 3.517 ns                ;
; 3.579 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.096 ns                  ; 3.517 ns                ;
; 3.579 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.096 ns                  ; 3.517 ns                ;
; 3.579 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.096 ns                  ; 3.517 ns                ;
; 3.579 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.096 ns                  ; 3.517 ns                ;
; 3.579 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.096 ns                  ; 3.517 ns                ;
; 3.579 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.096 ns                  ; 3.517 ns                ;
; 3.595 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.104 ns                  ; 3.509 ns                ;
; 3.595 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.104 ns                  ; 3.509 ns                ;
; 3.595 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.104 ns                  ; 3.509 ns                ;
; 3.595 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.104 ns                  ; 3.509 ns                ;
; 3.595 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.104 ns                  ; 3.509 ns                ;
; 3.595 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.104 ns                  ; 3.509 ns                ;
; 3.595 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.104 ns                  ; 3.509 ns                ;
; 3.595 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.104 ns                  ; 3.509 ns                ;
; 3.595 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.104 ns                  ; 3.509 ns                ;
; 3.595 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.104 ns                  ; 3.509 ns                ;
; 3.595 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.104 ns                  ; 3.509 ns                ;
; 3.595 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.104 ns                  ; 3.509 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 33.335 ns                               ; 67.98 MHz ( period = 14.710 ns )                    ; CCcount[0]                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.277 ns                 ; 4.942 ns                ;
; 33.393 ns                               ; 68.52 MHz ( period = 14.594 ns )                    ; I_PWM[4]                       ; I2SAudioOut:I2SAO|Mux0~59_OTERM123                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.940 ns                 ; 6.547 ns                ;
; 33.434 ns                               ; 68.91 MHz ( period = 14.512 ns )                    ; CCcount[1]                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.273 ns                 ; 4.839 ns                ;
; 33.857 ns                               ; 73.17 MHz ( period = 13.666 ns )                    ; I_PWM[0]                       ; I2SAudioOut:I2SAO|Mux0~59_OTERM123                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.940 ns                 ; 6.083 ns                ;
; 33.863 ns                               ; 73.24 MHz ( period = 13.654 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.246 ns                 ; 4.383 ns                ;
; 33.874 ns                               ; 73.36 MHz ( period = 13.632 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.268 ns                 ; 4.394 ns                ;
; 33.892 ns                               ; 73.55 MHz ( period = 13.596 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.254 ns                 ; 4.362 ns                ;
; 33.911 ns                               ; 73.76 MHz ( period = 13.558 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.259 ns                 ; 4.348 ns                ;
; 33.923 ns                               ; 73.89 MHz ( period = 13.534 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.264 ns                 ; 4.341 ns                ;
; 33.976 ns                               ; 74.47 MHz ( period = 13.428 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.211 ns                 ; 4.235 ns                ;
; 33.989 ns                               ; 74.62 MHz ( period = 13.402 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.230 ns                 ; 4.241 ns                ;
; 33.996 ns                               ; 74.69 MHz ( period = 13.388 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.221 ns                 ; 4.225 ns                ;
; 34.145 ns                               ; 76.39 MHz ( period = 13.090 ns )                    ; CCcount[3]                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.283 ns                 ; 4.138 ns                ;
; 34.169 ns                               ; 76.68 MHz ( period = 13.042 ns )                    ; CCcount[2]                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.283 ns                 ; 4.114 ns                ;
; 34.310 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; I2SAudioOut:I2SIQO|data[2]     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.271 ns                 ; 3.961 ns                ;
; 34.387 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.288 ns                 ; 3.901 ns                ;
; 34.387 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.288 ns                 ; 3.901 ns                ;
; 34.387 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.288 ns                 ; 3.901 ns                ;
; 34.387 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.288 ns                 ; 3.901 ns                ;
; 34.387 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.288 ns                 ; 3.901 ns                ;
; 34.387 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.288 ns                 ; 3.901 ns                ;
; 34.387 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.288 ns                 ; 3.901 ns                ;
; 34.387 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.288 ns                 ; 3.901 ns                ;
; 34.387 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.288 ns                 ; 3.901 ns                ;
; 34.387 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.288 ns                 ; 3.901 ns                ;
; 34.387 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.288 ns                 ; 3.901 ns                ;
; 34.387 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.288 ns                 ; 3.901 ns                ;
; 34.395 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.284 ns                 ; 3.889 ns                ;
; 34.395 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.284 ns                 ; 3.889 ns                ;
; 34.395 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.284 ns                 ; 3.889 ns                ;
; 34.395 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.284 ns                 ; 3.889 ns                ;
; 34.395 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.284 ns                 ; 3.889 ns                ;
; 34.395 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.284 ns                 ; 3.889 ns                ;
; 34.395 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.284 ns                 ; 3.889 ns                ;
; 34.395 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.284 ns                 ; 3.889 ns                ;
; 34.395 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.284 ns                 ; 3.889 ns                ;
; 34.395 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.284 ns                 ; 3.889 ns                ;
; 34.395 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.284 ns                 ; 3.889 ns                ;
; 34.395 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.284 ns                 ; 3.889 ns                ;
; 34.411 ns                               ; 79.63 MHz ( period = 12.558 ns )                    ; I2SAudioOut:I2SAO|data[12]     ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.276 ns                 ; 3.865 ns                ;
; 34.418 ns                               ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.279 ns                 ; 3.861 ns                ;
; 34.418 ns                               ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.279 ns                 ; 3.861 ns                ;
; 34.418 ns                               ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.279 ns                 ; 3.861 ns                ;
; 34.418 ns                               ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.279 ns                 ; 3.861 ns                ;
; 34.418 ns                               ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.279 ns                 ; 3.861 ns                ;
; 34.418 ns                               ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.279 ns                 ; 3.861 ns                ;
; 34.418 ns                               ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.279 ns                 ; 3.861 ns                ;
; 34.418 ns                               ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.279 ns                 ; 3.861 ns                ;
; 34.418 ns                               ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.279 ns                 ; 3.861 ns                ;
; 34.418 ns                               ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.279 ns                 ; 3.861 ns                ;
; 34.418 ns                               ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.279 ns                 ; 3.861 ns                ;
; 34.418 ns                               ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.279 ns                 ; 3.861 ns                ;
; 34.433 ns                               ; 79.91 MHz ( period = 12.514 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.266 ns                 ; 3.833 ns                ;
; 34.433 ns                               ; 79.91 MHz ( period = 12.514 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.266 ns                 ; 3.833 ns                ;
; 34.433 ns                               ; 79.91 MHz ( period = 12.514 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.266 ns                 ; 3.833 ns                ;
; 34.433 ns                               ; 79.91 MHz ( period = 12.514 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.266 ns                 ; 3.833 ns                ;
; 34.433 ns                               ; 79.91 MHz ( period = 12.514 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.266 ns                 ; 3.833 ns                ;
; 34.433 ns                               ; 79.91 MHz ( period = 12.514 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.266 ns                 ; 3.833 ns                ;
; 34.433 ns                               ; 79.91 MHz ( period = 12.514 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.266 ns                 ; 3.833 ns                ;
; 34.433 ns                               ; 79.91 MHz ( period = 12.514 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.266 ns                 ; 3.833 ns                ;
; 34.433 ns                               ; 79.91 MHz ( period = 12.514 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.266 ns                 ; 3.833 ns                ;
; 34.433 ns                               ; 79.91 MHz ( period = 12.514 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.266 ns                 ; 3.833 ns                ;
; 34.433 ns                               ; 79.91 MHz ( period = 12.514 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.266 ns                 ; 3.833 ns                ;
; 34.433 ns                               ; 79.91 MHz ( period = 12.514 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.266 ns                 ; 3.833 ns                ;
; 34.452 ns                               ; 80.15 MHz ( period = 12.476 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.249 ns                 ; 3.797 ns                ;
; 34.454 ns                               ; 80.18 MHz ( period = 12.472 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.240 ns                 ; 3.786 ns                ;
; 34.463 ns                               ; 80.30 MHz ( period = 12.454 ns )                    ; I2SAudioOut:I2SAO|bit_count[3] ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.275 ns                 ; 3.812 ns                ;
; 34.483 ns                               ; 80.55 MHz ( period = 12.414 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.257 ns                 ; 3.774 ns                ;
; 34.491 ns                               ; 80.66 MHz ( period = 12.398 ns )                    ; I2SAudioOut:I2SAO|bit_count[2] ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.275 ns                 ; 3.784 ns                ;
; 34.494 ns                               ; 80.70 MHz ( period = 12.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.274 ns                 ; 3.780 ns                ;
; 34.494 ns                               ; 80.70 MHz ( period = 12.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.274 ns                 ; 3.780 ns                ;
; 34.494 ns                               ; 80.70 MHz ( period = 12.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.274 ns                 ; 3.780 ns                ;
; 34.494 ns                               ; 80.70 MHz ( period = 12.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.274 ns                 ; 3.780 ns                ;
; 34.494 ns                               ; 80.70 MHz ( period = 12.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.274 ns                 ; 3.780 ns                ;
; 34.494 ns                               ; 80.70 MHz ( period = 12.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.274 ns                 ; 3.780 ns                ;
; 34.494 ns                               ; 80.70 MHz ( period = 12.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.274 ns                 ; 3.780 ns                ;
; 34.494 ns                               ; 80.70 MHz ( period = 12.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.274 ns                 ; 3.780 ns                ;
; 34.494 ns                               ; 80.70 MHz ( period = 12.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.274 ns                 ; 3.780 ns                ;
; 34.494 ns                               ; 80.70 MHz ( period = 12.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.274 ns                 ; 3.780 ns                ;
; 34.494 ns                               ; 80.70 MHz ( period = 12.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.274 ns                 ; 3.780 ns                ;
; 34.494 ns                               ; 80.70 MHz ( period = 12.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.274 ns                 ; 3.780 ns                ;
; 34.507 ns                               ; 80.87 MHz ( period = 12.366 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.272 ns                 ; 3.765 ns                ;
; 34.516 ns                               ; 80.98 MHz ( period = 12.348 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.271 ns                 ; 3.755 ns                ;
; 34.540 ns                               ; 81.30 MHz ( period = 12.300 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.262 ns                 ; 3.722 ns                ;
; 34.592 ns                               ; 81.99 MHz ( period = 12.196 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.231 ns                 ; 3.639 ns                ;
; 34.592 ns                               ; 81.99 MHz ( period = 12.196 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.231 ns                 ; 3.639 ns                ;
; 34.592 ns                               ; 81.99 MHz ( period = 12.196 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.231 ns                 ; 3.639 ns                ;
; 34.592 ns                               ; 81.99 MHz ( period = 12.196 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.231 ns                 ; 3.639 ns                ;
; 34.592 ns                               ; 81.99 MHz ( period = 12.196 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.231 ns                 ; 3.639 ns                ;
; 34.592 ns                               ; 81.99 MHz ( period = 12.196 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.231 ns                 ; 3.639 ns                ;
; 34.592 ns                               ; 81.99 MHz ( period = 12.196 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.231 ns                 ; 3.639 ns                ;
; 34.592 ns                               ; 81.99 MHz ( period = 12.196 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.231 ns                 ; 3.639 ns                ;
; 34.592 ns                               ; 81.99 MHz ( period = 12.196 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.231 ns                 ; 3.639 ns                ;
; 34.592 ns                               ; 81.99 MHz ( period = 12.196 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.231 ns                 ; 3.639 ns                ;
; 34.592 ns                               ; 81.99 MHz ( period = 12.196 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.231 ns                 ; 3.639 ns                ;
; 34.592 ns                               ; 81.99 MHz ( period = 12.196 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.231 ns                 ; 3.639 ns                ;
; 34.626 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.250 ns                 ; 3.624 ns                ;
; 34.626 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.250 ns                 ; 3.624 ns                ;
; 34.626 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.250 ns                 ; 3.624 ns                ;
; 34.626 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.250 ns                 ; 3.624 ns                ;
; 34.626 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.250 ns                 ; 3.624 ns                ;
; 34.626 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.250 ns                 ; 3.624 ns                ;
; 34.626 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.250 ns                 ; 3.624 ns                ;
; 34.626 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.250 ns                 ; 3.624 ns                ;
; 34.626 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.250 ns                 ; 3.624 ns                ;
; 34.626 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.250 ns                 ; 3.624 ns                ;
; 34.626 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.250 ns                 ; 3.624 ns                ;
; 34.626 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.250 ns                 ; 3.624 ns                ;
; 34.641 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.241 ns                 ; 3.600 ns                ;
; 34.641 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.241 ns                 ; 3.600 ns                ;
; 34.641 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.241 ns                 ; 3.600 ns                ;
; 34.641 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.241 ns                 ; 3.600 ns                ;
; 34.641 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.241 ns                 ; 3.600 ns                ;
; 34.641 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.241 ns                 ; 3.600 ns                ;
; 34.641 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.241 ns                 ; 3.600 ns                ;
; 34.641 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.241 ns                 ; 3.600 ns                ;
; 34.641 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.241 ns                 ; 3.600 ns                ;
; 34.641 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.241 ns                 ; 3.600 ns                ;
; 34.641 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.241 ns                 ; 3.600 ns                ;
; 34.641 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.241 ns                 ; 3.600 ns                ;
; 34.695 ns                               ; 83.40 MHz ( period = 11.990 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.287 ns                 ; 3.592 ns                ;
; 34.695 ns                               ; 83.40 MHz ( period = 11.990 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.287 ns                 ; 3.592 ns                ;
; 34.695 ns                               ; 83.40 MHz ( period = 11.990 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.287 ns                 ; 3.592 ns                ;
; 34.695 ns                               ; 83.40 MHz ( period = 11.990 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.287 ns                 ; 3.592 ns                ;
; 34.695 ns                               ; 83.40 MHz ( period = 11.990 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.287 ns                 ; 3.592 ns                ;
; 34.695 ns                               ; 83.40 MHz ( period = 11.990 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.287 ns                 ; 3.592 ns                ;
; 34.695 ns                               ; 83.40 MHz ( period = 11.990 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.287 ns                 ; 3.592 ns                ;
; 34.695 ns                               ; 83.40 MHz ( period = 11.990 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.287 ns                 ; 3.592 ns                ;
; 34.695 ns                               ; 83.40 MHz ( period = 11.990 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.287 ns                 ; 3.592 ns                ;
; 34.695 ns                               ; 83.40 MHz ( period = 11.990 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.287 ns                 ; 3.592 ns                ;
; 34.695 ns                               ; 83.40 MHz ( period = 11.990 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.287 ns                 ; 3.592 ns                ;
; 34.695 ns                               ; 83.40 MHz ( period = 11.990 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.287 ns                 ; 3.592 ns                ;
; 34.709 ns                               ; 83.60 MHz ( period = 11.962 ns )                    ; I2SAudioOut:I2SIQO|data[0]     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.271 ns                 ; 3.562 ns                ;
; 34.749 ns                               ; 84.16 MHz ( period = 11.882 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.260 ns                 ; 3.511 ns                ;
; 34.749 ns                               ; 84.16 MHz ( period = 11.882 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.260 ns                 ; 3.511 ns                ;
; 34.749 ns                               ; 84.16 MHz ( period = 11.882 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.260 ns                 ; 3.511 ns                ;
; 34.749 ns                               ; 84.16 MHz ( period = 11.882 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.260 ns                 ; 3.511 ns                ;
; 34.749 ns                               ; 84.16 MHz ( period = 11.882 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.260 ns                 ; 3.511 ns                ;
; 34.749 ns                               ; 84.16 MHz ( period = 11.882 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.260 ns                 ; 3.511 ns                ;
; 34.749 ns                               ; 84.16 MHz ( period = 11.882 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.260 ns                 ; 3.511 ns                ;
; 34.749 ns                               ; 84.16 MHz ( period = 11.882 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.260 ns                 ; 3.511 ns                ;
; 34.749 ns                               ; 84.16 MHz ( period = 11.882 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.260 ns                 ; 3.511 ns                ;
; 34.749 ns                               ; 84.16 MHz ( period = 11.882 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.260 ns                 ; 3.511 ns                ;
; 34.749 ns                               ; 84.16 MHz ( period = 11.882 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.260 ns                 ; 3.511 ns                ;
; 34.749 ns                               ; 84.16 MHz ( period = 11.882 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.260 ns                 ; 3.511 ns                ;
; 34.752 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.269 ns                 ; 3.517 ns                ;
; 34.752 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.269 ns                 ; 3.517 ns                ;
; 34.752 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.269 ns                 ; 3.517 ns                ;
; 34.752 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.269 ns                 ; 3.517 ns                ;
; 34.752 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.269 ns                 ; 3.517 ns                ;
; 34.752 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.269 ns                 ; 3.517 ns                ;
; 34.752 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.269 ns                 ; 3.517 ns                ;
; 34.752 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.269 ns                 ; 3.517 ns                ;
; 34.752 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.269 ns                 ; 3.517 ns                ;
; 34.752 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.269 ns                 ; 3.517 ns                ;
; 34.752 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.269 ns                 ; 3.517 ns                ;
; 34.752 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.269 ns                 ; 3.517 ns                ;
; 34.768 ns                               ; 84.43 MHz ( period = 11.844 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.277 ns                 ; 3.509 ns                ;
; 34.768 ns                               ; 84.43 MHz ( period = 11.844 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.277 ns                 ; 3.509 ns                ;
; 34.768 ns                               ; 84.43 MHz ( period = 11.844 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.277 ns                 ; 3.509 ns                ;
; 34.768 ns                               ; 84.43 MHz ( period = 11.844 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.277 ns                 ; 3.509 ns                ;
; 34.768 ns                               ; 84.43 MHz ( period = 11.844 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.277 ns                 ; 3.509 ns                ;
; 34.768 ns                               ; 84.43 MHz ( period = 11.844 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.277 ns                 ; 3.509 ns                ;
; 34.768 ns                               ; 84.43 MHz ( period = 11.844 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.277 ns                 ; 3.509 ns                ;
; 34.768 ns                               ; 84.43 MHz ( period = 11.844 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.277 ns                 ; 3.509 ns                ;
; 34.768 ns                               ; 84.43 MHz ( period = 11.844 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.277 ns                 ; 3.509 ns                ;
; 34.768 ns                               ; 84.43 MHz ( period = 11.844 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.277 ns                 ; 3.509 ns                ;
; 34.768 ns                               ; 84.43 MHz ( period = 11.844 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.277 ns                 ; 3.509 ns                ;
; 34.768 ns                               ; 84.43 MHz ( period = 11.844 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.277 ns                 ; 3.509 ns                ;
; 34.779 ns                               ; 84.59 MHz ( period = 11.822 ns )                    ; I2SAudioOut:I2SAO|data[9]      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.275 ns                 ; 3.496 ns                ;
; 34.786 ns                               ; 84.69 MHz ( period = 11.808 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 3.496 ns                ;
; 34.786 ns                               ; 84.69 MHz ( period = 11.808 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 3.496 ns                ;
; 34.786 ns                               ; 84.69 MHz ( period = 11.808 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 3.496 ns                ;
; 34.786 ns                               ; 84.69 MHz ( period = 11.808 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 3.496 ns                ;
; 34.786 ns                               ; 84.69 MHz ( period = 11.808 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 3.496 ns                ;
; 34.786 ns                               ; 84.69 MHz ( period = 11.808 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 3.496 ns                ;
; 34.786 ns                               ; 84.69 MHz ( period = 11.808 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 3.496 ns                ;
; 34.786 ns                               ; 84.69 MHz ( period = 11.808 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 3.496 ns                ;
; 34.786 ns                               ; 84.69 MHz ( period = 11.808 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 3.496 ns                ;
; 34.786 ns                               ; 84.69 MHz ( period = 11.808 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 3.496 ns                ;
; 34.786 ns                               ; 84.69 MHz ( period = 11.808 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 3.496 ns                ;
; 34.786 ns                               ; 84.69 MHz ( period = 11.808 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 3.496 ns                ;
; 34.790 ns                               ; 84.75 MHz ( period = 11.800 ns )                    ; I2SAudioOut:I2SAO|bit_count[1] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.275 ns                 ; 3.485 ns                ;
; 34.823 ns                               ; 85.22 MHz ( period = 11.734 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 3.468 ns                ;
; 34.823 ns                               ; 85.22 MHz ( period = 11.734 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 3.468 ns                ;
; 34.823 ns                               ; 85.22 MHz ( period = 11.734 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 3.468 ns                ;
; 34.823 ns                               ; 85.22 MHz ( period = 11.734 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 3.468 ns                ;
; 34.823 ns                               ; 85.22 MHz ( period = 11.734 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 3.468 ns                ;
; 34.823 ns                               ; 85.22 MHz ( period = 11.734 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 3.468 ns                ;
; 34.823 ns                               ; 85.22 MHz ( period = 11.734 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 3.468 ns                ;
; 34.823 ns                               ; 85.22 MHz ( period = 11.734 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 3.468 ns                ;
; 34.823 ns                               ; 85.22 MHz ( period = 11.734 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 3.468 ns                ;
; 34.823 ns                               ; 85.22 MHz ( period = 11.734 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 3.468 ns                ;
; 34.823 ns                               ; 85.22 MHz ( period = 11.734 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 3.468 ns                ;
; 34.823 ns                               ; 85.22 MHz ( period = 11.734 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.291 ns                 ; 3.468 ns                ;
; 34.836 ns                               ; 85.41 MHz ( period = 11.708 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.292 ns                 ; 3.456 ns                ;
; 34.836 ns                               ; 85.41 MHz ( period = 11.708 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.292 ns                 ; 3.456 ns                ;
; 34.836 ns                               ; 85.41 MHz ( period = 11.708 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.292 ns                 ; 3.456 ns                ;
; 34.836 ns                               ; 85.41 MHz ( period = 11.708 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.292 ns                 ; 3.456 ns                ;
; 34.836 ns                               ; 85.41 MHz ( period = 11.708 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.292 ns                 ; 3.456 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 32.617 ns                               ; 67.72 MHz ( period = 14.766 ns )                    ; CCcount[0]                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.559 ns                 ; 4.942 ns                ;
; 32.675 ns                               ; 68.26 MHz ( period = 14.650 ns )                    ; I_PWM[4]                       ; I2SAudioOut:I2SAO|Mux0~59_OTERM123                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.222 ns                 ; 6.547 ns                ;
; 32.716 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; CCcount[1]                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.555 ns                 ; 4.839 ns                ;
; 33.139 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; I_PWM[0]                       ; I2SAudioOut:I2SAO|Mux0~59_OTERM123                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.222 ns                 ; 6.083 ns                ;
; 33.145 ns                               ; 72.94 MHz ( period = 13.710 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.528 ns                 ; 4.383 ns                ;
; 33.156 ns                               ; 73.06 MHz ( period = 13.688 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.550 ns                 ; 4.394 ns                ;
; 33.174 ns                               ; 73.25 MHz ( period = 13.652 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.536 ns                 ; 4.362 ns                ;
; 33.193 ns                               ; 73.45 MHz ( period = 13.614 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.541 ns                 ; 4.348 ns                ;
; 33.205 ns                               ; 73.58 MHz ( period = 13.590 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.546 ns                 ; 4.341 ns                ;
; 33.258 ns                               ; 74.16 MHz ( period = 13.484 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.493 ns                 ; 4.235 ns                ;
; 33.271 ns                               ; 74.31 MHz ( period = 13.458 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.512 ns                 ; 4.241 ns                ;
; 33.278 ns                               ; 74.38 MHz ( period = 13.444 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.503 ns                 ; 4.225 ns                ;
; 33.427 ns                               ; 76.07 MHz ( period = 13.146 ns )                    ; CCcount[3]                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.565 ns                 ; 4.138 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; CCcount[2]                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.565 ns                 ; 4.114 ns                ;
; 33.592 ns                               ; 78.03 MHz ( period = 12.816 ns )                    ; I2SAudioOut:I2SIQO|data[2]     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.553 ns                 ; 3.961 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.570 ns                 ; 3.901 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.570 ns                 ; 3.901 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.570 ns                 ; 3.901 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.570 ns                 ; 3.901 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.570 ns                 ; 3.901 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.570 ns                 ; 3.901 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.570 ns                 ; 3.901 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.570 ns                 ; 3.901 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.570 ns                 ; 3.901 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.570 ns                 ; 3.901 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.570 ns                 ; 3.901 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.570 ns                 ; 3.901 ns                ;
; 33.677 ns                               ; 79.08 MHz ( period = 12.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.566 ns                 ; 3.889 ns                ;
; 33.677 ns                               ; 79.08 MHz ( period = 12.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.566 ns                 ; 3.889 ns                ;
; 33.677 ns                               ; 79.08 MHz ( period = 12.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.566 ns                 ; 3.889 ns                ;
; 33.677 ns                               ; 79.08 MHz ( period = 12.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.566 ns                 ; 3.889 ns                ;
; 33.677 ns                               ; 79.08 MHz ( period = 12.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.566 ns                 ; 3.889 ns                ;
; 33.677 ns                               ; 79.08 MHz ( period = 12.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.566 ns                 ; 3.889 ns                ;
; 33.677 ns                               ; 79.08 MHz ( period = 12.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.566 ns                 ; 3.889 ns                ;
; 33.677 ns                               ; 79.08 MHz ( period = 12.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.566 ns                 ; 3.889 ns                ;
; 33.677 ns                               ; 79.08 MHz ( period = 12.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.566 ns                 ; 3.889 ns                ;
; 33.677 ns                               ; 79.08 MHz ( period = 12.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.566 ns                 ; 3.889 ns                ;
; 33.677 ns                               ; 79.08 MHz ( period = 12.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.566 ns                 ; 3.889 ns                ;
; 33.677 ns                               ; 79.08 MHz ( period = 12.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.566 ns                 ; 3.889 ns                ;
; 33.693 ns                               ; 79.28 MHz ( period = 12.614 ns )                    ; I2SAudioOut:I2SAO|data[12]     ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.558 ns                 ; 3.865 ns                ;
; 33.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.561 ns                 ; 3.861 ns                ;
; 33.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.561 ns                 ; 3.861 ns                ;
; 33.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.561 ns                 ; 3.861 ns                ;
; 33.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.561 ns                 ; 3.861 ns                ;
; 33.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.561 ns                 ; 3.861 ns                ;
; 33.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.561 ns                 ; 3.861 ns                ;
; 33.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.561 ns                 ; 3.861 ns                ;
; 33.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.561 ns                 ; 3.861 ns                ;
; 33.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.561 ns                 ; 3.861 ns                ;
; 33.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.561 ns                 ; 3.861 ns                ;
; 33.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.561 ns                 ; 3.861 ns                ;
; 33.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.561 ns                 ; 3.861 ns                ;
; 33.715 ns                               ; 79.55 MHz ( period = 12.570 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.548 ns                 ; 3.833 ns                ;
; 33.715 ns                               ; 79.55 MHz ( period = 12.570 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.548 ns                 ; 3.833 ns                ;
; 33.715 ns                               ; 79.55 MHz ( period = 12.570 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.548 ns                 ; 3.833 ns                ;
; 33.715 ns                               ; 79.55 MHz ( period = 12.570 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.548 ns                 ; 3.833 ns                ;
; 33.715 ns                               ; 79.55 MHz ( period = 12.570 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.548 ns                 ; 3.833 ns                ;
; 33.715 ns                               ; 79.55 MHz ( period = 12.570 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.548 ns                 ; 3.833 ns                ;
; 33.715 ns                               ; 79.55 MHz ( period = 12.570 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.548 ns                 ; 3.833 ns                ;
; 33.715 ns                               ; 79.55 MHz ( period = 12.570 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.548 ns                 ; 3.833 ns                ;
; 33.715 ns                               ; 79.55 MHz ( period = 12.570 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.548 ns                 ; 3.833 ns                ;
; 33.715 ns                               ; 79.55 MHz ( period = 12.570 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.548 ns                 ; 3.833 ns                ;
; 33.715 ns                               ; 79.55 MHz ( period = 12.570 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.548 ns                 ; 3.833 ns                ;
; 33.715 ns                               ; 79.55 MHz ( period = 12.570 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.548 ns                 ; 3.833 ns                ;
; 33.734 ns                               ; 79.80 MHz ( period = 12.532 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.531 ns                 ; 3.797 ns                ;
; 33.736 ns                               ; 79.82 MHz ( period = 12.528 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.522 ns                 ; 3.786 ns                ;
; 33.745 ns                               ; 79.94 MHz ( period = 12.510 ns )                    ; I2SAudioOut:I2SAO|bit_count[3] ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.557 ns                 ; 3.812 ns                ;
; 33.765 ns                               ; 80.19 MHz ( period = 12.470 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.539 ns                 ; 3.774 ns                ;
; 33.773 ns                               ; 80.30 MHz ( period = 12.454 ns )                    ; I2SAudioOut:I2SAO|bit_count[2] ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.557 ns                 ; 3.784 ns                ;
; 33.776 ns                               ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.556 ns                 ; 3.780 ns                ;
; 33.776 ns                               ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.556 ns                 ; 3.780 ns                ;
; 33.776 ns                               ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.556 ns                 ; 3.780 ns                ;
; 33.776 ns                               ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.556 ns                 ; 3.780 ns                ;
; 33.776 ns                               ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.556 ns                 ; 3.780 ns                ;
; 33.776 ns                               ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.556 ns                 ; 3.780 ns                ;
; 33.776 ns                               ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.556 ns                 ; 3.780 ns                ;
; 33.776 ns                               ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.556 ns                 ; 3.780 ns                ;
; 33.776 ns                               ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.556 ns                 ; 3.780 ns                ;
; 33.776 ns                               ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.556 ns                 ; 3.780 ns                ;
; 33.776 ns                               ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.556 ns                 ; 3.780 ns                ;
; 33.776 ns                               ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.556 ns                 ; 3.780 ns                ;
; 33.789 ns                               ; 80.50 MHz ( period = 12.422 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.554 ns                 ; 3.765 ns                ;
; 33.798 ns                               ; 80.62 MHz ( period = 12.404 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.553 ns                 ; 3.755 ns                ;
; 33.822 ns                               ; 80.93 MHz ( period = 12.356 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.544 ns                 ; 3.722 ns                ;
; 33.874 ns                               ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.513 ns                 ; 3.639 ns                ;
; 33.874 ns                               ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.513 ns                 ; 3.639 ns                ;
; 33.874 ns                               ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.513 ns                 ; 3.639 ns                ;
; 33.874 ns                               ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.513 ns                 ; 3.639 ns                ;
; 33.874 ns                               ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.513 ns                 ; 3.639 ns                ;
; 33.874 ns                               ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.513 ns                 ; 3.639 ns                ;
; 33.874 ns                               ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.513 ns                 ; 3.639 ns                ;
; 33.874 ns                               ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.513 ns                 ; 3.639 ns                ;
; 33.874 ns                               ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.513 ns                 ; 3.639 ns                ;
; 33.874 ns                               ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.513 ns                 ; 3.639 ns                ;
; 33.874 ns                               ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.513 ns                 ; 3.639 ns                ;
; 33.874 ns                               ; 81.62 MHz ( period = 12.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.513 ns                 ; 3.639 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.532 ns                 ; 3.624 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.532 ns                 ; 3.624 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.532 ns                 ; 3.624 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.532 ns                 ; 3.624 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.532 ns                 ; 3.624 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.532 ns                 ; 3.624 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.532 ns                 ; 3.624 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.532 ns                 ; 3.624 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.532 ns                 ; 3.624 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.532 ns                 ; 3.624 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.532 ns                 ; 3.624 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.532 ns                 ; 3.624 ns                ;
; 33.923 ns                               ; 82.28 MHz ( period = 12.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.523 ns                 ; 3.600 ns                ;
; 33.923 ns                               ; 82.28 MHz ( period = 12.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.523 ns                 ; 3.600 ns                ;
; 33.923 ns                               ; 82.28 MHz ( period = 12.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.523 ns                 ; 3.600 ns                ;
; 33.923 ns                               ; 82.28 MHz ( period = 12.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.523 ns                 ; 3.600 ns                ;
; 33.923 ns                               ; 82.28 MHz ( period = 12.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.523 ns                 ; 3.600 ns                ;
; 33.923 ns                               ; 82.28 MHz ( period = 12.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.523 ns                 ; 3.600 ns                ;
; 33.923 ns                               ; 82.28 MHz ( period = 12.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.523 ns                 ; 3.600 ns                ;
; 33.923 ns                               ; 82.28 MHz ( period = 12.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.523 ns                 ; 3.600 ns                ;
; 33.923 ns                               ; 82.28 MHz ( period = 12.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.523 ns                 ; 3.600 ns                ;
; 33.923 ns                               ; 82.28 MHz ( period = 12.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.523 ns                 ; 3.600 ns                ;
; 33.923 ns                               ; 82.28 MHz ( period = 12.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.523 ns                 ; 3.600 ns                ;
; 33.923 ns                               ; 82.28 MHz ( period = 12.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.523 ns                 ; 3.600 ns                ;
; 33.977 ns                               ; 83.02 MHz ( period = 12.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.569 ns                 ; 3.592 ns                ;
; 33.977 ns                               ; 83.02 MHz ( period = 12.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.569 ns                 ; 3.592 ns                ;
; 33.977 ns                               ; 83.02 MHz ( period = 12.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.569 ns                 ; 3.592 ns                ;
; 33.977 ns                               ; 83.02 MHz ( period = 12.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.569 ns                 ; 3.592 ns                ;
; 33.977 ns                               ; 83.02 MHz ( period = 12.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.569 ns                 ; 3.592 ns                ;
; 33.977 ns                               ; 83.02 MHz ( period = 12.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.569 ns                 ; 3.592 ns                ;
; 33.977 ns                               ; 83.02 MHz ( period = 12.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.569 ns                 ; 3.592 ns                ;
; 33.977 ns                               ; 83.02 MHz ( period = 12.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.569 ns                 ; 3.592 ns                ;
; 33.977 ns                               ; 83.02 MHz ( period = 12.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.569 ns                 ; 3.592 ns                ;
; 33.977 ns                               ; 83.02 MHz ( period = 12.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.569 ns                 ; 3.592 ns                ;
; 33.977 ns                               ; 83.02 MHz ( period = 12.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.569 ns                 ; 3.592 ns                ;
; 33.977 ns                               ; 83.02 MHz ( period = 12.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.569 ns                 ; 3.592 ns                ;
; 33.991 ns                               ; 83.21 MHz ( period = 12.018 ns )                    ; I2SAudioOut:I2SIQO|data[0]     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.553 ns                 ; 3.562 ns                ;
; 34.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.542 ns                 ; 3.511 ns                ;
; 34.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.542 ns                 ; 3.511 ns                ;
; 34.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.542 ns                 ; 3.511 ns                ;
; 34.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.542 ns                 ; 3.511 ns                ;
; 34.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.542 ns                 ; 3.511 ns                ;
; 34.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.542 ns                 ; 3.511 ns                ;
; 34.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.542 ns                 ; 3.511 ns                ;
; 34.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.542 ns                 ; 3.511 ns                ;
; 34.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.542 ns                 ; 3.511 ns                ;
; 34.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.542 ns                 ; 3.511 ns                ;
; 34.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.542 ns                 ; 3.511 ns                ;
; 34.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.542 ns                 ; 3.511 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.551 ns                 ; 3.517 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.551 ns                 ; 3.517 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.551 ns                 ; 3.517 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.551 ns                 ; 3.517 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.551 ns                 ; 3.517 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.551 ns                 ; 3.517 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.551 ns                 ; 3.517 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.551 ns                 ; 3.517 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.551 ns                 ; 3.517 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.551 ns                 ; 3.517 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.551 ns                 ; 3.517 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.551 ns                 ; 3.517 ns                ;
; 34.050 ns                               ; 84.03 MHz ( period = 11.900 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.559 ns                 ; 3.509 ns                ;
; 34.050 ns                               ; 84.03 MHz ( period = 11.900 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.559 ns                 ; 3.509 ns                ;
; 34.050 ns                               ; 84.03 MHz ( period = 11.900 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.559 ns                 ; 3.509 ns                ;
; 34.050 ns                               ; 84.03 MHz ( period = 11.900 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.559 ns                 ; 3.509 ns                ;
; 34.050 ns                               ; 84.03 MHz ( period = 11.900 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.559 ns                 ; 3.509 ns                ;
; 34.050 ns                               ; 84.03 MHz ( period = 11.900 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.559 ns                 ; 3.509 ns                ;
; 34.050 ns                               ; 84.03 MHz ( period = 11.900 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.559 ns                 ; 3.509 ns                ;
; 34.050 ns                               ; 84.03 MHz ( period = 11.900 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.559 ns                 ; 3.509 ns                ;
; 34.050 ns                               ; 84.03 MHz ( period = 11.900 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.559 ns                 ; 3.509 ns                ;
; 34.050 ns                               ; 84.03 MHz ( period = 11.900 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.559 ns                 ; 3.509 ns                ;
; 34.050 ns                               ; 84.03 MHz ( period = 11.900 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.559 ns                 ; 3.509 ns                ;
; 34.050 ns                               ; 84.03 MHz ( period = 11.900 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.559 ns                 ; 3.509 ns                ;
; 34.061 ns                               ; 84.19 MHz ( period = 11.878 ns )                    ; I2SAudioOut:I2SAO|data[9]      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.557 ns                 ; 3.496 ns                ;
; 34.068 ns                               ; 84.29 MHz ( period = 11.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.564 ns                 ; 3.496 ns                ;
; 34.068 ns                               ; 84.29 MHz ( period = 11.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.564 ns                 ; 3.496 ns                ;
; 34.068 ns                               ; 84.29 MHz ( period = 11.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.564 ns                 ; 3.496 ns                ;
; 34.068 ns                               ; 84.29 MHz ( period = 11.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.564 ns                 ; 3.496 ns                ;
; 34.068 ns                               ; 84.29 MHz ( period = 11.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.564 ns                 ; 3.496 ns                ;
; 34.068 ns                               ; 84.29 MHz ( period = 11.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.564 ns                 ; 3.496 ns                ;
; 34.068 ns                               ; 84.29 MHz ( period = 11.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.564 ns                 ; 3.496 ns                ;
; 34.068 ns                               ; 84.29 MHz ( period = 11.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.564 ns                 ; 3.496 ns                ;
; 34.068 ns                               ; 84.29 MHz ( period = 11.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.564 ns                 ; 3.496 ns                ;
; 34.068 ns                               ; 84.29 MHz ( period = 11.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.564 ns                 ; 3.496 ns                ;
; 34.068 ns                               ; 84.29 MHz ( period = 11.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.564 ns                 ; 3.496 ns                ;
; 34.068 ns                               ; 84.29 MHz ( period = 11.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.564 ns                 ; 3.496 ns                ;
; 34.072 ns                               ; 84.35 MHz ( period = 11.856 ns )                    ; I2SAudioOut:I2SAO|bit_count[1] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.557 ns                 ; 3.485 ns                ;
; 34.105 ns                               ; 84.82 MHz ( period = 11.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.573 ns                 ; 3.468 ns                ;
; 34.105 ns                               ; 84.82 MHz ( period = 11.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.573 ns                 ; 3.468 ns                ;
; 34.105 ns                               ; 84.82 MHz ( period = 11.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.573 ns                 ; 3.468 ns                ;
; 34.105 ns                               ; 84.82 MHz ( period = 11.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.573 ns                 ; 3.468 ns                ;
; 34.105 ns                               ; 84.82 MHz ( period = 11.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.573 ns                 ; 3.468 ns                ;
; 34.105 ns                               ; 84.82 MHz ( period = 11.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.573 ns                 ; 3.468 ns                ;
; 34.105 ns                               ; 84.82 MHz ( period = 11.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.573 ns                 ; 3.468 ns                ;
; 34.105 ns                               ; 84.82 MHz ( period = 11.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.573 ns                 ; 3.468 ns                ;
; 34.105 ns                               ; 84.82 MHz ( period = 11.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.573 ns                 ; 3.468 ns                ;
; 34.105 ns                               ; 84.82 MHz ( period = 11.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.573 ns                 ; 3.468 ns                ;
; 34.105 ns                               ; 84.82 MHz ( period = 11.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.573 ns                 ; 3.468 ns                ;
; 34.105 ns                               ; 84.82 MHz ( period = 11.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.573 ns                 ; 3.468 ns                ;
; 34.118 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.574 ns                 ; 3.456 ns                ;
; 34.118 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.574 ns                 ; 3.456 ns                ;
; 34.118 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.574 ns                 ; 3.456 ns                ;
; 34.118 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.574 ns                 ; 3.456 ns                ;
; 34.118 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.574 ns                 ; 3.456 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 2.360 ns                                ; 62.07 MHz ( period = 16.112 ns )                    ; CCcount[0]                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.302 ns                  ; 4.942 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; I_PWM[4]                       ; I2SAudioOut:I2SAO|Mux0~59_OTERM123                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.966 ns                  ; 6.547 ns                ;
; 2.459 ns                                ; 62.84 MHz ( period = 15.914 ns )                    ; CCcount[1]                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.298 ns                  ; 4.839 ns                ;
; 2.883 ns                                ; 66.37 MHz ( period = 15.068 ns )                    ; I_PWM[0]                       ; I2SAudioOut:I2SAO|Mux0~59_OTERM123                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.966 ns                  ; 6.083 ns                ;
; 2.889 ns                                ; 66.42 MHz ( period = 15.056 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.272 ns                  ; 4.383 ns                ;
; 2.900 ns                                ; 66.52 MHz ( period = 15.034 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.294 ns                  ; 4.394 ns                ;
; 2.918 ns                                ; 66.68 MHz ( period = 14.998 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.280 ns                  ; 4.362 ns                ;
; 2.937 ns                                ; 66.84 MHz ( period = 14.960 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.285 ns                  ; 4.348 ns                ;
; 2.949 ns                                ; 66.95 MHz ( period = 14.936 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.290 ns                  ; 4.341 ns                ;
; 3.002 ns                                ; 67.43 MHz ( period = 14.830 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.237 ns                  ; 4.235 ns                ;
; 3.015 ns                                ; 67.55 MHz ( period = 14.804 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.256 ns                  ; 4.241 ns                ;
; 3.022 ns                                ; 67.61 MHz ( period = 14.790 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.247 ns                  ; 4.225 ns                ;
; 3.170 ns                                ; 69.00 MHz ( period = 14.492 ns )                    ; CCcount[3]                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 4.138 ns                ;
; 3.194 ns                                ; 69.23 MHz ( period = 14.444 ns )                    ; CCcount[2]                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 4.114 ns                ;
; 3.335 ns                                ; 70.61 MHz ( period = 14.162 ns )                    ; I2SAudioOut:I2SIQO|data[2]     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.296 ns                  ; 3.961 ns                ;
; 3.413 ns                                ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.314 ns                  ; 3.901 ns                ;
; 3.413 ns                                ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.314 ns                  ; 3.901 ns                ;
; 3.413 ns                                ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.314 ns                  ; 3.901 ns                ;
; 3.413 ns                                ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.314 ns                  ; 3.901 ns                ;
; 3.413 ns                                ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.314 ns                  ; 3.901 ns                ;
; 3.413 ns                                ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.314 ns                  ; 3.901 ns                ;
; 3.413 ns                                ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.314 ns                  ; 3.901 ns                ;
; 3.413 ns                                ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.314 ns                  ; 3.901 ns                ;
; 3.413 ns                                ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.314 ns                  ; 3.901 ns                ;
; 3.413 ns                                ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.314 ns                  ; 3.901 ns                ;
; 3.413 ns                                ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.314 ns                  ; 3.901 ns                ;
; 3.413 ns                                ; 71.39 MHz ( period = 14.008 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.314 ns                  ; 3.901 ns                ;
; 3.421 ns                                ; 71.47 MHz ( period = 13.992 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.310 ns                  ; 3.889 ns                ;
; 3.421 ns                                ; 71.47 MHz ( period = 13.992 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.310 ns                  ; 3.889 ns                ;
; 3.421 ns                                ; 71.47 MHz ( period = 13.992 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.310 ns                  ; 3.889 ns                ;
; 3.421 ns                                ; 71.47 MHz ( period = 13.992 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.310 ns                  ; 3.889 ns                ;
; 3.421 ns                                ; 71.47 MHz ( period = 13.992 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.310 ns                  ; 3.889 ns                ;
; 3.421 ns                                ; 71.47 MHz ( period = 13.992 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.310 ns                  ; 3.889 ns                ;
; 3.421 ns                                ; 71.47 MHz ( period = 13.992 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.310 ns                  ; 3.889 ns                ;
; 3.421 ns                                ; 71.47 MHz ( period = 13.992 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.310 ns                  ; 3.889 ns                ;
; 3.421 ns                                ; 71.47 MHz ( period = 13.992 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.310 ns                  ; 3.889 ns                ;
; 3.421 ns                                ; 71.47 MHz ( period = 13.992 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.310 ns                  ; 3.889 ns                ;
; 3.421 ns                                ; 71.47 MHz ( period = 13.992 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.310 ns                  ; 3.889 ns                ;
; 3.421 ns                                ; 71.47 MHz ( period = 13.992 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.310 ns                  ; 3.889 ns                ;
; 3.436 ns                                ; 71.63 MHz ( period = 13.960 ns )                    ; I2SAudioOut:I2SAO|data[12]     ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.301 ns                  ; 3.865 ns                ;
; 3.444 ns                                ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.305 ns                  ; 3.861 ns                ;
; 3.444 ns                                ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.305 ns                  ; 3.861 ns                ;
; 3.444 ns                                ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.305 ns                  ; 3.861 ns                ;
; 3.444 ns                                ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.305 ns                  ; 3.861 ns                ;
; 3.444 ns                                ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.305 ns                  ; 3.861 ns                ;
; 3.444 ns                                ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.305 ns                  ; 3.861 ns                ;
; 3.444 ns                                ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.305 ns                  ; 3.861 ns                ;
; 3.444 ns                                ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.305 ns                  ; 3.861 ns                ;
; 3.444 ns                                ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.305 ns                  ; 3.861 ns                ;
; 3.444 ns                                ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.305 ns                  ; 3.861 ns                ;
; 3.444 ns                                ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.305 ns                  ; 3.861 ns                ;
; 3.444 ns                                ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.305 ns                  ; 3.861 ns                ;
; 3.459 ns                                ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.292 ns                  ; 3.833 ns                ;
; 3.459 ns                                ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.292 ns                  ; 3.833 ns                ;
; 3.459 ns                                ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.292 ns                  ; 3.833 ns                ;
; 3.459 ns                                ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.292 ns                  ; 3.833 ns                ;
; 3.459 ns                                ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.292 ns                  ; 3.833 ns                ;
; 3.459 ns                                ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.292 ns                  ; 3.833 ns                ;
; 3.459 ns                                ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.292 ns                  ; 3.833 ns                ;
; 3.459 ns                                ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.292 ns                  ; 3.833 ns                ;
; 3.459 ns                                ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.292 ns                  ; 3.833 ns                ;
; 3.459 ns                                ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.292 ns                  ; 3.833 ns                ;
; 3.459 ns                                ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.292 ns                  ; 3.833 ns                ;
; 3.459 ns                                ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.292 ns                  ; 3.833 ns                ;
; 3.478 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.275 ns                  ; 3.797 ns                ;
; 3.480 ns                                ; 72.08 MHz ( period = 13.874 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.266 ns                  ; 3.786 ns                ;
; 3.488 ns                                ; 72.17 MHz ( period = 13.856 ns )                    ; I2SAudioOut:I2SAO|bit_count[3] ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.300 ns                  ; 3.812 ns                ;
; 3.509 ns                                ; 72.38 MHz ( period = 13.816 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.283 ns                  ; 3.774 ns                ;
; 3.516 ns                                ; 72.46 MHz ( period = 13.800 ns )                    ; I2SAudioOut:I2SAO|bit_count[2] ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.300 ns                  ; 3.784 ns                ;
; 3.520 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.300 ns                  ; 3.780 ns                ;
; 3.520 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.300 ns                  ; 3.780 ns                ;
; 3.520 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.300 ns                  ; 3.780 ns                ;
; 3.520 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.300 ns                  ; 3.780 ns                ;
; 3.520 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.300 ns                  ; 3.780 ns                ;
; 3.520 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.300 ns                  ; 3.780 ns                ;
; 3.520 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.300 ns                  ; 3.780 ns                ;
; 3.520 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.300 ns                  ; 3.780 ns                ;
; 3.520 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.300 ns                  ; 3.780 ns                ;
; 3.520 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.300 ns                  ; 3.780 ns                ;
; 3.520 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.300 ns                  ; 3.780 ns                ;
; 3.520 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.300 ns                  ; 3.780 ns                ;
; 3.533 ns                                ; 72.63 MHz ( period = 13.768 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.298 ns                  ; 3.765 ns                ;
; 3.542 ns                                ; 72.73 MHz ( period = 13.750 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.297 ns                  ; 3.755 ns                ;
; 3.547 ns                                ; 57.85 MHz ( period = 17.286 ns )                    ; spectrum[12]                   ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 12.199 ns                 ; 8.652 ns                ;
; 3.566 ns                                ; 72.98 MHz ( period = 13.702 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.288 ns                  ; 3.722 ns                ;
; 3.618 ns                                ; 73.54 MHz ( period = 13.598 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.257 ns                  ; 3.639 ns                ;
; 3.618 ns                                ; 73.54 MHz ( period = 13.598 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.257 ns                  ; 3.639 ns                ;
; 3.618 ns                                ; 73.54 MHz ( period = 13.598 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.257 ns                  ; 3.639 ns                ;
; 3.618 ns                                ; 73.54 MHz ( period = 13.598 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.257 ns                  ; 3.639 ns                ;
; 3.618 ns                                ; 73.54 MHz ( period = 13.598 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.257 ns                  ; 3.639 ns                ;
; 3.618 ns                                ; 73.54 MHz ( period = 13.598 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.257 ns                  ; 3.639 ns                ;
; 3.618 ns                                ; 73.54 MHz ( period = 13.598 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.257 ns                  ; 3.639 ns                ;
; 3.618 ns                                ; 73.54 MHz ( period = 13.598 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.257 ns                  ; 3.639 ns                ;
; 3.618 ns                                ; 73.54 MHz ( period = 13.598 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.257 ns                  ; 3.639 ns                ;
; 3.618 ns                                ; 73.54 MHz ( period = 13.598 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.257 ns                  ; 3.639 ns                ;
; 3.618 ns                                ; 73.54 MHz ( period = 13.598 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.257 ns                  ; 3.639 ns                ;
; 3.618 ns                                ; 73.54 MHz ( period = 13.598 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.257 ns                  ; 3.639 ns                ;
; 3.652 ns                                ; 73.91 MHz ( period = 13.530 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.276 ns                  ; 3.624 ns                ;
; 3.652 ns                                ; 73.91 MHz ( period = 13.530 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.276 ns                  ; 3.624 ns                ;
; 3.652 ns                                ; 73.91 MHz ( period = 13.530 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.276 ns                  ; 3.624 ns                ;
; 3.652 ns                                ; 73.91 MHz ( period = 13.530 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.276 ns                  ; 3.624 ns                ;
; 3.652 ns                                ; 73.91 MHz ( period = 13.530 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.276 ns                  ; 3.624 ns                ;
; 3.652 ns                                ; 73.91 MHz ( period = 13.530 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.276 ns                  ; 3.624 ns                ;
; 3.652 ns                                ; 73.91 MHz ( period = 13.530 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.276 ns                  ; 3.624 ns                ;
; 3.652 ns                                ; 73.91 MHz ( period = 13.530 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.276 ns                  ; 3.624 ns                ;
; 3.652 ns                                ; 73.91 MHz ( period = 13.530 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.276 ns                  ; 3.624 ns                ;
; 3.652 ns                                ; 73.91 MHz ( period = 13.530 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.276 ns                  ; 3.624 ns                ;
; 3.652 ns                                ; 73.91 MHz ( period = 13.530 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.276 ns                  ; 3.624 ns                ;
; 3.652 ns                                ; 73.91 MHz ( period = 13.530 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.276 ns                  ; 3.624 ns                ;
; 3.667 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.267 ns                  ; 3.600 ns                ;
; 3.667 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.267 ns                  ; 3.600 ns                ;
; 3.667 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.267 ns                  ; 3.600 ns                ;
; 3.667 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.267 ns                  ; 3.600 ns                ;
; 3.667 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.267 ns                  ; 3.600 ns                ;
; 3.667 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.267 ns                  ; 3.600 ns                ;
; 3.667 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.267 ns                  ; 3.600 ns                ;
; 3.667 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.267 ns                  ; 3.600 ns                ;
; 3.667 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.267 ns                  ; 3.600 ns                ;
; 3.667 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.267 ns                  ; 3.600 ns                ;
; 3.667 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.267 ns                  ; 3.600 ns                ;
; 3.667 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.267 ns                  ; 3.600 ns                ;
; 3.721 ns                                ; 74.67 MHz ( period = 13.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.313 ns                  ; 3.592 ns                ;
; 3.721 ns                                ; 74.67 MHz ( period = 13.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.313 ns                  ; 3.592 ns                ;
; 3.721 ns                                ; 74.67 MHz ( period = 13.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.313 ns                  ; 3.592 ns                ;
; 3.721 ns                                ; 74.67 MHz ( period = 13.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.313 ns                  ; 3.592 ns                ;
; 3.721 ns                                ; 74.67 MHz ( period = 13.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.313 ns                  ; 3.592 ns                ;
; 3.721 ns                                ; 74.67 MHz ( period = 13.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.313 ns                  ; 3.592 ns                ;
; 3.721 ns                                ; 74.67 MHz ( period = 13.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.313 ns                  ; 3.592 ns                ;
; 3.721 ns                                ; 74.67 MHz ( period = 13.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.313 ns                  ; 3.592 ns                ;
; 3.721 ns                                ; 74.67 MHz ( period = 13.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.313 ns                  ; 3.592 ns                ;
; 3.721 ns                                ; 74.67 MHz ( period = 13.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.313 ns                  ; 3.592 ns                ;
; 3.721 ns                                ; 74.67 MHz ( period = 13.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.313 ns                  ; 3.592 ns                ;
; 3.721 ns                                ; 74.67 MHz ( period = 13.392 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.313 ns                  ; 3.592 ns                ;
; 3.734 ns                                ; 74.83 MHz ( period = 13.364 ns )                    ; I2SAudioOut:I2SIQO|data[0]     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.296 ns                  ; 3.562 ns                ;
; 3.775 ns                                ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.286 ns                  ; 3.511 ns                ;
; 3.775 ns                                ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.286 ns                  ; 3.511 ns                ;
; 3.775 ns                                ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.286 ns                  ; 3.511 ns                ;
; 3.775 ns                                ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.286 ns                  ; 3.511 ns                ;
; 3.775 ns                                ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.286 ns                  ; 3.511 ns                ;
; 3.775 ns                                ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.286 ns                  ; 3.511 ns                ;
; 3.775 ns                                ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.286 ns                  ; 3.511 ns                ;
; 3.775 ns                                ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.286 ns                  ; 3.511 ns                ;
; 3.775 ns                                ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.286 ns                  ; 3.511 ns                ;
; 3.775 ns                                ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.286 ns                  ; 3.511 ns                ;
; 3.775 ns                                ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.286 ns                  ; 3.511 ns                ;
; 3.775 ns                                ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.286 ns                  ; 3.511 ns                ;
; 3.778 ns                                ; 75.31 MHz ( period = 13.278 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.295 ns                  ; 3.517 ns                ;
; 3.778 ns                                ; 75.31 MHz ( period = 13.278 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.295 ns                  ; 3.517 ns                ;
; 3.778 ns                                ; 75.31 MHz ( period = 13.278 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.295 ns                  ; 3.517 ns                ;
; 3.778 ns                                ; 75.31 MHz ( period = 13.278 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.295 ns                  ; 3.517 ns                ;
; 3.778 ns                                ; 75.31 MHz ( period = 13.278 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.295 ns                  ; 3.517 ns                ;
; 3.778 ns                                ; 75.31 MHz ( period = 13.278 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.295 ns                  ; 3.517 ns                ;
; 3.778 ns                                ; 75.31 MHz ( period = 13.278 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.295 ns                  ; 3.517 ns                ;
; 3.778 ns                                ; 75.31 MHz ( period = 13.278 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.295 ns                  ; 3.517 ns                ;
; 3.778 ns                                ; 75.31 MHz ( period = 13.278 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.295 ns                  ; 3.517 ns                ;
; 3.778 ns                                ; 75.31 MHz ( period = 13.278 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.295 ns                  ; 3.517 ns                ;
; 3.778 ns                                ; 75.31 MHz ( period = 13.278 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.295 ns                  ; 3.517 ns                ;
; 3.778 ns                                ; 75.31 MHz ( period = 13.278 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.295 ns                  ; 3.517 ns                ;
; 3.794 ns                                ; 75.49 MHz ( period = 13.246 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.303 ns                  ; 3.509 ns                ;
; 3.794 ns                                ; 75.49 MHz ( period = 13.246 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.303 ns                  ; 3.509 ns                ;
; 3.794 ns                                ; 75.49 MHz ( period = 13.246 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.303 ns                  ; 3.509 ns                ;
; 3.794 ns                                ; 75.49 MHz ( period = 13.246 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.303 ns                  ; 3.509 ns                ;
; 3.794 ns                                ; 75.49 MHz ( period = 13.246 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.303 ns                  ; 3.509 ns                ;
; 3.794 ns                                ; 75.49 MHz ( period = 13.246 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.303 ns                  ; 3.509 ns                ;
; 3.794 ns                                ; 75.49 MHz ( period = 13.246 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.303 ns                  ; 3.509 ns                ;
; 3.794 ns                                ; 75.49 MHz ( period = 13.246 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.303 ns                  ; 3.509 ns                ;
; 3.794 ns                                ; 75.49 MHz ( period = 13.246 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.303 ns                  ; 3.509 ns                ;
; 3.794 ns                                ; 75.49 MHz ( period = 13.246 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.303 ns                  ; 3.509 ns                ;
; 3.794 ns                                ; 75.49 MHz ( period = 13.246 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.303 ns                  ; 3.509 ns                ;
; 3.794 ns                                ; 75.49 MHz ( period = 13.246 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.303 ns                  ; 3.509 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; I2SAudioOut:I2SAO|data[9]      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.300 ns                  ; 3.496 ns                ;
; 3.806 ns                                ; 58.73 MHz ( period = 17.027 ns )                    ; spectrum[11]                   ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 12.201 ns                 ; 8.395 ns                ;
; 3.812 ns                                ; 75.70 MHz ( period = 13.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.308 ns                  ; 3.496 ns                ;
; 3.812 ns                                ; 75.70 MHz ( period = 13.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.308 ns                  ; 3.496 ns                ;
; 3.812 ns                                ; 75.70 MHz ( period = 13.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.308 ns                  ; 3.496 ns                ;
; 3.812 ns                                ; 75.70 MHz ( period = 13.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.308 ns                  ; 3.496 ns                ;
; 3.812 ns                                ; 75.70 MHz ( period = 13.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.308 ns                  ; 3.496 ns                ;
; 3.812 ns                                ; 75.70 MHz ( period = 13.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.308 ns                  ; 3.496 ns                ;
; 3.812 ns                                ; 75.70 MHz ( period = 13.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.308 ns                  ; 3.496 ns                ;
; 3.812 ns                                ; 75.70 MHz ( period = 13.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.308 ns                  ; 3.496 ns                ;
; 3.812 ns                                ; 75.70 MHz ( period = 13.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.308 ns                  ; 3.496 ns                ;
; 3.812 ns                                ; 75.70 MHz ( period = 13.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.308 ns                  ; 3.496 ns                ;
; 3.812 ns                                ; 75.70 MHz ( period = 13.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.308 ns                  ; 3.496 ns                ;
; 3.812 ns                                ; 75.70 MHz ( period = 13.210 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.308 ns                  ; 3.496 ns                ;
; 3.815 ns                                ; 75.75 MHz ( period = 13.202 ns )                    ; I2SAudioOut:I2SAO|bit_count[1] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.300 ns                  ; 3.485 ns                ;
; 3.849 ns                                ; 76.13 MHz ( period = 13.136 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.317 ns                  ; 3.468 ns                ;
; 3.849 ns                                ; 76.13 MHz ( period = 13.136 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.317 ns                  ; 3.468 ns                ;
; 3.849 ns                                ; 76.13 MHz ( period = 13.136 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.317 ns                  ; 3.468 ns                ;
; 3.849 ns                                ; 76.13 MHz ( period = 13.136 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.317 ns                  ; 3.468 ns                ;
; 3.849 ns                                ; 76.13 MHz ( period = 13.136 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.317 ns                  ; 3.468 ns                ;
; 3.849 ns                                ; 76.13 MHz ( period = 13.136 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.317 ns                  ; 3.468 ns                ;
; 3.849 ns                                ; 76.13 MHz ( period = 13.136 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.317 ns                  ; 3.468 ns                ;
; 3.849 ns                                ; 76.13 MHz ( period = 13.136 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.317 ns                  ; 3.468 ns                ;
; 3.849 ns                                ; 76.13 MHz ( period = 13.136 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.317 ns                  ; 3.468 ns                ;
; 3.849 ns                                ; 76.13 MHz ( period = 13.136 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.317 ns                  ; 3.468 ns                ;
; 3.849 ns                                ; 76.13 MHz ( period = 13.136 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.317 ns                  ; 3.468 ns                ;
; 3.849 ns                                ; 76.13 MHz ( period = 13.136 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.317 ns                  ; 3.468 ns                ;
; 3.862 ns                                ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.318 ns                  ; 3.456 ns                ;
; 3.862 ns                                ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.318 ns                  ; 3.456 ns                ;
; 3.862 ns                                ; 76.28 MHz ( period = 13.110 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.318 ns                  ; 3.456 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 14.296 ns                               ; 152.98 MHz ( period = 6.537 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.268 ns                ;
; 14.304 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.260 ns                ;
; 14.436 ns                               ; 156.32 MHz ( period = 6.397 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 6.128 ns                ;
; 14.588 ns                               ; 160.13 MHz ( period = 6.245 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.976 ns                ;
; 14.614 ns                               ; 160.80 MHz ( period = 6.219 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.950 ns                ;
; 14.624 ns                               ; 161.06 MHz ( period = 6.209 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.940 ns                ;
; 14.632 ns                               ; 161.26 MHz ( period = 6.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.932 ns                ;
; 14.642 ns                               ; 161.52 MHz ( period = 6.191 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.922 ns                ;
; 14.648 ns                               ; 161.68 MHz ( period = 6.185 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.916 ns                ;
; 14.649 ns                               ; 161.71 MHz ( period = 6.184 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.915 ns                ;
; 14.650 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.914 ns                ;
; 14.651 ns                               ; 161.76 MHz ( period = 6.182 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.913 ns                ;
; 14.653 ns                               ; 161.81 MHz ( period = 6.180 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.911 ns                ;
; 14.654 ns                               ; 161.84 MHz ( period = 6.179 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.910 ns                ;
; 14.657 ns                               ; 161.92 MHz ( period = 6.176 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.907 ns                ;
; 14.659 ns                               ; 161.97 MHz ( period = 6.174 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.905 ns                ;
; 14.661 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.903 ns                ;
; 14.662 ns                               ; 162.05 MHz ( period = 6.171 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.902 ns                ;
; 14.727 ns                               ; 163.77 MHz ( period = 6.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.837 ns                ;
; 14.764 ns                               ; 164.77 MHz ( period = 6.069 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.800 ns                ;
; 14.782 ns                               ; 165.26 MHz ( period = 6.051 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.782 ns                ;
; 14.789 ns                               ; 165.45 MHz ( period = 6.044 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.775 ns                ;
; 14.791 ns                               ; 165.51 MHz ( period = 6.042 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.773 ns                ;
; 14.793 ns                               ; 165.56 MHz ( period = 6.040 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.771 ns                ;
; 14.794 ns                               ; 165.59 MHz ( period = 6.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.770 ns                ;
; 14.896 ns                               ; 168.44 MHz ( period = 5.937 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.668 ns                ;
; 14.904 ns                               ; 168.66 MHz ( period = 5.929 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.660 ns                ;
; 14.934 ns                               ; 169.52 MHz ( period = 5.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.630 ns                ;
; 14.948 ns                               ; 169.92 MHz ( period = 5.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.616 ns                ;
; 14.951 ns                               ; 170.01 MHz ( period = 5.882 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.613 ns                ;
; 14.960 ns                               ; 170.27 MHz ( period = 5.873 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.604 ns                ;
; 14.976 ns                               ; 170.74 MHz ( period = 5.857 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.588 ns                ;
; 14.994 ns                               ; 171.26 MHz ( period = 5.839 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.570 ns                ;
; 15.001 ns                               ; 171.47 MHz ( period = 5.832 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.563 ns                ;
; 15.003 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.561 ns                ;
; 15.005 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.559 ns                ;
; 15.006 ns                               ; 171.61 MHz ( period = 5.827 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.558 ns                ;
; 15.036 ns                               ; 172.50 MHz ( period = 5.797 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.528 ns                ;
; 15.047 ns                               ; 172.83 MHz ( period = 5.786 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.517 ns                ;
; 15.061 ns                               ; 173.25 MHz ( period = 5.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.503 ns                ;
; 15.064 ns                               ; 173.34 MHz ( period = 5.769 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.500 ns                ;
; 15.073 ns                               ; 173.61 MHz ( period = 5.760 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.491 ns                ;
; 15.113 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.451 ns                ;
; 15.145 ns                               ; 175.81 MHz ( period = 5.688 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.419 ns                ;
; 15.199 ns                               ; 177.49 MHz ( period = 5.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.365 ns                ;
; 15.248 ns                               ; 179.05 MHz ( period = 5.585 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.316 ns                ;
; 15.255 ns                               ; 179.28 MHz ( period = 5.578 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.309 ns                ;
; 15.375 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 5.189 ns                ;
; 16.698 ns                               ; 241.84 MHz ( period = 4.135 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.212 ns                ;
; 16.698 ns                               ; 241.84 MHz ( period = 4.135 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.212 ns                ;
; 16.698 ns                               ; 241.84 MHz ( period = 4.135 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.212 ns                ;
; 16.698 ns                               ; 241.84 MHz ( period = 4.135 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.212 ns                ;
; 16.698 ns                               ; 241.84 MHz ( period = 4.135 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.212 ns                ;
; 16.698 ns                               ; 241.84 MHz ( period = 4.135 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.212 ns                ;
; 16.698 ns                               ; 241.84 MHz ( period = 4.135 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.212 ns                ;
; 16.698 ns                               ; 241.84 MHz ( period = 4.135 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.212 ns                ;
; 16.853 ns                               ; 251.26 MHz ( period = 3.980 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.057 ns                ;
; 16.853 ns                               ; 251.26 MHz ( period = 3.980 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.057 ns                ;
; 16.853 ns                               ; 251.26 MHz ( period = 3.980 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.057 ns                ;
; 16.853 ns                               ; 251.26 MHz ( period = 3.980 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.057 ns                ;
; 16.853 ns                               ; 251.26 MHz ( period = 3.980 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.057 ns                ;
; 16.853 ns                               ; 251.26 MHz ( period = 3.980 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.057 ns                ;
; 16.853 ns                               ; 251.26 MHz ( period = 3.980 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.057 ns                ;
; 16.853 ns                               ; 251.26 MHz ( period = 3.980 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.057 ns                ;
; 16.857 ns                               ; 251.51 MHz ( period = 3.976 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.053 ns                ;
; 16.857 ns                               ; 251.51 MHz ( period = 3.976 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.053 ns                ;
; 16.857 ns                               ; 251.51 MHz ( period = 3.976 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.053 ns                ;
; 16.857 ns                               ; 251.51 MHz ( period = 3.976 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.053 ns                ;
; 16.857 ns                               ; 251.51 MHz ( period = 3.976 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.053 ns                ;
; 16.857 ns                               ; 251.51 MHz ( period = 3.976 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.053 ns                ;
; 16.857 ns                               ; 251.51 MHz ( period = 3.976 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.053 ns                ;
; 16.857 ns                               ; 251.51 MHz ( period = 3.976 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 4.053 ns                ;
; 16.926 ns                               ; 255.95 MHz ( period = 3.907 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.989 ns                ;
; 16.926 ns                               ; 255.95 MHz ( period = 3.907 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.989 ns                ;
; 16.926 ns                               ; 255.95 MHz ( period = 3.907 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.989 ns                ;
; 16.926 ns                               ; 255.95 MHz ( period = 3.907 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.989 ns                ;
; 16.926 ns                               ; 255.95 MHz ( period = 3.907 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.989 ns                ;
; 16.926 ns                               ; 255.95 MHz ( period = 3.907 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.989 ns                ;
; 16.926 ns                               ; 255.95 MHz ( period = 3.907 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.989 ns                ;
; 16.967 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.948 ns                ;
; 16.967 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.948 ns                ;
; 16.967 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.948 ns                ;
; 16.967 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.948 ns                ;
; 16.967 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.948 ns                ;
; 16.967 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.948 ns                ;
; 16.967 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.948 ns                ;
; 16.973 ns                               ; 259.07 MHz ( period = 3.860 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.942 ns                ;
; 16.973 ns                               ; 259.07 MHz ( period = 3.860 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.942 ns                ;
; 16.973 ns                               ; 259.07 MHz ( period = 3.860 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.942 ns                ;
; 16.973 ns                               ; 259.07 MHz ( period = 3.860 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.942 ns                ;
; 16.973 ns                               ; 259.07 MHz ( period = 3.860 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.942 ns                ;
; 16.973 ns                               ; 259.07 MHz ( period = 3.860 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.942 ns                ;
; 16.973 ns                               ; 259.07 MHz ( period = 3.860 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.942 ns                ;
; 16.988 ns                               ; 260.08 MHz ( period = 3.845 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.927 ns                ;
; 16.988 ns                               ; 260.08 MHz ( period = 3.845 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.927 ns                ;
; 16.988 ns                               ; 260.08 MHz ( period = 3.845 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.927 ns                ;
; 16.988 ns                               ; 260.08 MHz ( period = 3.845 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.927 ns                ;
; 16.988 ns                               ; 260.08 MHz ( period = 3.845 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.927 ns                ;
; 16.988 ns                               ; 260.08 MHz ( period = 3.845 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.927 ns                ;
; 16.988 ns                               ; 260.08 MHz ( period = 3.845 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.927 ns                ;
; 17.089 ns                               ; 267.09 MHz ( period = 3.744 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.821 ns                ;
; 17.089 ns                               ; 267.09 MHz ( period = 3.744 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.821 ns                ;
; 17.089 ns                               ; 267.09 MHz ( period = 3.744 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.821 ns                ;
; 17.089 ns                               ; 267.09 MHz ( period = 3.744 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.821 ns                ;
; 17.089 ns                               ; 267.09 MHz ( period = 3.744 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.821 ns                ;
; 17.089 ns                               ; 267.09 MHz ( period = 3.744 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.821 ns                ;
; 17.089 ns                               ; 267.09 MHz ( period = 3.744 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.821 ns                ;
; 17.089 ns                               ; 267.09 MHz ( period = 3.744 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.821 ns                ;
; 17.122 ns                               ; 269.47 MHz ( period = 3.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.793 ns                ;
; 17.122 ns                               ; 269.47 MHz ( period = 3.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.793 ns                ;
; 17.122 ns                               ; 269.47 MHz ( period = 3.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.793 ns                ;
; 17.122 ns                               ; 269.47 MHz ( period = 3.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.793 ns                ;
; 17.122 ns                               ; 269.47 MHz ( period = 3.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.793 ns                ;
; 17.122 ns                               ; 269.47 MHz ( period = 3.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.793 ns                ;
; 17.122 ns                               ; 269.47 MHz ( period = 3.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.793 ns                ;
; 17.126 ns                               ; 269.76 MHz ( period = 3.707 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.789 ns                ;
; 17.126 ns                               ; 269.76 MHz ( period = 3.707 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.789 ns                ;
; 17.126 ns                               ; 269.76 MHz ( period = 3.707 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.789 ns                ;
; 17.126 ns                               ; 269.76 MHz ( period = 3.707 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.789 ns                ;
; 17.126 ns                               ; 269.76 MHz ( period = 3.707 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.789 ns                ;
; 17.126 ns                               ; 269.76 MHz ( period = 3.707 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.789 ns                ;
; 17.126 ns                               ; 269.76 MHz ( period = 3.707 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.789 ns                ;
; 17.136 ns                               ; 270.49 MHz ( period = 3.697 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.774 ns                ;
; 17.136 ns                               ; 270.49 MHz ( period = 3.697 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.774 ns                ;
; 17.136 ns                               ; 270.49 MHz ( period = 3.697 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.774 ns                ;
; 17.136 ns                               ; 270.49 MHz ( period = 3.697 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.774 ns                ;
; 17.136 ns                               ; 270.49 MHz ( period = 3.697 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.774 ns                ;
; 17.136 ns                               ; 270.49 MHz ( period = 3.697 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.774 ns                ;
; 17.136 ns                               ; 270.49 MHz ( period = 3.697 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.774 ns                ;
; 17.136 ns                               ; 270.49 MHz ( period = 3.697 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.774 ns                ;
; 17.151 ns                               ; 271.59 MHz ( period = 3.682 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.759 ns                ;
; 17.151 ns                               ; 271.59 MHz ( period = 3.682 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.759 ns                ;
; 17.151 ns                               ; 271.59 MHz ( period = 3.682 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.759 ns                ;
; 17.151 ns                               ; 271.59 MHz ( period = 3.682 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.759 ns                ;
; 17.151 ns                               ; 271.59 MHz ( period = 3.682 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.759 ns                ;
; 17.151 ns                               ; 271.59 MHz ( period = 3.682 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.759 ns                ;
; 17.151 ns                               ; 271.59 MHz ( period = 3.682 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.759 ns                ;
; 17.151 ns                               ; 271.59 MHz ( period = 3.682 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.759 ns                ;
; 17.152 ns                               ; 271.67 MHz ( period = 3.681 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.417 ns                ;
; 17.153 ns                               ; 271.74 MHz ( period = 3.680 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.416 ns                ;
; 17.187 ns                               ; 274.27 MHz ( period = 3.646 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.723 ns                ;
; 17.187 ns                               ; 274.27 MHz ( period = 3.646 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.723 ns                ;
; 17.187 ns                               ; 274.27 MHz ( period = 3.646 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.723 ns                ;
; 17.187 ns                               ; 274.27 MHz ( period = 3.646 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.723 ns                ;
; 17.187 ns                               ; 274.27 MHz ( period = 3.646 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.723 ns                ;
; 17.187 ns                               ; 274.27 MHz ( period = 3.646 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.723 ns                ;
; 17.187 ns                               ; 274.27 MHz ( period = 3.646 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.723 ns                ;
; 17.187 ns                               ; 274.27 MHz ( period = 3.646 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.723 ns                ;
; 17.307 ns                               ; 283.61 MHz ( period = 3.526 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.262 ns                ;
; 17.308 ns                               ; 283.69 MHz ( period = 3.525 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.261 ns                ;
; 17.311 ns                               ; 283.93 MHz ( period = 3.522 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.258 ns                ;
; 17.312 ns                               ; 284.01 MHz ( period = 3.521 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.257 ns                ;
; 17.456 ns                               ; 296.12 MHz ( period = 3.377 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.459 ns                ;
; 17.456 ns                               ; 296.12 MHz ( period = 3.377 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.459 ns                ;
; 17.456 ns                               ; 296.12 MHz ( period = 3.377 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.459 ns                ;
; 17.456 ns                               ; 296.12 MHz ( period = 3.377 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.459 ns                ;
; 17.456 ns                               ; 296.12 MHz ( period = 3.377 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.459 ns                ;
; 17.456 ns                               ; 296.12 MHz ( period = 3.377 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.459 ns                ;
; 17.456 ns                               ; 296.12 MHz ( period = 3.377 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.459 ns                ;
; 17.519 ns                               ; 301.75 MHz ( period = 3.314 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.396 ns                ;
; 17.519 ns                               ; 301.75 MHz ( period = 3.314 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.396 ns                ;
; 17.519 ns                               ; 301.75 MHz ( period = 3.314 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.396 ns                ;
; 17.519 ns                               ; 301.75 MHz ( period = 3.314 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.396 ns                ;
; 17.519 ns                               ; 301.75 MHz ( period = 3.314 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.396 ns                ;
; 17.519 ns                               ; 301.75 MHz ( period = 3.314 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.396 ns                ;
; 17.519 ns                               ; 301.75 MHz ( period = 3.314 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.396 ns                ;
; 17.641 ns                               ; 313.28 MHz ( period = 3.192 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.928 ns                ;
; 17.642 ns                               ; 313.38 MHz ( period = 3.191 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.927 ns                ;
; 17.682 ns                               ; 317.36 MHz ( period = 3.151 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.228 ns                ;
; 17.682 ns                               ; 317.36 MHz ( period = 3.151 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.228 ns                ;
; 17.682 ns                               ; 317.36 MHz ( period = 3.151 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.228 ns                ;
; 17.682 ns                               ; 317.36 MHz ( period = 3.151 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.228 ns                ;
; 17.682 ns                               ; 317.36 MHz ( period = 3.151 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.228 ns                ;
; 17.682 ns                               ; 317.36 MHz ( period = 3.151 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.228 ns                ;
; 17.682 ns                               ; 317.36 MHz ( period = 3.151 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.228 ns                ;
; 17.682 ns                               ; 317.36 MHz ( period = 3.151 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.228 ns                ;
; 17.751 ns                               ; 324.46 MHz ( period = 3.082 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.818 ns                ;
; 17.828 ns                               ; 332.78 MHz ( period = 3.005 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.082 ns                ;
; 17.828 ns                               ; 332.78 MHz ( period = 3.005 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.082 ns                ;
; 17.828 ns                               ; 332.78 MHz ( period = 3.005 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.082 ns                ;
; 17.828 ns                               ; 332.78 MHz ( period = 3.005 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.082 ns                ;
; 17.828 ns                               ; 332.78 MHz ( period = 3.005 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.082 ns                ;
; 17.828 ns                               ; 332.78 MHz ( period = 3.005 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.082 ns                ;
; 17.828 ns                               ; 332.78 MHz ( period = 3.005 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.082 ns                ;
; 17.828 ns                               ; 332.78 MHz ( period = 3.005 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.082 ns                ;
; 17.886 ns                               ; 339.33 MHz ( period = 2.947 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.683 ns                ;
; 17.980 ns                               ; 350.51 MHz ( period = 2.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 2.935 ns                ;
; 17.980 ns                               ; 350.51 MHz ( period = 2.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 2.935 ns                ;
; 17.980 ns                               ; 350.51 MHz ( period = 2.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 2.935 ns                ;
; 17.980 ns                               ; 350.51 MHz ( period = 2.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 2.935 ns                ;
; 17.980 ns                               ; 350.51 MHz ( period = 2.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 2.935 ns                ;
; 17.980 ns                               ; 350.51 MHz ( period = 2.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 2.935 ns                ;
; 17.980 ns                               ; 350.51 MHz ( period = 2.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 2.935 ns                ;
; 18.028 ns                               ; 356.51 MHz ( period = 2.805 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.541 ns                ;
; 18.119 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.450 ns                ;
; 18.148 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.421 ns                ;
; 18.173 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.396 ns                ;
; 18.241 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.328 ns                ;
; 18.327 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.242 ns                ;
; 18.376 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.193 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.486 ns ; 298.78 MHz ( period = 3.347 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.082 ns                ;
; 17.486 ns ; 298.78 MHz ( period = 3.347 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.082 ns                ;
; 17.486 ns ; 298.78 MHz ( period = 3.347 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.082 ns                ;
; 17.581 ns ; 307.50 MHz ( period = 3.252 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.987 ns                ;
; 17.581 ns ; 307.50 MHz ( period = 3.252 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.987 ns                ;
; 17.581 ns ; 307.50 MHz ( period = 3.252 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.987 ns                ;
; 17.581 ns ; 307.50 MHz ( period = 3.252 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.987 ns                ;
; 17.581 ns ; 307.50 MHz ( period = 3.252 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.987 ns                ;
; 17.581 ns ; 307.50 MHz ( period = 3.252 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.987 ns                ;
; 17.581 ns ; 307.50 MHz ( period = 3.252 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.987 ns                ;
; 17.581 ns ; 307.50 MHz ( period = 3.252 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.987 ns                ;
; 17.798 ns ; 329.49 MHz ( period = 3.035 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.771 ns                ;
; 17.798 ns ; 329.49 MHz ( period = 3.035 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.771 ns                ;
; 17.798 ns ; 329.49 MHz ( period = 3.035 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.771 ns                ;
; 17.798 ns ; 329.49 MHz ( period = 3.035 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.771 ns                ;
; 17.798 ns ; 329.49 MHz ( period = 3.035 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.771 ns                ;
; 18.100 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.468 ns                ;
; 18.100 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.468 ns                ;
; 18.100 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.468 ns                ;
; 18.195 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.373 ns                ;
; 18.195 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.373 ns                ;
; 18.195 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.373 ns                ;
; 18.195 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.373 ns                ;
; 18.195 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.373 ns                ;
; 18.195 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.373 ns                ;
; 18.195 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.373 ns                ;
; 18.195 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.373 ns                ;
; 18.412 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.157 ns                ;
; 18.412 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.157 ns                ;
; 18.412 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.157 ns                ;
; 18.412 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.157 ns                ;
; 18.412 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.157 ns                ;
; 19.359 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.210 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                          ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -7.835 ns                               ; spectrum_data[11]                                                                                                             ; spectrum[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.573 ns                   ; 0.738 ns                 ;
; -7.811 ns                               ; spectrum_data[4]                                                                                                              ; spectrum[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.573 ns                   ; 0.762 ns                 ;
; -7.681 ns                               ; spectrum_data[2]                                                                                                              ; spectrum[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.573 ns                   ; 0.892 ns                 ;
; -7.622 ns                               ; temp_Merc_serialno[2]                                                                                                         ; Merc_serialno[2]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.574 ns                   ; 0.952 ns                 ;
; -7.511 ns                               ; temp_Penny_serialno[5]                                                                                                        ; Penny_serialno[5]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.575 ns                   ; 1.064 ns                 ;
; -7.377 ns                               ; spectrum_data[8]                                                                                                              ; spectrum[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.574 ns                   ; 1.197 ns                 ;
; -7.361 ns                               ; spectrum_data[15]                                                                                                             ; spectrum[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.554 ns                   ; 1.193 ns                 ;
; -7.196 ns                               ; temp_Penny_serialno[3]                                                                                                        ; Penny_serialno[3]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.577 ns                   ; 1.381 ns                 ;
; -7.191 ns                               ; temp_Penny_serialno[0]                                                                                                        ; Penny_serialno[0]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.576 ns                   ; 1.385 ns                 ;
; -7.186 ns                               ; temp_Merc_serialno[6]                                                                                                         ; Merc_serialno[6]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.576 ns                   ; 1.390 ns                 ;
; -7.184 ns                               ; spectrum_data[1]                                                                                                              ; spectrum[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.575 ns                   ; 1.391 ns                 ;
; -7.183 ns                               ; temp_Merc_serialno[3]                                                                                                         ; Merc_serialno[3]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.577 ns                   ; 1.394 ns                 ;
; -7.183 ns                               ; spectrum_data[7]                                                                                                              ; spectrum[7]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.575 ns                   ; 1.392 ns                 ;
; -7.183 ns                               ; spectrum_data[12]                                                                                                             ; spectrum[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.576 ns                   ; 1.393 ns                 ;
; -7.135 ns                               ; temp_Penny_serialno[4]                                                                                                        ; Penny_serialno[4]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.577 ns                   ; 1.442 ns                 ;
; -7.113 ns                               ; temp_Merc_serialno[0]                                                                                                         ; Merc_serialno[0]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.568 ns                   ; 1.455 ns                 ;
; -7.098 ns                               ; temp_Penny_serialno[7]                                                                                                        ; Penny_serialno[7]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.556 ns                   ; 1.458 ns                 ;
; -7.071 ns                               ; spectrum_data[5]                                                                                                              ; spectrum[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.558 ns                   ; 1.487 ns                 ;
; -7.057 ns                               ; temp_Penny_serialno[6]                                                                                                        ; Penny_serialno[6]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.533 ns                   ; 1.476 ns                 ;
; -7.045 ns                               ; spectrum_data[3]                                                                                                              ; spectrum[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.594 ns                   ; 1.549 ns                 ;
; -7.038 ns                               ; spectrum_data[0]                                                                                                              ; spectrum[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.574 ns                   ; 1.536 ns                 ;
; -7.030 ns                               ; temp_Penny_serialno[2]                                                                                                        ; Penny_serialno[2]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.577 ns                   ; 1.547 ns                 ;
; -6.989 ns                               ; spectrum_data[9]                                                                                                              ; spectrum[9]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.608 ns                   ; 1.619 ns                 ;
; -6.972 ns                               ; spectrum_data[10]                                                                                                             ; spectrum[10]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.608 ns                   ; 1.636 ns                 ;
; -6.753 ns                               ; temp_Merc_serialno[1]                                                                                                         ; Merc_serialno[1]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.559 ns                   ; 1.806 ns                 ;
; -6.740 ns                               ; temp_Merc_serialno[4]                                                                                                         ; Merc_serialno[4]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.554 ns                   ; 1.814 ns                 ;
; -6.704 ns                               ; temp_Merc_serialno[7]                                                                                                         ; Merc_serialno[7]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.535 ns                   ; 1.831 ns                 ;
; -6.591 ns                               ; spectrum_data[14]                                                                                                             ; spectrum[14]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.549 ns                   ; 1.958 ns                 ;
; -6.422 ns                               ; spectrum_data[6]                                                                                                              ; spectrum[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.579 ns                   ; 2.157 ns                 ;
; -6.338 ns                               ; temp_Penny_serialno[1]                                                                                                        ; Penny_serialno[1]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.600 ns                   ; 2.262 ns                 ;
; -5.524 ns                               ; conf[1]                                                                                                                       ; q[0]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 9.014 ns                   ; 3.490 ns                 ;
; -4.206 ns                               ; AK_reset~reg0                                                                                                                 ; DFS1~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.584 ns                   ; 1.378 ns                 ;
; -3.207 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; spectrum_state.01                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.915 ns                   ; 3.708 ns                 ;
; -2.953 ns                               ; spectrum_count[0]                                                                                                             ; spectrum_count[0]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Penny_serialno[1]                                                                                                        ; temp_Penny_serialno[1]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Penny_serialno[0]                                                                                                        ; temp_Penny_serialno[0]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Merc_serialno[3]                                                                                                         ; temp_Merc_serialno[3]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Merc_serialno[2]                                                                                                         ; temp_Merc_serialno[2]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Merc_serialno[1]                                                                                                         ; temp_Merc_serialno[1]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Merc_serialno[0]                                                                                                         ; temp_Merc_serialno[0]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_flag                                                                                                                 ; spectrum_flag                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_state.00                                                                                                             ; spectrum_state.00                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Merc_serialno[6]                                                                                                         ; temp_Merc_serialno[6]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Merc_serialno[5]                                                                                                         ; temp_Merc_serialno[5]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Penny_serialno[3]                                                                                                        ; temp_Penny_serialno[3]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Penny_serialno[7]                                                                                                        ; temp_Penny_serialno[7]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; bits[1]                                                                                                                       ; bits[1]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; bits[0]                                                                                                                       ; bits[0]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; bits[2]                                                                                                                       ; bits[2]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; bits[3]                                                                                                                       ; bits[3]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Penny_serialno[6]                                                                                                        ; temp_Penny_serialno[6]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Merc_serialno[7]                                                                                                         ; temp_Merc_serialno[7]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Penny_serialno[2]                                                                                                        ; temp_Penny_serialno[2]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; temp_Penny_serialno[5]                                                                                                        ; temp_Penny_serialno[5]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[9]                                                                                                              ; spectrum_data[9]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[8]                                                                                                              ; spectrum_data[8]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_state.10                                                                                                             ; spectrum_state.10                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[3]                                                                                                              ; spectrum_data[3]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[2]                                                                                                              ; spectrum_data[2]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[11]                                                                                                             ; spectrum_data[11]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[1]                                                                                                              ; spectrum_data[1]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[7]                                                                                                              ; spectrum_data[7]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[6]                                                                                                              ; spectrum_data[6]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[5]                                                                                                              ; spectrum_data[5]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[4]                                                                                                              ; spectrum_data[4]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[10]                                                                                                             ; spectrum_data[10]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[0]                                                                                                              ; spectrum_data[0]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[13]                                                                                                             ; spectrum_data[13]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[12]                                                                                                             ; spectrum_data[12]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[15]                                                                                                             ; spectrum_data[15]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; spectrum_data[14]                                                                                                             ; spectrum_data[14]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; AD_state[2]                                                                                                                   ; AD_state[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; AD_state[0]                                                                                                                   ; AD_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; AD_state[4]                                                                                                                   ; AD_state[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.953 ns                               ; AD_state[6]                                                                                                                   ; AD_state[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.501 ns                 ;
; -2.794 ns                               ; AK_reset~reg0                                                                                                                 ; spectrum_state.01                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.915 ns                   ; 4.121 ns                 ;
; -2.742 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; bits[0]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.879 ns                   ; 4.137 ns                 ;
; -2.731 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; spectrum_state.10                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.915 ns                   ; 4.184 ns                 ;
; -2.720 ns                               ; Penny_serialno[1]                                                                                                             ; Tx_control_3[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.457 ns                   ; 0.737 ns                 ;
; -2.719 ns                               ; Merc_serialno[1]                                                                                                              ; Tx_control_2[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.457 ns                   ; 0.738 ns                 ;
; -2.719 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.735 ns                 ;
; -2.718 ns                               ; Penny_serialno[0]                                                                                                             ; Tx_control_3[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.457 ns                   ; 0.739 ns                 ;
; -2.717 ns                               ; spectrum_state.01                                                                                                             ; spectrum_state.10                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.737 ns                 ;
; -2.708 ns                               ; spectrum_count[11]                                                                                                            ; spectrum_count[11]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.746 ns                 ;
; -2.707 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[4] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.747 ns                 ;
; -2.705 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.749 ns                 ;
; -2.699 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.755 ns                 ;
; -2.682 ns                               ; AD_state[5]                                                                                                                   ; register[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.772 ns                 ;
; -2.612 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.712 ns                   ; 3.100 ns                 ;
; -2.562 ns                               ; Merc_serialno[5]                                                                                                              ; Tx_control_2[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.457 ns                   ; 0.895 ns                 ;
; -2.561 ns                               ; Merc_serialno[6]                                                                                                              ; Tx_control_2[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.457 ns                   ; 0.896 ns                 ;
; -2.557 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.897 ns                 ;
; -2.552 ns                               ; CCcount[6]                                                                                                                    ; CCcount[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; CCstate.10                                                                                                                    ; CCstate.10                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; CCcount[2]                                                                                                                    ; CCcount[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; CCstate.00                                                                                                                    ; CCstate.00                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                    ; I2SAudioOut:I2SIQO|data[8]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                    ; I2SAudioOut:I2SIQO|data[9]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                    ; I2SAudioOut:I2SIQO|data[0]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; state_PWM.00000_OTERM7                                                                                                        ; state_PWM.00000_OTERM7                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; state_PWM.00001_OTERM9                                                                                                        ; state_PWM.00001_OTERM9                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; fifo_enable                                                                                                                   ; fifo_enable                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                     ; I2SAudioOut:I2SAO|data[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                     ; I2SAudioOut:I2SAO|data[4]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                     ; I2SAudioOut:I2SAO|data[1]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; ad_count[0]                                                                                                                   ; ad_count[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; TX_state[0]                                                                                                                   ; TX_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.552 ns                               ; ad_count[25]                                                                                                                  ; ad_count[25]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.501 ns                 ;
; -2.546 ns                               ; q[14]                                                                                                                         ; q[15]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.908 ns                 ;
; -2.541 ns                               ; q[5]                                                                                                                          ; q[6]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.913 ns                 ;
; -2.539 ns                               ; q[3]                                                                                                                          ; q[4]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.915 ns                 ;
; -2.525 ns                               ; spectrum_state.10                                                                                                             ; spectrum_state.01                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 0.929 ns                 ;
; -2.465 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.557 ns                   ; 1.092 ns                 ;
; -2.456 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.557 ns                   ; 1.101 ns                 ;
; -2.450 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.557 ns                   ; 1.107 ns                 ;
; -2.446 ns                               ; spectrum_state.10                                                                                                             ; spectrum_data[6]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.008 ns                 ;
; -2.445 ns                               ; spectrum_state.10                                                                                                             ; spectrum_data[8]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.009 ns                 ;
; -2.435 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.716 ns                   ; 3.281 ns                 ;
; -2.359 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.716 ns                   ; 3.357 ns                 ;
; -2.329 ns                               ; AK_reset~reg0                                                                                                                 ; bits[0]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.879 ns                   ; 4.550 ns                 ;
; -2.324 ns                               ; Merc_serialno[7]                                                                                                              ; Tx_control_2[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.457 ns                   ; 1.133 ns                 ;
; -2.323 ns                               ; Merc_serialno[4]                                                                                                              ; Tx_control_2[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.456 ns                   ; 1.133 ns                 ;
; -2.319 ns                               ; state_PWM.00000_OTERM5                                                                                                        ; state_PWM.00000_OTERM7                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.734 ns                 ;
; -2.318 ns                               ; AK_reset~reg0                                                                                                                 ; spectrum_state.10                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.915 ns                   ; 4.597 ns                 ;
; -2.317 ns                               ; CCstate.01                                                                                                                    ; CCstate.10                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.736 ns                 ;
; -2.307 ns                               ; state_PWM.00000_OTERM7                                                                                                        ; state_PWM.00001_OTERM9                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.746 ns                 ;
; -2.307 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.746 ns                 ;
; -2.307 ns                               ; Tx_q[8]                                                                                                                       ; Tx_q[9]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.746 ns                 ;
; -2.306 ns                               ; Tx_q[6]                                                                                                                       ; Tx_data[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.747 ns                 ;
; -2.305 ns                               ; Tx_q[6]                                                                                                                       ; Tx_q[7]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.748 ns                 ;
; -2.303 ns                               ; Tx_q[9]                                                                                                                       ; Tx_q[10]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.750 ns                 ;
; -2.302 ns                               ; Tx_q[1]                                                                                                                       ; Tx_q[2]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.751 ns                 ;
; -2.302 ns                               ; Tx_q[9]                                                                                                                       ; Tx_data[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.751 ns                 ;
; -2.300 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[6] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[6]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.753 ns                 ;
; -2.300 ns                               ; Tx_q[5]                                                                                                                       ; Tx_q[6]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.753 ns                 ;
; -2.299 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[7]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.754 ns                 ;
; -2.296 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.158 ns                 ;
; -2.294 ns                               ; Tx_q[15]                                                                                                                      ; Tx_data[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.759 ns                 ;
; -2.292 ns                               ; CCstate.10                                                                                                                    ; CCstate.00                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.761 ns                 ;
; -2.292 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.162 ns                 ;
; -2.291 ns                               ; state_PWM.00100                                                                                                               ; state_PWM.00101                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.762 ns                 ;
; -2.290 ns                               ; Tx_q[14]                                                                                                                      ; Tx_q[15]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.763 ns                 ;
; -2.290 ns                               ; Tx_q[11]                                                                                                                      ; Tx_q[12]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.763 ns                 ;
; -2.290 ns                               ; Tx_q[11]                                                                                                                      ; Tx_data[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.763 ns                 ;
; -2.290 ns                               ; Tx_q[14]                                                                                                                      ; Tx_data[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.763 ns                 ;
; -2.287 ns                               ; state_PWM.00010                                                                                                               ; state_PWM.00011                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.766 ns                 ;
; -2.284 ns                               ; spectrum_count[2]                                                                                                             ; spectrum_count[2]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.170 ns                 ;
; -2.279 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.175 ns                 ;
; -2.278 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.176 ns                 ;
; -2.265 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; spectrum_state.00                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.879 ns                   ; 4.614 ns                 ;
; -2.263 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; bits[3]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.879 ns                   ; 4.616 ns                 ;
; -2.257 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.197 ns                 ;
; -2.255 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.199 ns                 ;
; -2.236 ns                               ; debounce:de_dash|clean_pb                                                                                                     ; register[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.322 ns                  ; 10.086 ns                ;
; -2.235 ns                               ; spectrum_count[3]                                                                                                             ; spectrum_count[3]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.219 ns                 ;
; -2.235 ns                               ; Merc_serialno[3]                                                                                                              ; Tx_control_2[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.456 ns                   ; 1.221 ns                 ;
; -2.228 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.226 ns                 ;
; -2.227 ns                               ; spectrum_count[6]                                                                                                             ; spectrum_count[6]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.227 ns                 ;
; -2.227 ns                               ; spectrum_count[8]                                                                                                             ; spectrum_count[8]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.227 ns                 ;
; -2.226 ns                               ; spectrum_count[10]                                                                                                            ; spectrum_count[10]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.228 ns                 ;
; -2.222 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.232 ns                 ;
; -2.217 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.237 ns                 ;
; -2.214 ns                               ; spectrum_state.00                                                                                                             ; bits[1]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.240 ns                 ;
; -2.214 ns                               ; spectrum_state.00                                                                                                             ; bits[0]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.240 ns                 ;
; -2.214 ns                               ; spectrum_state.00                                                                                                             ; bits[2]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.240 ns                 ;
; -2.214 ns                               ; spectrum_state.00                                                                                                             ; bits[3]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.240 ns                 ;
; -2.154 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[4]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.899 ns                 ;
; -2.152 ns                               ; state_PWM.00101                                                                                                               ; state_PWM.00000_OTERM5                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.901 ns                 ;
; -2.150 ns                               ; Tx_q[4]                                                                                                                       ; Tx_data[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.903 ns                 ;
; -2.149 ns                               ; Tx_q[13]                                                                                                                      ; Tx_q[14]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.904 ns                 ;
; -2.149 ns                               ; Tx_q[13]                                                                                                                      ; Tx_data[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.904 ns                 ;
; -2.148 ns                               ; Tx_q[12]                                                                                                                      ; Tx_q[13]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.905 ns                 ;
; -2.146 ns                               ; Tx_q[0]                                                                                                                       ; Tx_q[1]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.907 ns                 ;
; -2.145 ns                               ; q[9]                                                                                                                          ; register[9]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.309 ns                 ;
; -2.142 ns                               ; Tx_q[2]                                                                                                                       ; Tx_q[3]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.053 ns                   ; 0.911 ns                 ;
; -2.133 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.712 ns                   ; 3.579 ns                 ;
; -2.133 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.712 ns                   ; 3.579 ns                 ;
; -2.133 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.712 ns                   ; 3.579 ns                 ;
; -2.128 ns                               ; q[2]                                                                                                                          ; register[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.326 ns                 ;
; -2.119 ns                               ; register[12]                                                                                                                  ; register[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.335 ns                 ;
; -2.099 ns                               ; register[3]                                                                                                                   ; register[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.355 ns                 ;
; -2.099 ns                               ; register[15]                                                                                                                  ; register[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.355 ns                 ;
; -2.099 ns                               ; register[4]                                                                                                                   ; register[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.355 ns                 ;
; -2.089 ns                               ; q[11]                                                                                                                         ; q[12]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.455 ns                   ; 1.366 ns                 ;
; -2.080 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[0]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.455 ns                   ; 1.375 ns                 ;
; -2.072 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.557 ns                   ; 1.485 ns                 ;
; -2.070 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.557 ns                   ; 1.487 ns                 ;
; -2.057 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.557 ns                   ; 1.500 ns                 ;
; -2.045 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.574 ns                   ; 1.529 ns                 ;
; -2.039 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.584 ns                   ; 1.545 ns                 ;
; -2.039 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.579 ns                   ; 1.540 ns                 ;
; -2.031 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.538 ns                   ; 1.507 ns                 ;
; -2.030 ns                               ; spectrum_state.10                                                                                                             ; spectrum_data[5]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.454 ns                   ; 1.424 ns                 ;
; -2.023 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.566 ns                   ; 1.543 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                           ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                          ; To                                                                                                                                                      ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -6.935 ns                               ; spectrum_data[11]                                                                                                             ; spectrum[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.673 ns                   ; 0.738 ns                 ;
; -6.911 ns                               ; spectrum_data[4]                                                                                                              ; spectrum[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.673 ns                   ; 0.762 ns                 ;
; -6.781 ns                               ; spectrum_data[2]                                                                                                              ; spectrum[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.673 ns                   ; 0.892 ns                 ;
; -6.722 ns                               ; temp_Merc_serialno[2]                                                                                                         ; Merc_serialno[2]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.674 ns                   ; 0.952 ns                 ;
; -6.611 ns                               ; temp_Penny_serialno[5]                                                                                                        ; Penny_serialno[5]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.675 ns                   ; 1.064 ns                 ;
; -6.477 ns                               ; spectrum_data[8]                                                                                                              ; spectrum[8]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.674 ns                   ; 1.197 ns                 ;
; -6.461 ns                               ; spectrum_data[15]                                                                                                             ; spectrum[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.654 ns                   ; 1.193 ns                 ;
; -6.296 ns                               ; temp_Penny_serialno[3]                                                                                                        ; Penny_serialno[3]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.677 ns                   ; 1.381 ns                 ;
; -6.291 ns                               ; temp_Penny_serialno[0]                                                                                                        ; Penny_serialno[0]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.676 ns                   ; 1.385 ns                 ;
; -6.286 ns                               ; temp_Merc_serialno[6]                                                                                                         ; Merc_serialno[6]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.676 ns                   ; 1.390 ns                 ;
; -6.284 ns                               ; spectrum_data[1]                                                                                                              ; spectrum[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.675 ns                   ; 1.391 ns                 ;
; -6.283 ns                               ; temp_Merc_serialno[3]                                                                                                         ; Merc_serialno[3]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.677 ns                   ; 1.394 ns                 ;
; -6.283 ns                               ; spectrum_data[7]                                                                                                              ; spectrum[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.675 ns                   ; 1.392 ns                 ;
; -6.283 ns                               ; spectrum_data[12]                                                                                                             ; spectrum[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.676 ns                   ; 1.393 ns                 ;
; -6.235 ns                               ; temp_Penny_serialno[4]                                                                                                        ; Penny_serialno[4]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.677 ns                   ; 1.442 ns                 ;
; -6.213 ns                               ; temp_Merc_serialno[0]                                                                                                         ; Merc_serialno[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.668 ns                   ; 1.455 ns                 ;
; -6.198 ns                               ; temp_Penny_serialno[7]                                                                                                        ; Penny_serialno[7]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.656 ns                   ; 1.458 ns                 ;
; -6.171 ns                               ; spectrum_data[5]                                                                                                              ; spectrum[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.658 ns                   ; 1.487 ns                 ;
; -6.157 ns                               ; temp_Penny_serialno[6]                                                                                                        ; Penny_serialno[6]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.633 ns                   ; 1.476 ns                 ;
; -6.145 ns                               ; spectrum_data[3]                                                                                                              ; spectrum[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.694 ns                   ; 1.549 ns                 ;
; -6.138 ns                               ; spectrum_data[0]                                                                                                              ; spectrum[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.674 ns                   ; 1.536 ns                 ;
; -6.130 ns                               ; temp_Penny_serialno[2]                                                                                                        ; Penny_serialno[2]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.677 ns                   ; 1.547 ns                 ;
; -6.089 ns                               ; spectrum_data[9]                                                                                                              ; spectrum[9]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.708 ns                   ; 1.619 ns                 ;
; -6.072 ns                               ; spectrum_data[10]                                                                                                             ; spectrum[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.708 ns                   ; 1.636 ns                 ;
; -5.853 ns                               ; temp_Merc_serialno[1]                                                                                                         ; Merc_serialno[1]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.659 ns                   ; 1.806 ns                 ;
; -5.840 ns                               ; temp_Merc_serialno[4]                                                                                                         ; Merc_serialno[4]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.654 ns                   ; 1.814 ns                 ;
; -5.804 ns                               ; temp_Merc_serialno[7]                                                                                                         ; Merc_serialno[7]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.635 ns                   ; 1.831 ns                 ;
; -5.691 ns                               ; spectrum_data[14]                                                                                                             ; spectrum[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.649 ns                   ; 1.958 ns                 ;
; -5.522 ns                               ; spectrum_data[6]                                                                                                              ; spectrum[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.679 ns                   ; 2.157 ns                 ;
; -5.438 ns                               ; temp_Penny_serialno[1]                                                                                                        ; Penny_serialno[1]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.700 ns                   ; 2.262 ns                 ;
; -3.306 ns                               ; AK_reset~reg0                                                                                                                 ; DFS1~reg0                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.684 ns                   ; 1.378 ns                 ;
; -2.307 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; spectrum_state.01                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.015 ns                   ; 3.708 ns                 ;
; -2.053 ns                               ; spectrum_count[0]                                                                                                             ; spectrum_count[0]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Penny_serialno[1]                                                                                                        ; temp_Penny_serialno[1]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Penny_serialno[0]                                                                                                        ; temp_Penny_serialno[0]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Merc_serialno[3]                                                                                                         ; temp_Merc_serialno[3]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Merc_serialno[2]                                                                                                         ; temp_Merc_serialno[2]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Merc_serialno[1]                                                                                                         ; temp_Merc_serialno[1]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Merc_serialno[0]                                                                                                         ; temp_Merc_serialno[0]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_flag                                                                                                                 ; spectrum_flag                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_state.00                                                                                                             ; spectrum_state.00                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Merc_serialno[6]                                                                                                         ; temp_Merc_serialno[6]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Merc_serialno[5]                                                                                                         ; temp_Merc_serialno[5]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Penny_serialno[3]                                                                                                        ; temp_Penny_serialno[3]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Penny_serialno[7]                                                                                                        ; temp_Penny_serialno[7]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; bits[1]                                                                                                                       ; bits[1]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; bits[0]                                                                                                                       ; bits[0]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; bits[2]                                                                                                                       ; bits[2]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; bits[3]                                                                                                                       ; bits[3]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Penny_serialno[6]                                                                                                        ; temp_Penny_serialno[6]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Merc_serialno[7]                                                                                                         ; temp_Merc_serialno[7]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Penny_serialno[2]                                                                                                        ; temp_Penny_serialno[2]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; temp_Penny_serialno[5]                                                                                                        ; temp_Penny_serialno[5]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[9]                                                                                                              ; spectrum_data[9]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[8]                                                                                                              ; spectrum_data[8]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_state.10                                                                                                             ; spectrum_state.10                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[3]                                                                                                              ; spectrum_data[3]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[2]                                                                                                              ; spectrum_data[2]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[11]                                                                                                             ; spectrum_data[11]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[1]                                                                                                              ; spectrum_data[1]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[7]                                                                                                              ; spectrum_data[7]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[6]                                                                                                              ; spectrum_data[6]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[5]                                                                                                              ; spectrum_data[5]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[4]                                                                                                              ; spectrum_data[4]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[10]                                                                                                             ; spectrum_data[10]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[0]                                                                                                              ; spectrum_data[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[13]                                                                                                             ; spectrum_data[13]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[12]                                                                                                             ; spectrum_data[12]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[15]                                                                                                             ; spectrum_data[15]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; spectrum_data[14]                                                                                                             ; spectrum_data[14]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; AD_state[2]                                                                                                                   ; AD_state[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; AD_state[0]                                                                                                                   ; AD_state[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; AD_state[4]                                                                                                                   ; AD_state[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -2.053 ns                               ; AD_state[6]                                                                                                                   ; AD_state[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.501 ns                 ;
; -1.894 ns                               ; AK_reset~reg0                                                                                                                 ; spectrum_state.01                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.015 ns                   ; 4.121 ns                 ;
; -1.842 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; bits[0]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.979 ns                   ; 4.137 ns                 ;
; -1.831 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; spectrum_state.10                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.015 ns                   ; 4.184 ns                 ;
; -1.820 ns                               ; Penny_serialno[1]                                                                                                             ; Tx_control_3[1]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.557 ns                   ; 0.737 ns                 ;
; -1.819 ns                               ; Merc_serialno[1]                                                                                                              ; Tx_control_2[1]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.557 ns                   ; 0.738 ns                 ;
; -1.819 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.735 ns                 ;
; -1.818 ns                               ; Penny_serialno[0]                                                                                                             ; Tx_control_3[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.557 ns                   ; 0.739 ns                 ;
; -1.817 ns                               ; spectrum_state.01                                                                                                             ; spectrum_state.10                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.737 ns                 ;
; -1.808 ns                               ; spectrum_count[11]                                                                                                            ; spectrum_count[11]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.746 ns                 ;
; -1.807 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[4] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.747 ns                 ;
; -1.805 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.749 ns                 ;
; -1.799 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.755 ns                 ;
; -1.782 ns                               ; AD_state[5]                                                                                                                   ; register[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.772 ns                 ;
; -1.712 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.812 ns                   ; 3.100 ns                 ;
; -1.662 ns                               ; Merc_serialno[5]                                                                                                              ; Tx_control_2[5]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.557 ns                   ; 0.895 ns                 ;
; -1.661 ns                               ; Merc_serialno[6]                                                                                                              ; Tx_control_2[6]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.557 ns                   ; 0.896 ns                 ;
; -1.657 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.897 ns                 ;
; -1.652 ns                               ; CCcount[6]                                                                                                                    ; CCcount[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; CCstate.10                                                                                                                    ; CCstate.10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; CCcount[2]                                                                                                                    ; CCcount[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; CCstate.00                                                                                                                    ; CCstate.00                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                    ; I2SAudioOut:I2SIQO|data[8]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                    ; I2SAudioOut:I2SIQO|data[9]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                    ; I2SAudioOut:I2SIQO|data[0]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; state_PWM.00000_OTERM7                                                                                                        ; state_PWM.00000_OTERM7                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; state_PWM.00001_OTERM9                                                                                                        ; state_PWM.00001_OTERM9                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; fifo_enable                                                                                                                   ; fifo_enable                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                     ; I2SAudioOut:I2SAO|data[0]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                     ; I2SAudioOut:I2SAO|data[4]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                     ; I2SAudioOut:I2SAO|data[1]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; ad_count[0]                                                                                                                   ; ad_count[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; TX_state[0]                                                                                                                   ; TX_state[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.652 ns                               ; ad_count[25]                                                                                                                  ; ad_count[25]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.501 ns                 ;
; -1.646 ns                               ; q[14]                                                                                                                         ; q[15]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.908 ns                 ;
; -1.641 ns                               ; q[5]                                                                                                                          ; q[6]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.913 ns                 ;
; -1.639 ns                               ; q[3]                                                                                                                          ; q[4]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.915 ns                 ;
; -1.625 ns                               ; spectrum_state.10                                                                                                             ; spectrum_state.01                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 0.929 ns                 ;
; -1.565 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.657 ns                   ; 1.092 ns                 ;
; -1.556 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.657 ns                   ; 1.101 ns                 ;
; -1.550 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.657 ns                   ; 1.107 ns                 ;
; -1.546 ns                               ; spectrum_state.10                                                                                                             ; spectrum_data[6]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.008 ns                 ;
; -1.545 ns                               ; spectrum_state.10                                                                                                             ; spectrum_data[8]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.009 ns                 ;
; -1.535 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.816 ns                   ; 3.281 ns                 ;
; -1.459 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.816 ns                   ; 3.357 ns                 ;
; -1.429 ns                               ; AK_reset~reg0                                                                                                                 ; bits[0]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.979 ns                   ; 4.550 ns                 ;
; -1.424 ns                               ; Merc_serialno[7]                                                                                                              ; Tx_control_2[7]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.557 ns                   ; 1.133 ns                 ;
; -1.423 ns                               ; Merc_serialno[4]                                                                                                              ; Tx_control_2[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.556 ns                   ; 1.133 ns                 ;
; -1.419 ns                               ; state_PWM.00000_OTERM5                                                                                                        ; state_PWM.00000_OTERM7                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.734 ns                 ;
; -1.418 ns                               ; AK_reset~reg0                                                                                                                 ; spectrum_state.10                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.015 ns                   ; 4.597 ns                 ;
; -1.417 ns                               ; CCstate.01                                                                                                                    ; CCstate.10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.736 ns                 ;
; -1.407 ns                               ; state_PWM.00000_OTERM7                                                                                                        ; state_PWM.00001_OTERM9                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.746 ns                 ;
; -1.407 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.746 ns                 ;
; -1.407 ns                               ; Tx_q[8]                                                                                                                       ; Tx_q[9]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.746 ns                 ;
; -1.406 ns                               ; Tx_q[6]                                                                                                                       ; Tx_data[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.747 ns                 ;
; -1.405 ns                               ; Tx_q[6]                                                                                                                       ; Tx_q[7]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.748 ns                 ;
; -1.403 ns                               ; Tx_q[9]                                                                                                                       ; Tx_q[10]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.750 ns                 ;
; -1.402 ns                               ; Tx_q[1]                                                                                                                       ; Tx_q[2]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.751 ns                 ;
; -1.402 ns                               ; Tx_q[9]                                                                                                                       ; Tx_data[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.751 ns                 ;
; -1.400 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[6] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[6]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.753 ns                 ;
; -1.400 ns                               ; Tx_q[5]                                                                                                                       ; Tx_q[6]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.753 ns                 ;
; -1.399 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[7]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.754 ns                 ;
; -1.396 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.158 ns                 ;
; -1.394 ns                               ; Tx_q[15]                                                                                                                      ; Tx_data[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.759 ns                 ;
; -1.392 ns                               ; CCstate.10                                                                                                                    ; CCstate.00                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.761 ns                 ;
; -1.392 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.162 ns                 ;
; -1.391 ns                               ; state_PWM.00100                                                                                                               ; state_PWM.00101                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.762 ns                 ;
; -1.390 ns                               ; Tx_q[14]                                                                                                                      ; Tx_q[15]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.763 ns                 ;
; -1.390 ns                               ; Tx_q[11]                                                                                                                      ; Tx_q[12]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.763 ns                 ;
; -1.390 ns                               ; Tx_q[11]                                                                                                                      ; Tx_data[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.763 ns                 ;
; -1.390 ns                               ; Tx_q[14]                                                                                                                      ; Tx_data[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.763 ns                 ;
; -1.387 ns                               ; state_PWM.00010                                                                                                               ; state_PWM.00011                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.766 ns                 ;
; -1.384 ns                               ; spectrum_count[2]                                                                                                             ; spectrum_count[2]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.170 ns                 ;
; -1.379 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.175 ns                 ;
; -1.378 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.176 ns                 ;
; -1.365 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; spectrum_state.00                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.979 ns                   ; 4.614 ns                 ;
; -1.363 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; bits[3]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.979 ns                   ; 4.616 ns                 ;
; -1.357 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.197 ns                 ;
; -1.355 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.199 ns                 ;
; -1.335 ns                               ; spectrum_count[3]                                                                                                             ; spectrum_count[3]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.219 ns                 ;
; -1.335 ns                               ; Merc_serialno[3]                                                                                                              ; Tx_control_2[3]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.556 ns                   ; 1.221 ns                 ;
; -1.328 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.226 ns                 ;
; -1.327 ns                               ; spectrum_count[6]                                                                                                             ; spectrum_count[6]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.227 ns                 ;
; -1.327 ns                               ; spectrum_count[8]                                                                                                             ; spectrum_count[8]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.227 ns                 ;
; -1.326 ns                               ; spectrum_count[10]                                                                                                            ; spectrum_count[10]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.228 ns                 ;
; -1.322 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.232 ns                 ;
; -1.317 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.237 ns                 ;
; -1.314 ns                               ; spectrum_state.00                                                                                                             ; bits[1]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.240 ns                 ;
; -1.314 ns                               ; spectrum_state.00                                                                                                             ; bits[0]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.240 ns                 ;
; -1.314 ns                               ; spectrum_state.00                                                                                                             ; bits[2]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.240 ns                 ;
; -1.314 ns                               ; spectrum_state.00                                                                                                             ; bits[3]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.240 ns                 ;
; -1.254 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[4]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.899 ns                 ;
; -1.252 ns                               ; state_PWM.00101                                                                                                               ; state_PWM.00000_OTERM5                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.901 ns                 ;
; -1.250 ns                               ; Tx_q[4]                                                                                                                       ; Tx_data[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.903 ns                 ;
; -1.249 ns                               ; Tx_q[13]                                                                                                                      ; Tx_q[14]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.904 ns                 ;
; -1.249 ns                               ; Tx_q[13]                                                                                                                      ; Tx_data[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.904 ns                 ;
; -1.248 ns                               ; Tx_q[12]                                                                                                                      ; Tx_q[13]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.905 ns                 ;
; -1.246 ns                               ; Tx_q[0]                                                                                                                       ; Tx_q[1]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.907 ns                 ;
; -1.245 ns                               ; q[9]                                                                                                                          ; register[9]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.309 ns                 ;
; -1.242 ns                               ; Tx_q[2]                                                                                                                       ; Tx_q[3]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 0.911 ns                 ;
; -1.233 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.812 ns                   ; 3.579 ns                 ;
; -1.233 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.812 ns                   ; 3.579 ns                 ;
; -1.233 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.812 ns                   ; 3.579 ns                 ;
; -1.228 ns                               ; q[2]                                                                                                                          ; register[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.326 ns                 ;
; -1.219 ns                               ; register[12]                                                                                                                  ; register[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.335 ns                 ;
; -1.199 ns                               ; register[3]                                                                                                                   ; register[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.355 ns                 ;
; -1.199 ns                               ; register[15]                                                                                                                  ; register[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.355 ns                 ;
; -1.199 ns                               ; register[4]                                                                                                                   ; register[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.355 ns                 ;
; -1.189 ns                               ; q[11]                                                                                                                         ; q[12]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.555 ns                   ; 1.366 ns                 ;
; -1.180 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.555 ns                   ; 1.375 ns                 ;
; -1.172 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.657 ns                   ; 1.485 ns                 ;
; -1.170 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.657 ns                   ; 1.487 ns                 ;
; -1.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.657 ns                   ; 1.500 ns                 ;
; -1.145 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.674 ns                   ; 1.529 ns                 ;
; -1.139 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.684 ns                   ; 1.545 ns                 ;
; -1.139 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.679 ns                   ; 1.540 ns                 ;
; -1.131 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.638 ns                   ; 1.507 ns                 ;
; -1.130 ns                               ; spectrum_state.10                                                                                                             ; spectrum_data[5]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.554 ns                   ; 1.424 ns                 ;
; -1.123 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.666 ns                   ; 1.543 ns                 ;
; -1.112 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[3] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.562 ns                   ; 1.450 ns                 ;
; -1.108 ns                               ; Tx_q[4]                                                                                                                       ; Tx_q[5]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.153 ns                   ; 1.045 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                           ;                                                                                                                                                         ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                          ; To                                                                                                                                                      ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -6.963 ns                               ; spectrum_data[11]                                                                                                             ; spectrum[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.701 ns                   ; 0.738 ns                 ;
; -6.939 ns                               ; spectrum_data[4]                                                                                                              ; spectrum[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.701 ns                   ; 0.762 ns                 ;
; -6.809 ns                               ; spectrum_data[2]                                                                                                              ; spectrum[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.701 ns                   ; 0.892 ns                 ;
; -6.750 ns                               ; temp_Merc_serialno[2]                                                                                                         ; Merc_serialno[2]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.702 ns                   ; 0.952 ns                 ;
; -6.639 ns                               ; temp_Penny_serialno[5]                                                                                                        ; Penny_serialno[5]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.703 ns                   ; 1.064 ns                 ;
; -6.505 ns                               ; spectrum_data[8]                                                                                                              ; spectrum[8]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.702 ns                   ; 1.197 ns                 ;
; -6.489 ns                               ; spectrum_data[15]                                                                                                             ; spectrum[15]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.682 ns                   ; 1.193 ns                 ;
; -6.324 ns                               ; temp_Penny_serialno[3]                                                                                                        ; Penny_serialno[3]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.705 ns                   ; 1.381 ns                 ;
; -6.319 ns                               ; temp_Penny_serialno[0]                                                                                                        ; Penny_serialno[0]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.704 ns                   ; 1.385 ns                 ;
; -6.314 ns                               ; temp_Merc_serialno[6]                                                                                                         ; Merc_serialno[6]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.704 ns                   ; 1.390 ns                 ;
; -6.312 ns                               ; spectrum_data[1]                                                                                                              ; spectrum[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.703 ns                   ; 1.391 ns                 ;
; -6.311 ns                               ; temp_Merc_serialno[3]                                                                                                         ; Merc_serialno[3]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.705 ns                   ; 1.394 ns                 ;
; -6.311 ns                               ; spectrum_data[7]                                                                                                              ; spectrum[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.703 ns                   ; 1.392 ns                 ;
; -6.311 ns                               ; spectrum_data[12]                                                                                                             ; spectrum[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.704 ns                   ; 1.393 ns                 ;
; -6.263 ns                               ; temp_Penny_serialno[4]                                                                                                        ; Penny_serialno[4]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.705 ns                   ; 1.442 ns                 ;
; -6.241 ns                               ; temp_Merc_serialno[0]                                                                                                         ; Merc_serialno[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.696 ns                   ; 1.455 ns                 ;
; -6.226 ns                               ; temp_Penny_serialno[7]                                                                                                        ; Penny_serialno[7]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.684 ns                   ; 1.458 ns                 ;
; -6.199 ns                               ; spectrum_data[5]                                                                                                              ; spectrum[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.686 ns                   ; 1.487 ns                 ;
; -6.185 ns                               ; temp_Penny_serialno[6]                                                                                                        ; Penny_serialno[6]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.661 ns                   ; 1.476 ns                 ;
; -6.173 ns                               ; spectrum_data[3]                                                                                                              ; spectrum[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.722 ns                   ; 1.549 ns                 ;
; -6.166 ns                               ; spectrum_data[0]                                                                                                              ; spectrum[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.702 ns                   ; 1.536 ns                 ;
; -6.158 ns                               ; temp_Penny_serialno[2]                                                                                                        ; Penny_serialno[2]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.705 ns                   ; 1.547 ns                 ;
; -6.117 ns                               ; spectrum_data[9]                                                                                                              ; spectrum[9]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.736 ns                   ; 1.619 ns                 ;
; -6.100 ns                               ; spectrum_data[10]                                                                                                             ; spectrum[10]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.736 ns                   ; 1.636 ns                 ;
; -5.881 ns                               ; temp_Merc_serialno[1]                                                                                                         ; Merc_serialno[1]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.687 ns                   ; 1.806 ns                 ;
; -5.868 ns                               ; temp_Merc_serialno[4]                                                                                                         ; Merc_serialno[4]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.682 ns                   ; 1.814 ns                 ;
; -5.832 ns                               ; temp_Merc_serialno[7]                                                                                                         ; Merc_serialno[7]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.663 ns                   ; 1.831 ns                 ;
; -5.719 ns                               ; spectrum_data[14]                                                                                                             ; spectrum[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.677 ns                   ; 1.958 ns                 ;
; -5.550 ns                               ; spectrum_data[6]                                                                                                              ; spectrum[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.707 ns                   ; 2.157 ns                 ;
; -5.466 ns                               ; temp_Penny_serialno[1]                                                                                                        ; Penny_serialno[1]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.728 ns                   ; 2.262 ns                 ;
; -3.334 ns                               ; AK_reset~reg0                                                                                                                 ; DFS1~reg0                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.712 ns                   ; 1.378 ns                 ;
; -2.335 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; spectrum_state.01                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.043 ns                   ; 3.708 ns                 ;
; -2.081 ns                               ; spectrum_count[0]                                                                                                             ; spectrum_count[0]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Penny_serialno[1]                                                                                                        ; temp_Penny_serialno[1]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Penny_serialno[0]                                                                                                        ; temp_Penny_serialno[0]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Merc_serialno[3]                                                                                                         ; temp_Merc_serialno[3]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Merc_serialno[2]                                                                                                         ; temp_Merc_serialno[2]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Merc_serialno[1]                                                                                                         ; temp_Merc_serialno[1]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Merc_serialno[0]                                                                                                         ; temp_Merc_serialno[0]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_flag                                                                                                                 ; spectrum_flag                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_state.00                                                                                                             ; spectrum_state.00                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Merc_serialno[6]                                                                                                         ; temp_Merc_serialno[6]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Merc_serialno[5]                                                                                                         ; temp_Merc_serialno[5]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Penny_serialno[3]                                                                                                        ; temp_Penny_serialno[3]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Penny_serialno[7]                                                                                                        ; temp_Penny_serialno[7]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; bits[1]                                                                                                                       ; bits[1]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; bits[0]                                                                                                                       ; bits[0]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; bits[2]                                                                                                                       ; bits[2]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; bits[3]                                                                                                                       ; bits[3]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Penny_serialno[6]                                                                                                        ; temp_Penny_serialno[6]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Merc_serialno[7]                                                                                                         ; temp_Merc_serialno[7]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Penny_serialno[2]                                                                                                        ; temp_Penny_serialno[2]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; temp_Penny_serialno[5]                                                                                                        ; temp_Penny_serialno[5]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[9]                                                                                                              ; spectrum_data[9]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[8]                                                                                                              ; spectrum_data[8]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_state.10                                                                                                             ; spectrum_state.10                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[3]                                                                                                              ; spectrum_data[3]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[2]                                                                                                              ; spectrum_data[2]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[11]                                                                                                             ; spectrum_data[11]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[1]                                                                                                              ; spectrum_data[1]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[7]                                                                                                              ; spectrum_data[7]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[6]                                                                                                              ; spectrum_data[6]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[5]                                                                                                              ; spectrum_data[5]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[4]                                                                                                              ; spectrum_data[4]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[10]                                                                                                             ; spectrum_data[10]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[0]                                                                                                              ; spectrum_data[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[13]                                                                                                             ; spectrum_data[13]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[12]                                                                                                             ; spectrum_data[12]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[15]                                                                                                             ; spectrum_data[15]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; spectrum_data[14]                                                                                                             ; spectrum_data[14]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; AD_state[2]                                                                                                                   ; AD_state[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; AD_state[0]                                                                                                                   ; AD_state[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; AD_state[4]                                                                                                                   ; AD_state[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -2.081 ns                               ; AD_state[6]                                                                                                                   ; AD_state[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.501 ns                 ;
; -1.922 ns                               ; AK_reset~reg0                                                                                                                 ; spectrum_state.01                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.043 ns                   ; 4.121 ns                 ;
; -1.870 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; bits[0]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.007 ns                   ; 4.137 ns                 ;
; -1.859 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; spectrum_state.10                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.043 ns                   ; 4.184 ns                 ;
; -1.848 ns                               ; Penny_serialno[1]                                                                                                             ; Tx_control_3[1]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.585 ns                   ; 0.737 ns                 ;
; -1.847 ns                               ; Merc_serialno[1]                                                                                                              ; Tx_control_2[1]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.585 ns                   ; 0.738 ns                 ;
; -1.847 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.735 ns                 ;
; -1.846 ns                               ; Penny_serialno[0]                                                                                                             ; Tx_control_3[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.585 ns                   ; 0.739 ns                 ;
; -1.845 ns                               ; spectrum_state.01                                                                                                             ; spectrum_state.10                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.737 ns                 ;
; -1.836 ns                               ; spectrum_count[11]                                                                                                            ; spectrum_count[11]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.746 ns                 ;
; -1.835 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[4] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.747 ns                 ;
; -1.833 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.749 ns                 ;
; -1.827 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.755 ns                 ;
; -1.810 ns                               ; AD_state[5]                                                                                                                   ; register[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.772 ns                 ;
; -1.740 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.840 ns                   ; 3.100 ns                 ;
; -1.690 ns                               ; Merc_serialno[5]                                                                                                              ; Tx_control_2[5]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.585 ns                   ; 0.895 ns                 ;
; -1.689 ns                               ; Merc_serialno[6]                                                                                                              ; Tx_control_2[6]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.585 ns                   ; 0.896 ns                 ;
; -1.685 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.897 ns                 ;
; -1.680 ns                               ; CCcount[6]                                                                                                                    ; CCcount[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; CCstate.10                                                                                                                    ; CCstate.10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; CCcount[2]                                                                                                                    ; CCcount[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; CCstate.00                                                                                                                    ; CCstate.00                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                    ; I2SAudioOut:I2SIQO|data[8]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                    ; I2SAudioOut:I2SIQO|data[9]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                    ; I2SAudioOut:I2SIQO|data[0]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; state_PWM.00000_OTERM7                                                                                                        ; state_PWM.00000_OTERM7                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; state_PWM.00001_OTERM9                                                                                                        ; state_PWM.00001_OTERM9                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; fifo_enable                                                                                                                   ; fifo_enable                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                     ; I2SAudioOut:I2SAO|data[0]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                     ; I2SAudioOut:I2SAO|data[4]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                     ; I2SAudioOut:I2SAO|data[1]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; ad_count[0]                                                                                                                   ; ad_count[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; TX_state[0]                                                                                                                   ; TX_state[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.680 ns                               ; ad_count[25]                                                                                                                  ; ad_count[25]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.501 ns                 ;
; -1.674 ns                               ; q[14]                                                                                                                         ; q[15]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.908 ns                 ;
; -1.669 ns                               ; q[5]                                                                                                                          ; q[6]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.913 ns                 ;
; -1.667 ns                               ; q[3]                                                                                                                          ; q[4]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.915 ns                 ;
; -1.653 ns                               ; spectrum_state.10                                                                                                             ; spectrum_state.01                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 0.929 ns                 ;
; -1.593 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.685 ns                   ; 1.092 ns                 ;
; -1.584 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.685 ns                   ; 1.101 ns                 ;
; -1.578 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.685 ns                   ; 1.107 ns                 ;
; -1.574 ns                               ; spectrum_state.10                                                                                                             ; spectrum_data[6]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.008 ns                 ;
; -1.573 ns                               ; spectrum_state.10                                                                                                             ; spectrum_data[8]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.009 ns                 ;
; -1.563 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.844 ns                   ; 3.281 ns                 ;
; -1.487 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.844 ns                   ; 3.357 ns                 ;
; -1.457 ns                               ; AK_reset~reg0                                                                                                                 ; bits[0]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.007 ns                   ; 4.550 ns                 ;
; -1.452 ns                               ; Merc_serialno[7]                                                                                                              ; Tx_control_2[7]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.585 ns                   ; 1.133 ns                 ;
; -1.451 ns                               ; Merc_serialno[4]                                                                                                              ; Tx_control_2[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.584 ns                   ; 1.133 ns                 ;
; -1.447 ns                               ; state_PWM.00000_OTERM5                                                                                                        ; state_PWM.00000_OTERM7                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.734 ns                 ;
; -1.446 ns                               ; AK_reset~reg0                                                                                                                 ; spectrum_state.10                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.043 ns                   ; 4.597 ns                 ;
; -1.445 ns                               ; CCstate.01                                                                                                                    ; CCstate.10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.736 ns                 ;
; -1.435 ns                               ; state_PWM.00000_OTERM7                                                                                                        ; state_PWM.00001_OTERM9                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.746 ns                 ;
; -1.435 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.746 ns                 ;
; -1.435 ns                               ; Tx_q[8]                                                                                                                       ; Tx_q[9]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.746 ns                 ;
; -1.434 ns                               ; Tx_q[6]                                                                                                                       ; Tx_data[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.747 ns                 ;
; -1.433 ns                               ; Tx_q[6]                                                                                                                       ; Tx_q[7]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.748 ns                 ;
; -1.431 ns                               ; Tx_q[9]                                                                                                                       ; Tx_q[10]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.750 ns                 ;
; -1.430 ns                               ; Tx_q[1]                                                                                                                       ; Tx_q[2]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.751 ns                 ;
; -1.430 ns                               ; Tx_q[9]                                                                                                                       ; Tx_data[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.751 ns                 ;
; -1.428 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[6] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[6]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.753 ns                 ;
; -1.428 ns                               ; Tx_q[5]                                                                                                                       ; Tx_q[6]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.753 ns                 ;
; -1.427 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[7]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.754 ns                 ;
; -1.424 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.158 ns                 ;
; -1.422 ns                               ; Tx_q[15]                                                                                                                      ; Tx_data[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.759 ns                 ;
; -1.420 ns                               ; CCstate.10                                                                                                                    ; CCstate.00                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.761 ns                 ;
; -1.420 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.162 ns                 ;
; -1.419 ns                               ; state_PWM.00100                                                                                                               ; state_PWM.00101                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.762 ns                 ;
; -1.418 ns                               ; Tx_q[14]                                                                                                                      ; Tx_q[15]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.763 ns                 ;
; -1.418 ns                               ; Tx_q[11]                                                                                                                      ; Tx_q[12]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.763 ns                 ;
; -1.418 ns                               ; Tx_q[11]                                                                                                                      ; Tx_data[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.763 ns                 ;
; -1.418 ns                               ; Tx_q[14]                                                                                                                      ; Tx_data[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.763 ns                 ;
; -1.415 ns                               ; state_PWM.00010                                                                                                               ; state_PWM.00011                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.766 ns                 ;
; -1.412 ns                               ; spectrum_count[2]                                                                                                             ; spectrum_count[2]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.170 ns                 ;
; -1.407 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.175 ns                 ;
; -1.406 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.176 ns                 ;
; -1.393 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; spectrum_state.00                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.007 ns                   ; 4.614 ns                 ;
; -1.391 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; bits[3]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.007 ns                   ; 4.616 ns                 ;
; -1.385 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.197 ns                 ;
; -1.383 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.199 ns                 ;
; -1.363 ns                               ; spectrum_count[3]                                                                                                             ; spectrum_count[3]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.219 ns                 ;
; -1.363 ns                               ; Merc_serialno[3]                                                                                                              ; Tx_control_2[3]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.584 ns                   ; 1.221 ns                 ;
; -1.356 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.226 ns                 ;
; -1.355 ns                               ; spectrum_count[6]                                                                                                             ; spectrum_count[6]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.227 ns                 ;
; -1.355 ns                               ; spectrum_count[8]                                                                                                             ; spectrum_count[8]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.227 ns                 ;
; -1.354 ns                               ; spectrum_count[10]                                                                                                            ; spectrum_count[10]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.228 ns                 ;
; -1.350 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.232 ns                 ;
; -1.345 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.237 ns                 ;
; -1.342 ns                               ; spectrum_state.00                                                                                                             ; bits[1]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.240 ns                 ;
; -1.342 ns                               ; spectrum_state.00                                                                                                             ; bits[0]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.240 ns                 ;
; -1.342 ns                               ; spectrum_state.00                                                                                                             ; bits[2]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.240 ns                 ;
; -1.342 ns                               ; spectrum_state.00                                                                                                             ; bits[3]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.240 ns                 ;
; -1.282 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[4]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.899 ns                 ;
; -1.280 ns                               ; state_PWM.00101                                                                                                               ; state_PWM.00000_OTERM5                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.901 ns                 ;
; -1.278 ns                               ; Tx_q[4]                                                                                                                       ; Tx_data[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.903 ns                 ;
; -1.277 ns                               ; Tx_q[13]                                                                                                                      ; Tx_q[14]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.904 ns                 ;
; -1.277 ns                               ; Tx_q[13]                                                                                                                      ; Tx_data[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.904 ns                 ;
; -1.276 ns                               ; Tx_q[12]                                                                                                                      ; Tx_q[13]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.905 ns                 ;
; -1.274 ns                               ; Tx_q[0]                                                                                                                       ; Tx_q[1]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.907 ns                 ;
; -1.273 ns                               ; q[9]                                                                                                                          ; register[9]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.309 ns                 ;
; -1.270 ns                               ; Tx_q[2]                                                                                                                       ; Tx_q[3]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 0.911 ns                 ;
; -1.261 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.840 ns                   ; 3.579 ns                 ;
; -1.261 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.840 ns                   ; 3.579 ns                 ;
; -1.261 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.840 ns                   ; 3.579 ns                 ;
; -1.256 ns                               ; q[2]                                                                                                                          ; register[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.326 ns                 ;
; -1.247 ns                               ; register[12]                                                                                                                  ; register[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.335 ns                 ;
; -1.227 ns                               ; register[3]                                                                                                                   ; register[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.355 ns                 ;
; -1.227 ns                               ; register[15]                                                                                                                  ; register[15]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.355 ns                 ;
; -1.227 ns                               ; register[4]                                                                                                                   ; register[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.355 ns                 ;
; -1.217 ns                               ; q[11]                                                                                                                         ; q[12]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.583 ns                   ; 1.366 ns                 ;
; -1.208 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.583 ns                   ; 1.375 ns                 ;
; -1.200 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.685 ns                   ; 1.485 ns                 ;
; -1.198 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.685 ns                   ; 1.487 ns                 ;
; -1.185 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.685 ns                   ; 1.500 ns                 ;
; -1.173 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.702 ns                   ; 1.529 ns                 ;
; -1.167 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.712 ns                   ; 1.545 ns                 ;
; -1.167 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.707 ns                   ; 1.540 ns                 ;
; -1.159 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.666 ns                   ; 1.507 ns                 ;
; -1.158 ns                               ; spectrum_state.10                                                                                                             ; spectrum_data[5]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.582 ns                   ; 1.424 ns                 ;
; -1.151 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.694 ns                   ; 1.543 ns                 ;
; -1.140 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[3] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.590 ns                   ; 1.450 ns                 ;
; -1.136 ns                               ; Tx_q[4]                                                                                                                       ; Tx_q[5]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.181 ns                   ; 1.045 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                           ;                                                                                                                                                         ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                          ; To                                                                                                                                                      ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -7.636 ns                               ; spectrum_data[11]                                                                                                             ; spectrum[11]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.374 ns                   ; 0.738 ns                 ;
; -7.612 ns                               ; spectrum_data[4]                                                                                                              ; spectrum[4]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.374 ns                   ; 0.762 ns                 ;
; -7.482 ns                               ; spectrum_data[2]                                                                                                              ; spectrum[2]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.374 ns                   ; 0.892 ns                 ;
; -7.423 ns                               ; temp_Merc_serialno[2]                                                                                                         ; Merc_serialno[2]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.375 ns                   ; 0.952 ns                 ;
; -7.312 ns                               ; temp_Penny_serialno[5]                                                                                                        ; Penny_serialno[5]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.376 ns                   ; 1.064 ns                 ;
; -7.178 ns                               ; spectrum_data[8]                                                                                                              ; spectrum[8]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.375 ns                   ; 1.197 ns                 ;
; -7.162 ns                               ; spectrum_data[15]                                                                                                             ; spectrum[15]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.355 ns                   ; 1.193 ns                 ;
; -6.997 ns                               ; temp_Penny_serialno[3]                                                                                                        ; Penny_serialno[3]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.378 ns                   ; 1.381 ns                 ;
; -6.992 ns                               ; temp_Penny_serialno[0]                                                                                                        ; Penny_serialno[0]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.377 ns                   ; 1.385 ns                 ;
; -6.987 ns                               ; temp_Merc_serialno[6]                                                                                                         ; Merc_serialno[6]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.377 ns                   ; 1.390 ns                 ;
; -6.985 ns                               ; spectrum_data[1]                                                                                                              ; spectrum[1]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.376 ns                   ; 1.391 ns                 ;
; -6.984 ns                               ; temp_Merc_serialno[3]                                                                                                         ; Merc_serialno[3]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.378 ns                   ; 1.394 ns                 ;
; -6.984 ns                               ; spectrum_data[7]                                                                                                              ; spectrum[7]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.376 ns                   ; 1.392 ns                 ;
; -6.984 ns                               ; spectrum_data[12]                                                                                                             ; spectrum[12]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.377 ns                   ; 1.393 ns                 ;
; -6.936 ns                               ; temp_Penny_serialno[4]                                                                                                        ; Penny_serialno[4]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.378 ns                   ; 1.442 ns                 ;
; -6.914 ns                               ; temp_Merc_serialno[0]                                                                                                         ; Merc_serialno[0]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.369 ns                   ; 1.455 ns                 ;
; -6.899 ns                               ; temp_Penny_serialno[7]                                                                                                        ; Penny_serialno[7]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.357 ns                   ; 1.458 ns                 ;
; -6.872 ns                               ; spectrum_data[5]                                                                                                              ; spectrum[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.359 ns                   ; 1.487 ns                 ;
; -6.858 ns                               ; temp_Penny_serialno[6]                                                                                                        ; Penny_serialno[6]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.334 ns                   ; 1.476 ns                 ;
; -6.846 ns                               ; spectrum_data[3]                                                                                                              ; spectrum[3]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.395 ns                   ; 1.549 ns                 ;
; -6.839 ns                               ; spectrum_data[0]                                                                                                              ; spectrum[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.375 ns                   ; 1.536 ns                 ;
; -6.831 ns                               ; temp_Penny_serialno[2]                                                                                                        ; Penny_serialno[2]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.378 ns                   ; 1.547 ns                 ;
; -6.790 ns                               ; spectrum_data[9]                                                                                                              ; spectrum[9]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.409 ns                   ; 1.619 ns                 ;
; -6.773 ns                               ; spectrum_data[10]                                                                                                             ; spectrum[10]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.409 ns                   ; 1.636 ns                 ;
; -6.554 ns                               ; temp_Merc_serialno[1]                                                                                                         ; Merc_serialno[1]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.360 ns                   ; 1.806 ns                 ;
; -6.541 ns                               ; temp_Merc_serialno[4]                                                                                                         ; Merc_serialno[4]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.355 ns                   ; 1.814 ns                 ;
; -6.505 ns                               ; temp_Merc_serialno[7]                                                                                                         ; Merc_serialno[7]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.336 ns                   ; 1.831 ns                 ;
; -6.392 ns                               ; spectrum_data[14]                                                                                                             ; spectrum[14]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.350 ns                   ; 1.958 ns                 ;
; -6.223 ns                               ; spectrum_data[6]                                                                                                              ; spectrum[6]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.380 ns                   ; 2.157 ns                 ;
; -6.139 ns                               ; temp_Penny_serialno[1]                                                                                                        ; Penny_serialno[1]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.401 ns                   ; 2.262 ns                 ;
; -4.007 ns                               ; AK_reset~reg0                                                                                                                 ; DFS1~reg0                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.385 ns                   ; 1.378 ns                 ;
; -3.008 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; spectrum_state.01                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.716 ns                   ; 3.708 ns                 ;
; -2.754 ns                               ; spectrum_count[0]                                                                                                             ; spectrum_count[0]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Penny_serialno[1]                                                                                                        ; temp_Penny_serialno[1]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Penny_serialno[0]                                                                                                        ; temp_Penny_serialno[0]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Merc_serialno[3]                                                                                                         ; temp_Merc_serialno[3]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Merc_serialno[2]                                                                                                         ; temp_Merc_serialno[2]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Merc_serialno[1]                                                                                                         ; temp_Merc_serialno[1]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Merc_serialno[0]                                                                                                         ; temp_Merc_serialno[0]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_flag                                                                                                                 ; spectrum_flag                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_state.00                                                                                                             ; spectrum_state.00                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Merc_serialno[6]                                                                                                         ; temp_Merc_serialno[6]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Merc_serialno[5]                                                                                                         ; temp_Merc_serialno[5]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Penny_serialno[3]                                                                                                        ; temp_Penny_serialno[3]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Penny_serialno[7]                                                                                                        ; temp_Penny_serialno[7]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; bits[1]                                                                                                                       ; bits[1]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; bits[0]                                                                                                                       ; bits[0]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; bits[2]                                                                                                                       ; bits[2]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; bits[3]                                                                                                                       ; bits[3]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Penny_serialno[6]                                                                                                        ; temp_Penny_serialno[6]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Merc_serialno[7]                                                                                                         ; temp_Merc_serialno[7]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Penny_serialno[2]                                                                                                        ; temp_Penny_serialno[2]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; temp_Penny_serialno[5]                                                                                                        ; temp_Penny_serialno[5]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[9]                                                                                                              ; spectrum_data[9]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[8]                                                                                                              ; spectrum_data[8]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_state.10                                                                                                             ; spectrum_state.10                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[3]                                                                                                              ; spectrum_data[3]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[2]                                                                                                              ; spectrum_data[2]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[11]                                                                                                             ; spectrum_data[11]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[1]                                                                                                              ; spectrum_data[1]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[7]                                                                                                              ; spectrum_data[7]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[6]                                                                                                              ; spectrum_data[6]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[5]                                                                                                              ; spectrum_data[5]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[4]                                                                                                              ; spectrum_data[4]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[10]                                                                                                             ; spectrum_data[10]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[0]                                                                                                              ; spectrum_data[0]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[13]                                                                                                             ; spectrum_data[13]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[12]                                                                                                             ; spectrum_data[12]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[15]                                                                                                             ; spectrum_data[15]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; spectrum_data[14]                                                                                                             ; spectrum_data[14]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; AD_state[2]                                                                                                                   ; AD_state[2]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; AD_state[0]                                                                                                                   ; AD_state[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; AD_state[4]                                                                                                                   ; AD_state[4]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.754 ns                               ; AD_state[6]                                                                                                                   ; AD_state[6]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.501 ns                 ;
; -2.595 ns                               ; AK_reset~reg0                                                                                                                 ; spectrum_state.01                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.716 ns                   ; 4.121 ns                 ;
; -2.543 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; bits[0]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.680 ns                   ; 4.137 ns                 ;
; -2.532 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; spectrum_state.10                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.716 ns                   ; 4.184 ns                 ;
; -2.521 ns                               ; Penny_serialno[1]                                                                                                             ; Tx_control_3[1]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.258 ns                   ; 0.737 ns                 ;
; -2.520 ns                               ; Merc_serialno[1]                                                                                                              ; Tx_control_2[1]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.258 ns                   ; 0.738 ns                 ;
; -2.520 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.735 ns                 ;
; -2.519 ns                               ; Penny_serialno[0]                                                                                                             ; Tx_control_3[0]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.258 ns                   ; 0.739 ns                 ;
; -2.518 ns                               ; spectrum_state.01                                                                                                             ; spectrum_state.10                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.737 ns                 ;
; -2.509 ns                               ; spectrum_count[11]                                                                                                            ; spectrum_count[11]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.746 ns                 ;
; -2.508 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[4] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.747 ns                 ;
; -2.506 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.749 ns                 ;
; -2.500 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.755 ns                 ;
; -2.483 ns                               ; AD_state[5]                                                                                                                   ; register[11]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.772 ns                 ;
; -2.413 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.513 ns                   ; 3.100 ns                 ;
; -2.363 ns                               ; Merc_serialno[5]                                                                                                              ; Tx_control_2[5]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.258 ns                   ; 0.895 ns                 ;
; -2.362 ns                               ; Merc_serialno[6]                                                                                                              ; Tx_control_2[6]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.258 ns                   ; 0.896 ns                 ;
; -2.358 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.897 ns                 ;
; -2.353 ns                               ; CCcount[6]                                                                                                                    ; CCcount[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; CCstate.10                                                                                                                    ; CCstate.10                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; CCcount[2]                                                                                                                    ; CCcount[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; CCstate.00                                                                                                                    ; CCstate.00                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                    ; I2SAudioOut:I2SIQO|data[8]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                    ; I2SAudioOut:I2SIQO|data[9]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                    ; I2SAudioOut:I2SIQO|data[0]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; state_PWM.00000_OTERM7                                                                                                        ; state_PWM.00000_OTERM7                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; state_PWM.00001_OTERM9                                                                                                        ; state_PWM.00001_OTERM9                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; fifo_enable                                                                                                                   ; fifo_enable                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                     ; I2SAudioOut:I2SAO|data[0]                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                     ; I2SAudioOut:I2SAO|data[4]                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                     ; I2SAudioOut:I2SAO|data[1]                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; ad_count[0]                                                                                                                   ; ad_count[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; TX_state[0]                                                                                                                   ; TX_state[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.353 ns                               ; ad_count[25]                                                                                                                  ; ad_count[25]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.501 ns                 ;
; -2.347 ns                               ; q[14]                                                                                                                         ; q[15]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.908 ns                 ;
; -2.342 ns                               ; q[5]                                                                                                                          ; q[6]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.913 ns                 ;
; -2.340 ns                               ; q[3]                                                                                                                          ; q[4]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.915 ns                 ;
; -2.326 ns                               ; spectrum_state.10                                                                                                             ; spectrum_state.01                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 0.929 ns                 ;
; -2.266 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.358 ns                   ; 1.092 ns                 ;
; -2.257 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.358 ns                   ; 1.101 ns                 ;
; -2.251 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.358 ns                   ; 1.107 ns                 ;
; -2.247 ns                               ; spectrum_state.10                                                                                                             ; spectrum_data[6]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.008 ns                 ;
; -2.246 ns                               ; spectrum_state.10                                                                                                             ; spectrum_data[8]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.009 ns                 ;
; -2.236 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.517 ns                   ; 3.281 ns                 ;
; -2.160 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.517 ns                   ; 3.357 ns                 ;
; -2.130 ns                               ; AK_reset~reg0                                                                                                                 ; bits[0]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.680 ns                   ; 4.550 ns                 ;
; -2.125 ns                               ; Merc_serialno[7]                                                                                                              ; Tx_control_2[7]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.258 ns                   ; 1.133 ns                 ;
; -2.124 ns                               ; Merc_serialno[4]                                                                                                              ; Tx_control_2[4]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.257 ns                   ; 1.133 ns                 ;
; -2.120 ns                               ; state_PWM.00000_OTERM5                                                                                                        ; state_PWM.00000_OTERM7                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.734 ns                 ;
; -2.119 ns                               ; AK_reset~reg0                                                                                                                 ; spectrum_state.10                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.716 ns                   ; 4.597 ns                 ;
; -2.118 ns                               ; CCstate.01                                                                                                                    ; CCstate.10                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.736 ns                 ;
; -2.108 ns                               ; state_PWM.00000_OTERM7                                                                                                        ; state_PWM.00001_OTERM9                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.746 ns                 ;
; -2.108 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.746 ns                 ;
; -2.108 ns                               ; Tx_q[8]                                                                                                                       ; Tx_q[9]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.746 ns                 ;
; -2.107 ns                               ; Tx_q[6]                                                                                                                       ; Tx_data[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.747 ns                 ;
; -2.106 ns                               ; Tx_q[6]                                                                                                                       ; Tx_q[7]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.748 ns                 ;
; -2.104 ns                               ; Tx_q[9]                                                                                                                       ; Tx_q[10]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.750 ns                 ;
; -2.103 ns                               ; Tx_q[1]                                                                                                                       ; Tx_q[2]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.751 ns                 ;
; -2.103 ns                               ; Tx_q[9]                                                                                                                       ; Tx_data[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.751 ns                 ;
; -2.101 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[6] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[6]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.753 ns                 ;
; -2.101 ns                               ; Tx_q[5]                                                                                                                       ; Tx_q[6]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.753 ns                 ;
; -2.100 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[7]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.754 ns                 ;
; -2.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.158 ns                 ;
; -2.095 ns                               ; Tx_q[15]                                                                                                                      ; Tx_data[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.759 ns                 ;
; -2.093 ns                               ; CCstate.10                                                                                                                    ; CCstate.00                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.761 ns                 ;
; -2.093 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.162 ns                 ;
; -2.092 ns                               ; state_PWM.00100                                                                                                               ; state_PWM.00101                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.762 ns                 ;
; -2.091 ns                               ; Tx_q[14]                                                                                                                      ; Tx_q[15]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.763 ns                 ;
; -2.091 ns                               ; Tx_q[11]                                                                                                                      ; Tx_q[12]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.763 ns                 ;
; -2.091 ns                               ; Tx_q[11]                                                                                                                      ; Tx_data[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.763 ns                 ;
; -2.091 ns                               ; Tx_q[14]                                                                                                                      ; Tx_data[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.763 ns                 ;
; -2.088 ns                               ; state_PWM.00010                                                                                                               ; state_PWM.00011                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.766 ns                 ;
; -2.085 ns                               ; spectrum_count[2]                                                                                                             ; spectrum_count[2]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.170 ns                 ;
; -2.080 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.175 ns                 ;
; -2.079 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.176 ns                 ;
; -2.066 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; spectrum_state.00                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.680 ns                   ; 4.614 ns                 ;
; -2.064 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; bits[3]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.680 ns                   ; 4.616 ns                 ;
; -2.058 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.197 ns                 ;
; -2.056 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.199 ns                 ;
; -2.036 ns                               ; spectrum_count[3]                                                                                                             ; spectrum_count[3]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.219 ns                 ;
; -2.036 ns                               ; Merc_serialno[3]                                                                                                              ; Tx_control_2[3]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.257 ns                   ; 1.221 ns                 ;
; -2.029 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.226 ns                 ;
; -2.028 ns                               ; spectrum_count[6]                                                                                                             ; spectrum_count[6]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.227 ns                 ;
; -2.028 ns                               ; spectrum_count[8]                                                                                                             ; spectrum_count[8]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.227 ns                 ;
; -2.027 ns                               ; spectrum_count[10]                                                                                                            ; spectrum_count[10]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.228 ns                 ;
; -2.023 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.232 ns                 ;
; -2.018 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.237 ns                 ;
; -2.015 ns                               ; spectrum_state.00                                                                                                             ; bits[1]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.240 ns                 ;
; -2.015 ns                               ; spectrum_state.00                                                                                                             ; bits[0]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.240 ns                 ;
; -2.015 ns                               ; spectrum_state.00                                                                                                             ; bits[2]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.240 ns                 ;
; -2.015 ns                               ; spectrum_state.00                                                                                                             ; bits[3]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.240 ns                 ;
; -1.955 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe10a[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe9|dffe11a[4]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.899 ns                 ;
; -1.953 ns                               ; state_PWM.00101                                                                                                               ; state_PWM.00000_OTERM5                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.901 ns                 ;
; -1.951 ns                               ; Tx_q[4]                                                                                                                       ; Tx_data[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.903 ns                 ;
; -1.950 ns                               ; Tx_q[13]                                                                                                                      ; Tx_q[14]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.904 ns                 ;
; -1.950 ns                               ; Tx_q[13]                                                                                                                      ; Tx_data[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.904 ns                 ;
; -1.949 ns                               ; Tx_q[12]                                                                                                                      ; Tx_q[13]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.905 ns                 ;
; -1.947 ns                               ; Tx_q[0]                                                                                                                       ; Tx_q[1]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.907 ns                 ;
; -1.946 ns                               ; q[9]                                                                                                                          ; register[9]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.309 ns                 ;
; -1.943 ns                               ; Tx_q[2]                                                                                                                       ; Tx_q[3]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 0.911 ns                 ;
; -1.934 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.513 ns                   ; 3.579 ns                 ;
; -1.934 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.513 ns                   ; 3.579 ns                 ;
; -1.934 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                             ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.513 ns                   ; 3.579 ns                 ;
; -1.929 ns                               ; q[2]                                                                                                                          ; register[2]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.326 ns                 ;
; -1.920 ns                               ; register[12]                                                                                                                  ; register[12]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.335 ns                 ;
; -1.900 ns                               ; register[3]                                                                                                                   ; register[3]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.355 ns                 ;
; -1.900 ns                               ; register[15]                                                                                                                  ; register[15]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.355 ns                 ;
; -1.900 ns                               ; register[4]                                                                                                                   ; register[4]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.355 ns                 ;
; -1.890 ns                               ; q[11]                                                                                                                         ; q[12]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.256 ns                   ; 1.366 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_brp|dffe8a[0]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.256 ns                   ; 1.375 ns                 ;
; -1.873 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.358 ns                   ; 1.485 ns                 ;
; -1.871 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.358 ns                   ; 1.487 ns                 ;
; -1.858 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.358 ns                   ; 1.500 ns                 ;
; -1.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.375 ns                   ; 1.529 ns                 ;
; -1.840 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 1.545 ns                 ;
; -1.840 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.380 ns                   ; 1.540 ns                 ;
; -1.832 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.339 ns                   ; 1.507 ns                 ;
; -1.831 ns                               ; spectrum_state.10                                                                                                             ; spectrum_data[5]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.255 ns                   ; 1.424 ns                 ;
; -1.824 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.367 ns                   ; 1.543 ns                 ;
; -1.813 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[3] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.263 ns                   ; 1.450 ns                 ;
; -1.809 ns                               ; Tx_q[4]                                                                                                                       ; Tx_q[5]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.854 ns                   ; 1.045 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                           ;                                                                                                                                                         ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.749 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.908 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.910 ns                 ;
; 1.047 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.049 ns                 ;
; 1.172 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.186 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.192 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.199 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.199 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.581 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.344 ns                  ; 1.237 ns                 ;
; 1.665 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.667 ns                 ;
; 1.671 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.673 ns                 ;
; 1.705 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.706 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.753 ns                 ;
; 1.757 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.759 ns                 ;
; 1.757 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.759 ns                 ;
; 1.761 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.763 ns                 ;
; 1.843 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.845 ns                 ;
; 1.843 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.845 ns                 ;
; 1.847 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.849 ns                 ;
; 1.861 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.863 ns                 ;
; 1.862 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.864 ns                 ;
; 1.877 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.896 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.898 ns                 ;
; 1.929 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.931 ns                 ;
; 1.940 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.942 ns                 ;
; 1.963 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.982 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.984 ns                 ;
; 2.019 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.021 ns                 ;
; 2.049 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.051 ns                 ;
; 2.102 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.450 ns                 ;
; 2.102 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.450 ns                 ;
; 2.102 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.450 ns                 ;
; 2.102 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.450 ns                 ;
; 2.102 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.450 ns                 ;
; 2.102 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.450 ns                 ;
; 2.102 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.450 ns                 ;
; 2.105 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.107 ns                 ;
; 2.154 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.156 ns                 ;
; 2.191 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.193 ns                 ;
; 2.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.242 ns                 ;
; 2.326 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.328 ns                 ;
; 2.394 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.396 ns                 ;
; 2.395 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.397 ns                 ;
; 2.448 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.450 ns                 ;
; 2.449 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.451 ns                 ;
; 2.456 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 2.799 ns                 ;
; 2.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.935 ns                 ;
; 2.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.935 ns                 ;
; 2.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.935 ns                 ;
; 2.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.935 ns                 ;
; 2.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.935 ns                 ;
; 2.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.935 ns                 ;
; 2.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.935 ns                 ;
; 2.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 2.943 ns                 ;
; 2.739 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.082 ns                 ;
; 2.739 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.082 ns                 ;
; 2.739 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.082 ns                 ;
; 2.739 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.082 ns                 ;
; 2.739 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.082 ns                 ;
; 2.739 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.082 ns                 ;
; 2.739 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.082 ns                 ;
; 2.739 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.082 ns                 ;
; 2.885 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.228 ns                 ;
; 2.885 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.228 ns                 ;
; 2.885 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.228 ns                 ;
; 2.885 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.228 ns                 ;
; 2.885 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.228 ns                 ;
; 2.885 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.228 ns                 ;
; 2.885 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.228 ns                 ;
; 2.885 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.228 ns                 ;
; 2.890 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.233 ns                 ;
; 2.895 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.238 ns                 ;
; 2.898 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.241 ns                 ;
; 2.899 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.242 ns                 ;
; 2.900 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.243 ns                 ;
; 2.902 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.245 ns                 ;
; 2.903 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.246 ns                 ;
; 2.925 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.927 ns                 ;
; 2.926 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.928 ns                 ;
; 2.930 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.273 ns                 ;
; 2.934 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.277 ns                 ;
; 3.034 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.377 ns                 ;
; 3.039 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.382 ns                 ;
; 3.042 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.385 ns                 ;
; 3.043 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.386 ns                 ;
; 3.044 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.387 ns                 ;
; 3.046 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.389 ns                 ;
; 3.047 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.390 ns                 ;
; 3.048 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.396 ns                 ;
; 3.048 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.396 ns                 ;
; 3.048 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.396 ns                 ;
; 3.048 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.396 ns                 ;
; 3.048 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.396 ns                 ;
; 3.048 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.396 ns                 ;
; 3.048 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.396 ns                 ;
; 3.089 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.432 ns                 ;
; 3.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.459 ns                 ;
; 3.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.459 ns                 ;
; 3.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.459 ns                 ;
; 3.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.459 ns                 ;
; 3.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.459 ns                 ;
; 3.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.459 ns                 ;
; 3.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.459 ns                 ;
; 3.255 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.257 ns                 ;
; 3.256 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.258 ns                 ;
; 3.259 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.261 ns                 ;
; 3.364 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.707 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.711 ns                 ;
; 3.369 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.712 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.715 ns                 ;
; 3.373 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.716 ns                 ;
; 3.373 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.716 ns                 ;
; 3.374 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.717 ns                 ;
; 3.376 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.719 ns                 ;
; 3.376 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.719 ns                 ;
; 3.377 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.720 ns                 ;
; 3.377 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.720 ns                 ;
; 3.378 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.721 ns                 ;
; 3.380 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.723 ns                 ;
; 3.381 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.724 ns                 ;
; 3.414 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.416 ns                 ;
; 3.415 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.417 ns                 ;
; 3.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.774 ns                 ;
; 3.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.774 ns                 ;
; 3.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.774 ns                 ;
; 3.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.774 ns                 ;
; 3.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.774 ns                 ;
; 3.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.774 ns                 ;
; 3.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.774 ns                 ;
; 3.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.774 ns                 ;
; 3.441 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.789 ns                 ;
; 3.441 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.789 ns                 ;
; 3.441 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.789 ns                 ;
; 3.441 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.789 ns                 ;
; 3.441 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.789 ns                 ;
; 3.441 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.789 ns                 ;
; 3.441 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.789 ns                 ;
; 3.445 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.793 ns                 ;
; 3.445 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.793 ns                 ;
; 3.445 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.793 ns                 ;
; 3.445 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.793 ns                 ;
; 3.445 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.793 ns                 ;
; 3.445 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.793 ns                 ;
; 3.445 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.793 ns                 ;
; 3.478 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.821 ns                 ;
; 3.478 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.821 ns                 ;
; 3.478 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.821 ns                 ;
; 3.478 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.821 ns                 ;
; 3.478 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.821 ns                 ;
; 3.478 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.821 ns                 ;
; 3.478 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.821 ns                 ;
; 3.478 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.821 ns                 ;
; 3.523 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.866 ns                 ;
; 3.528 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.871 ns                 ;
; 3.531 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.874 ns                 ;
; 3.532 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.875 ns                 ;
; 3.533 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.876 ns                 ;
; 3.535 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.878 ns                 ;
; 3.536 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.879 ns                 ;
; 3.594 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.942 ns                 ;
; 3.594 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.942 ns                 ;
; 3.594 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.942 ns                 ;
; 3.594 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.942 ns                 ;
; 3.594 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.942 ns                 ;
; 3.594 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.942 ns                 ;
; 3.594 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.942 ns                 ;
; 3.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.948 ns                 ;
; 3.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.948 ns                 ;
; 3.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.948 ns                 ;
; 3.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.948 ns                 ;
; 3.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.948 ns                 ;
; 3.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.948 ns                 ;
; 3.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.948 ns                 ;
; 3.641 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.989 ns                 ;
; 3.641 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 3.989 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.208 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 2.155 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.157 ns                 ;
; 2.155 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.157 ns                 ;
; 2.155 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.157 ns                 ;
; 2.155 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.157 ns                 ;
; 2.155 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.157 ns                 ;
; 2.372 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.373 ns                 ;
; 2.372 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.373 ns                 ;
; 2.372 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.373 ns                 ;
; 2.372 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.373 ns                 ;
; 2.372 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.373 ns                 ;
; 2.372 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.373 ns                 ;
; 2.372 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.373 ns                 ;
; 2.372 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.373 ns                 ;
; 2.467 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.468 ns                 ;
; 2.467 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.468 ns                 ;
; 2.467 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.468 ns                 ;
; 2.769 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.771 ns                 ;
; 2.769 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.771 ns                 ;
; 2.769 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.771 ns                 ;
; 2.769 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.771 ns                 ;
; 2.769 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.771 ns                 ;
; 2.986 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.987 ns                 ;
; 2.986 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.987 ns                 ;
; 2.986 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.987 ns                 ;
; 2.986 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.987 ns                 ;
; 2.986 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.987 ns                 ;
; 2.986 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.987 ns                 ;
; 2.986 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.987 ns                 ;
; 2.986 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.987 ns                 ;
; 3.081 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.082 ns                 ;
; 3.081 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.082 ns                 ;
; 3.081 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.082 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------------------------------+------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From        ; To                                                      ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------------------------------+------------+
; N/A                                     ; None                                                ; 10.071 ns  ; GPIO[21]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 9.887 ns   ; GPIO[19]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 9.065 ns   ; FLAGC       ; SLWR~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 8.796 ns   ; GPIO[16]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.717 ns   ; GPIO[23]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.622 ns   ; GPIO[17]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.533 ns   ; GPIO[22]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.158 ns   ; GPIO[18]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.986 ns   ; GPIO[20]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.891 ns   ; FLAGC       ; Tx_read_clock                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 7.468 ns   ; FLAGA       ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.076 ns   ; FLAGA       ; SLOE~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 6.141 ns   ; FLAGC       ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 5.669 ns   ; FLAGA       ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 5.415 ns   ; SPI_CS      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 5.379 ns   ; FX2_FD[10]  ; Rx_register[2]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.369 ns   ; FX2_FD[15]  ; Rx_register[7]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.330 ns   ; FLAGC       ; SLEN                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 5.328 ns   ; FLAGC       ; state_FX[1]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 5.315 ns   ; FX2_FD[9]   ; Rx_register[1]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.235 ns   ; FX2_FD[13]  ; Rx_register[5]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.169 ns   ; FX2_FD[11]  ; Rx_register[3]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.142 ns   ; FX2_FD[14]  ; Rx_register[6]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.120 ns   ; GPIO[21]    ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.108 ns   ; FX2_FD[12]  ; Rx_register[4]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.101 ns   ; FX2_FD[2]   ; Rx_register[10]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.973 ns   ; FX2_FD[0]   ; Rx_register[8]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.947 ns   ; FX2_FD[1]   ; Rx_register[9]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.946 ns   ; FX2_FD[6]   ; Rx_register[14]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.945 ns   ; FX2_FD[5]   ; Rx_register[13]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.942 ns   ; FX2_FD[4]   ; Rx_register[12]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.934 ns   ; FX2_FD[3]   ; Rx_register[11]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.882 ns   ; FX2_FD[8]   ; Rx_register[0]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.831 ns   ; GPIO[22]    ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.605 ns   ; FX2_FD[7]   ; Rx_register[15]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.366 ns   ; SPI_SI      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 4.123 ns   ; PTT_in      ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 3.755 ns   ; SPI_SI      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 3.216 ns   ; serno       ; temp_Penny_serialno[6]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.215 ns   ; serno       ; temp_Merc_serialno[6]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.164 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.164 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.164 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.164 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.164 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.164 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.164 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.164 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.164 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.164 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.136 ns   ; serno       ; temp_Penny_serialno[2]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.134 ns   ; serno       ; temp_Merc_serialno[2]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.827 ns   ; serno       ; temp_Penny_serialno[6]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.826 ns   ; serno       ; temp_Merc_serialno[6]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.760 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.760 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.760 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.760 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.760 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.760 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.760 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.760 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.760 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.760 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.747 ns   ; serno       ; temp_Penny_serialno[2]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.745 ns   ; serno       ; temp_Merc_serialno[2]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.600 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.600 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.600 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.600 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.600 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.600 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.600 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.600 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.600 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.600 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.360 ns   ; CDOUT       ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.263 ns   ; serno       ; temp_Penny_serialno[6]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.262 ns   ; serno       ; temp_Merc_serialno[6]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.211 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.211 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.211 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.211 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.211 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.211 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.211 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.211 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.211 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.211 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.196 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.196 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.196 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.196 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.196 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.196 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.196 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.196 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.196 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.196 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.193 ns   ; DOUT        ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.183 ns   ; serno       ; temp_Penny_serialno[2]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.181 ns   ; serno       ; temp_Merc_serialno[2]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.971 ns   ; CDOUT       ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.959 ns   ; MDOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.807 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.807 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.807 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.807 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.807 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.807 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.807 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.807 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.807 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.807 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.804 ns   ; DOUT        ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.671 ns   ; spectrum_in ; spectrum_data[10]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.669 ns   ; spectrum_in ; spectrum_data[3]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.642 ns   ; MCLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 1.633 ns   ; spectrum_in ; spectrum_data[15]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.630 ns   ; spectrum_in ; spectrum_data[2]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.570 ns   ; MDOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.407 ns   ; CDOUT       ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.369 ns   ; CDOUT_P     ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.282 ns   ; spectrum_in ; spectrum_data[10]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.280 ns   ; spectrum_in ; spectrum_data[3]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.244 ns   ; spectrum_in ; spectrum_data[15]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.241 ns   ; spectrum_in ; spectrum_data[2]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.240 ns   ; DOUT        ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.187 ns   ; serno       ; temp_Penny_serialno[4]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.078 ns   ; PCLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 1.006 ns   ; MDOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.980 ns   ; CDOUT_P     ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.888 ns   ; serno       ; temp_Merc_serialno[4]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.878 ns   ; spectrum_in ; spectrum_data[5]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.877 ns   ; spectrum_in ; spectrum_data[0]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.875 ns   ; spectrum_in ; spectrum_data[6]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.874 ns   ; spectrum_in ; spectrum_data[8]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.823 ns   ; spectrum_in ; spectrum_data[12]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.821 ns   ; spectrum_in ; spectrum_data[14]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.821 ns   ; spectrum_in ; spectrum_data[11]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.820 ns   ; spectrum_in ; spectrum_data[13]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.798 ns   ; serno       ; temp_Penny_serialno[4]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.718 ns   ; spectrum_in ; spectrum_data[10]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.716 ns   ; spectrum_in ; spectrum_data[3]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.689 ns   ; CLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 0.680 ns   ; spectrum_in ; spectrum_data[15]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.677 ns   ; spectrum_in ; spectrum_data[2]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.499 ns   ; serno       ; temp_Merc_serialno[4]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.489 ns   ; spectrum_in ; spectrum_data[5]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.488 ns   ; spectrum_in ; spectrum_data[0]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.486 ns   ; spectrum_in ; spectrum_data[6]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.485 ns   ; spectrum_in ; spectrum_data[8]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.434 ns   ; spectrum_in ; spectrum_data[12]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.432 ns   ; spectrum_in ; spectrum_data[14]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.432 ns   ; spectrum_in ; spectrum_data[11]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.431 ns   ; spectrum_in ; spectrum_data[13]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.422 ns   ; spectrum_in ; spectrum_data[7]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.422 ns   ; spectrum_in ; spectrum_data[1]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.421 ns   ; spectrum_in ; spectrum_data[4]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.419 ns   ; spectrum_in ; spectrum_data[9]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.416 ns   ; CDOUT_P     ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.390 ns   ; serno       ; temp_Penny_serialno[7]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.388 ns   ; serno       ; temp_Penny_serialno[5]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.388 ns   ; serno       ; temp_Penny_serialno[3]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.318 ns   ; serno       ; temp_Merc_serialno[0]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.316 ns   ; serno       ; temp_Penny_serialno[0]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.308 ns   ; serno       ; temp_Merc_serialno[7]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.234 ns   ; serno       ; temp_Penny_serialno[4]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.033 ns   ; spectrum_in ; spectrum_data[7]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.033 ns   ; spectrum_in ; spectrum_data[1]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.032 ns   ; spectrum_in ; spectrum_data[4]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.030 ns   ; spectrum_in ; spectrum_data[9]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.001 ns   ; serno       ; temp_Penny_serialno[7]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.001 ns  ; serno       ; temp_Penny_serialno[5]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.001 ns  ; serno       ; temp_Penny_serialno[3]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.030 ns  ; serno       ; temp_Merc_serialno[3]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.031 ns  ; serno       ; temp_Merc_serialno[1]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.032 ns  ; serno       ; temp_Penny_serialno[1]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.065 ns  ; serno       ; temp_Merc_serialno[4]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.071 ns  ; serno       ; temp_Merc_serialno[0]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.073 ns  ; serno       ; temp_Penny_serialno[0]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.075 ns  ; spectrum_in ; spectrum_data[5]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.076 ns  ; spectrum_in ; spectrum_data[0]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.078 ns  ; spectrum_in ; spectrum_data[6]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.079 ns  ; spectrum_in ; spectrum_data[8]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.081 ns  ; serno       ; temp_Merc_serialno[7]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.130 ns  ; spectrum_in ; spectrum_data[12]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.132 ns  ; spectrum_in ; spectrum_data[14]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.132 ns  ; spectrum_in ; spectrum_data[11]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.133 ns  ; spectrum_in ; spectrum_data[13]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.199 ns  ; serno       ; temp_Penny_serialno[6]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; -0.200 ns  ; serno       ; temp_Merc_serialno[6]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; -0.279 ns  ; serno       ; temp_Penny_serialno[2]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; -0.281 ns  ; serno       ; temp_Merc_serialno[2]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; -0.419 ns  ; serno       ; temp_Merc_serialno[3]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.420 ns  ; serno       ; temp_Merc_serialno[1]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.421 ns  ; serno       ; temp_Penny_serialno[1]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.531 ns  ; spectrum_in ; spectrum_data[7]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.531 ns  ; spectrum_in ; spectrum_data[1]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.532 ns  ; spectrum_in ; spectrum_data[4]                                        ; MCLK_12MHZ ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;             ;                                                         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 22.047 ns  ; got_sync                                                                                                                       ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.996 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.939 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.889 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.843 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.842 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; IFCLK      ;
; N/A   ; None         ; 20.805 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; IFCLK      ;
; N/A   ; None         ; 20.640 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.624 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.536 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.527 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.485 ns  ; CC~reg0                                                                                                                        ; CC          ; IFCLK      ;
; N/A   ; None         ; 20.433 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; IFCLK      ;
; N/A   ; None         ; 20.417 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.258 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 19.579 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; IFCLK      ;
; N/A   ; None         ; 19.065 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 18.335 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.278 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.228 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.182 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.181 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; MCLK_12MHZ ;
; N/A   ; None         ; 18.144 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; MCLK_12MHZ ;
; N/A   ; None         ; 17.979 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 17.963 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 17.875 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 17.866 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 17.824 ns  ; CC~reg0                                                                                                                        ; CC          ; MCLK_12MHZ ;
; N/A   ; None         ; 17.772 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; MCLK_12MHZ ;
; N/A   ; None         ; 17.756 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 17.597 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 17.098 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.041 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.991 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.945 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.944 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 16.918 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; MCLK_12MHZ ;
; N/A   ; None         ; 16.907 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 16.742 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.726 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.681 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.678 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; IFCLK      ;
; N/A   ; None         ; 16.638 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.629 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.624 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.587 ns  ; CC~reg0                                                                                                                        ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 16.574 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.535 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 16.528 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.527 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 16.519 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.490 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 16.360 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.325 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.309 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.221 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.212 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.170 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 16.118 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 16.102 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 15.943 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 15.681 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 15.314 ns  ; clock_s[2]                                                                                                                     ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.264 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 14.294 ns  ; conf[1]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.164 ns  ; conf[0]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.017 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.435 ns  ; IFCLK_4                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 13.332 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 13.315 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 13.221 ns  ; conf[1]                                                                                                                        ; DEBUG_LED1  ; IFCLK      ;
; N/A   ; None         ; 12.922 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 12.878 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 12.780 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 12.745 ns  ; flash:flash_LED|LED                                                                                                            ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 12.660 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 12.653 ns  ; clock_det:mercury_clock|flag                                                                                                   ; CLK_MCLK    ; MCLK_12MHZ ;
; N/A   ; None         ; 12.434 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 12.381 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 12.363 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 12.166 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 12.130 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 12.104 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.938 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.899 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.709 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.696 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.692 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.579 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.541 ns  ; conf[1]                                                                                                                        ; CLK_48MHZ   ; IFCLK      ;
; N/A   ; None         ; 11.416 ns  ; clock_det:penny_clock|flag                                                                                                     ; CLK_MCLK    ; PCLK_12MHZ ;
; N/A   ; None         ; 10.999 ns  ; clock_det:janus_clock|flag                                                                                                     ; CLK_MCLK    ; CLK_12MHZ  ;
; N/A   ; None         ; 10.158 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 10.048 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 10.000 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 9.977 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 9.679 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 9.348 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 9.280 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 9.242 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 9.236 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 9.225 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 8.942 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 8.922 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 8.916 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 8.603 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 8.602 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.597 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 8.592 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.582 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.572 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.557 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.557 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.557 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.551 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.551 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.551 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.534 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 8.166 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.156 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.010 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.979 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.900 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 7.876 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.876 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 7.876 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 7.856 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 7.533 ns   ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.331 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.037 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 11.665 ns       ; SDOBACK    ; FX2_PE1   ;
; N/A   ; None              ; 11.141 ns       ; FX2_PE2    ; TCK       ;
; N/A   ; None              ; 11.139 ns       ; FX2_PE3    ; TMS       ;
; N/A   ; None              ; 11.115 ns       ; FX2_PE0    ; TDO       ;
; N/A   ; None              ; 9.801 ns        ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 9.237 ns        ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 8.848 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 7.997 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------+------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From         ; To                              ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------+------------+
; N/A                                     ; None                                                ; 8.050 ns  ; serno        ; temp_Merc_serialno[5]           ; IFCLK      ;
; N/A                                     ; None                                                ; 7.841 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                 ; IFCLK      ;
; N/A                                     ; None                                                ; 7.165 ns  ; serno        ; temp_Penny_serialno[1]          ; IFCLK      ;
; N/A                                     ; None                                                ; 7.164 ns  ; serno        ; temp_Merc_serialno[1]           ; IFCLK      ;
; N/A                                     ; None                                                ; 7.163 ns  ; serno        ; temp_Merc_serialno[3]           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.825 ns  ; serno        ; temp_Merc_serialno[7]           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.817 ns  ; serno        ; temp_Penny_serialno[0]          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.815 ns  ; serno        ; temp_Merc_serialno[0]           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.745 ns  ; serno        ; temp_Penny_serialno[5]          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.745 ns  ; serno        ; temp_Penny_serialno[3]          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.743 ns  ; serno        ; temp_Penny_serialno[7]          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.714 ns  ; spectrum_in  ; spectrum_data[9]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.712 ns  ; spectrum_in  ; spectrum_data[4]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.711 ns  ; spectrum_in  ; spectrum_data[7]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.711 ns  ; spectrum_in  ; spectrum_data[1]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.313 ns  ; spectrum_in  ; spectrum_data[13]               ; IFCLK      ;
; N/A                                     ; None                                                ; 6.312 ns  ; spectrum_in  ; spectrum_data[14]               ; IFCLK      ;
; N/A                                     ; None                                                ; 6.312 ns  ; spectrum_in  ; spectrum_data[11]               ; IFCLK      ;
; N/A                                     ; None                                                ; 6.310 ns  ; spectrum_in  ; spectrum_data[12]               ; IFCLK      ;
; N/A                                     ; None                                                ; 6.259 ns  ; spectrum_in  ; spectrum_data[8]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.258 ns  ; spectrum_in  ; spectrum_data[6]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.256 ns  ; spectrum_in  ; spectrum_data[0]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.255 ns  ; spectrum_in  ; spectrum_data[5]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.245 ns  ; serno        ; temp_Merc_serialno[4]           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.946 ns  ; serno        ; temp_Penny_serialno[4]          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.503 ns  ; spectrum_in  ; spectrum_data[2]                ; IFCLK      ;
; N/A                                     ; None                                                ; 5.500 ns  ; spectrum_in  ; spectrum_data[15]               ; IFCLK      ;
; N/A                                     ; None                                                ; 5.464 ns  ; spectrum_in  ; spectrum_data[3]                ; IFCLK      ;
; N/A                                     ; None                                                ; 5.462 ns  ; spectrum_in  ; spectrum_data[10]               ; IFCLK      ;
; N/A                                     ; None                                                ; 5.389 ns  ; serno        ; temp_Merc_serialno[5]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.363 ns  ; CDOUT_P      ; Tx_q[0]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.180 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.174 ns  ; MDOUT        ; q[0]                            ; IFCLK      ;
; N/A                                     ; None                                                ; 4.940 ns  ; DOUT         ; q[0]                            ; IFCLK      ;
; N/A                                     ; None                                                ; 4.504 ns  ; serno        ; temp_Penny_serialno[1]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.503 ns  ; serno        ; temp_Merc_serialno[1]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.502 ns  ; serno        ; temp_Merc_serialno[3]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.372 ns  ; CDOUT        ; Tx_q[0]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.164 ns  ; serno        ; temp_Merc_serialno[7]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.156 ns  ; serno        ; temp_Penny_serialno[0]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.154 ns  ; serno        ; temp_Merc_serialno[0]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.152 ns  ; serno        ; temp_Merc_serialno[5]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.084 ns  ; serno        ; temp_Penny_serialno[5]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.084 ns  ; serno        ; temp_Penny_serialno[3]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.082 ns  ; serno        ; temp_Penny_serialno[7]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.053 ns  ; spectrum_in  ; spectrum_data[9]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.051 ns  ; spectrum_in  ; spectrum_data[4]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.050 ns  ; spectrum_in  ; spectrum_data[7]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.050 ns  ; spectrum_in  ; spectrum_data[1]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.999 ns  ; serno        ; temp_Merc_serialno[2]           ; IFCLK      ;
; N/A                                     ; None                                                ; 3.997 ns  ; serno        ; temp_Penny_serialno[2]          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.943 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.918 ns  ; serno        ; temp_Merc_serialno[6]           ; IFCLK      ;
; N/A                                     ; None                                                ; 3.917 ns  ; serno        ; temp_Penny_serialno[6]          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.735 ns  ; serno        ; temp_Merc_serialno[5]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.652 ns  ; spectrum_in  ; spectrum_data[13]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.651 ns  ; spectrum_in  ; spectrum_data[14]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.651 ns  ; spectrum_in  ; spectrum_data[11]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.649 ns  ; spectrum_in  ; spectrum_data[12]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.598 ns  ; spectrum_in  ; spectrum_data[8]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.597 ns  ; spectrum_in  ; spectrum_data[6]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.595 ns  ; spectrum_in  ; spectrum_data[0]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.594 ns  ; spectrum_in  ; spectrum_data[5]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.584 ns  ; serno        ; temp_Merc_serialno[4]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.526 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.285 ns  ; serno        ; temp_Penny_serialno[4]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.267 ns  ; serno        ; temp_Penny_serialno[1]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.266 ns  ; serno        ; temp_Merc_serialno[1]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.265 ns  ; serno        ; temp_Merc_serialno[3]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.927 ns  ; serno        ; temp_Merc_serialno[7]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.919 ns  ; serno        ; temp_Penny_serialno[0]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.917 ns  ; serno        ; temp_Merc_serialno[0]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.850 ns  ; serno        ; temp_Penny_serialno[1]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.849 ns  ; serno        ; temp_Merc_serialno[1]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.848 ns  ; serno        ; temp_Merc_serialno[3]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.847 ns  ; serno        ; temp_Penny_serialno[5]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.847 ns  ; serno        ; temp_Penny_serialno[3]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.845 ns  ; serno        ; temp_Penny_serialno[7]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.842 ns  ; spectrum_in  ; spectrum_data[2]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.839 ns  ; spectrum_in  ; spectrum_data[15]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.816 ns  ; spectrum_in  ; spectrum_data[9]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.814 ns  ; spectrum_in  ; spectrum_data[4]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.813 ns  ; spectrum_in  ; spectrum_data[7]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.813 ns  ; spectrum_in  ; spectrum_data[1]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.803 ns  ; spectrum_in  ; spectrum_data[3]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.801 ns  ; spectrum_in  ; spectrum_data[10]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.702 ns  ; CDOUT_P      ; Tx_q[0]                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.513 ns  ; MDOUT        ; q[0]                            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.510 ns  ; serno        ; temp_Merc_serialno[7]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.502 ns  ; serno        ; temp_Penny_serialno[0]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.500 ns  ; serno        ; temp_Merc_serialno[0]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.430 ns  ; serno        ; temp_Penny_serialno[5]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.430 ns  ; serno        ; temp_Penny_serialno[3]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.428 ns  ; serno        ; temp_Penny_serialno[7]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.415 ns  ; spectrum_in  ; spectrum_data[13]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.414 ns  ; spectrum_in  ; spectrum_data[14]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.414 ns  ; spectrum_in  ; spectrum_data[11]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.412 ns  ; spectrum_in  ; spectrum_data[12]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.399 ns  ; spectrum_in  ; spectrum_data[9]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.397 ns  ; spectrum_in  ; spectrum_data[4]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.396 ns  ; spectrum_in  ; spectrum_data[7]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.396 ns  ; spectrum_in  ; spectrum_data[1]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.361 ns  ; spectrum_in  ; spectrum_data[8]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.360 ns  ; spectrum_in  ; spectrum_data[6]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.358 ns  ; spectrum_in  ; spectrum_data[0]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.357 ns  ; spectrum_in  ; spectrum_data[5]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.347 ns  ; serno        ; temp_Merc_serialno[4]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.279 ns  ; DOUT         ; q[0]                            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.048 ns  ; serno        ; temp_Penny_serialno[4]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.998 ns  ; spectrum_in  ; spectrum_data[13]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.997 ns  ; spectrum_in  ; spectrum_data[14]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.997 ns  ; spectrum_in  ; spectrum_data[11]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.995 ns  ; spectrum_in  ; spectrum_data[12]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.944 ns  ; spectrum_in  ; spectrum_data[8]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.943 ns  ; spectrum_in  ; spectrum_data[6]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.941 ns  ; spectrum_in  ; spectrum_data[0]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.940 ns  ; spectrum_in  ; spectrum_data[5]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.930 ns  ; serno        ; temp_Merc_serialno[4]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.711 ns  ; CDOUT        ; Tx_q[0]                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.631 ns  ; serno        ; temp_Penny_serialno[4]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.605 ns  ; spectrum_in  ; spectrum_data[2]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.602 ns  ; spectrum_in  ; spectrum_data[15]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.566 ns  ; spectrum_in  ; spectrum_data[3]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.564 ns  ; spectrum_in  ; spectrum_data[10]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.465 ns  ; CDOUT_P      ; Tx_q[0]                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.338 ns  ; serno        ; temp_Merc_serialno[2]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.336 ns  ; serno        ; temp_Penny_serialno[2]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.276 ns  ; MDOUT        ; q[0]                            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.257 ns  ; serno        ; temp_Merc_serialno[6]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.256 ns  ; serno        ; temp_Penny_serialno[6]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.188 ns  ; spectrum_in  ; spectrum_data[2]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.185 ns  ; spectrum_in  ; spectrum_data[15]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.149 ns  ; spectrum_in  ; spectrum_data[3]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.147 ns  ; spectrum_in  ; spectrum_data[10]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.048 ns  ; CDOUT_P      ; Tx_q[0]                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.042 ns  ; DOUT         ; q[0]                            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.859 ns  ; MDOUT        ; q[0]                            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.625 ns  ; DOUT         ; q[0]                            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.474 ns  ; CDOUT        ; Tx_q[0]                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.101 ns  ; serno        ; temp_Merc_serialno[2]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.099 ns  ; serno        ; temp_Penny_serialno[2]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.057 ns  ; CDOUT        ; Tx_q[0]                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.020 ns  ; serno        ; temp_Merc_serialno[6]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.019 ns  ; serno        ; temp_Penny_serialno[6]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.316 ns ; serno        ; temp_Merc_serialno[2]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.318 ns ; serno        ; temp_Penny_serialno[2]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.397 ns ; serno        ; temp_Merc_serialno[6]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.398 ns ; serno        ; temp_Penny_serialno[6]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.423 ns ; CLK_12MHZ    ; flash:flash_LED|LED             ; IFCLK      ;
; N/A                                     ; None                                                ; -0.812 ns ; PCLK_12MHZ   ; flash:flash_LED|LED             ; IFCLK      ;
; N/A                                     ; None                                                ; -1.376 ns ; MCLK_12MHZ   ; flash:flash_LED|LED             ; IFCLK      ;
; N/A                                     ; None                                                ; -1.541 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[15] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.541 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[14] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.541 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[18] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.541 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[19] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.541 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[17] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.541 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[16] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.541 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[13] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.541 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[11] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.541 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[12] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.541 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[10] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.930 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[15] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.930 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[14] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.930 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[18] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.930 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[19] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.930 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[17] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.930 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[16] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.930 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[13] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.930 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[11] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.930 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[12] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.930 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[10] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.945 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[9]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.945 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.945 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.945 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.945 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[8]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.945 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.945 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.945 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.945 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.945 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.334 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[9]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.334 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.334 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.334 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.334 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[8]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.334 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.334 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.334 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.334 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.334 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.494 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[15] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.494 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[14] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.494 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[18] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.494 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[19] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.494 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[17] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.494 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[16] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.494 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[13] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.494 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[11] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.494 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[12] ; IFCLK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;              ;                                 ;            ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Jan 14 20:17:20 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LRCLK~2" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "LRCLK~1" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "LRCLK~3" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "LRCLK~4" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected gated clock "CLK_MCLK~2" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected gated clock "CLK_MCLK~3" as buffer
    Info: Detected gated clock "CLK_MCLK~1" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~4" as buffer
    Info: Detected gated clock "Equal0~80" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~5" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected gated clock "BCLK~30" as buffer
    Info: Detected gated clock "CLK_MCLK~6" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 2.033 ns for clock "IFCLK" between source register "mode" and destination register "CC~reg0"
    Info: Fmax is 59.64 MHz (period= 16.766 ns)
    Info: + Largest register to register requirement is 7.542 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.610 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 10.918 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
                Info: 2: + IC(2.136 ns) + CELL(0.970 ns) = 4.236 ns; Loc. = LCFF_X29_Y13_N5; Fanout = 26; REG Node = 'IFCLK_4'
                Info: 3: + IC(1.128 ns) + CELL(0.589 ns) = 5.953 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 6.526 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.066 ns) + CELL(0.970 ns) = 8.562 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.814 ns) + CELL(0.000 ns) = 9.376 ns; Loc. = CLKCTRL_G6; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.876 ns) + CELL(0.666 ns) = 10.918 ns; Loc. = LCFF_X7_Y9_N25; Fanout = 1; REG Node = 'CC~reg0'
                Info: Total cell delay = 4.531 ns ( 41.50 % )
                Info: Total interconnect delay = 6.387 ns ( 58.50 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 13.528 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
                Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.962 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(9.004 ns) + CELL(0.000 ns) = 11.966 ns; Loc. = CLKCTRL_G1; Fanout = 420; COMB Node = 'SLRD~reg0clkctrl'
                Info: 4: + IC(0.896 ns) + CELL(0.666 ns) = 13.528 ns; Loc. = LCFF_X8_Y8_N1; Fanout = 1; REG Node = 'mode'
                Info: Total cell delay = 2.766 ns ( 20.45 % )
                Info: Total interconnect delay = 10.762 ns ( 79.55 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y8_N1; Fanout = 1; REG Node = 'mode'
        Info: 2: + IC(1.103 ns) + CELL(0.624 ns) = 1.727 ns; Loc. = LCCOMB_X6_Y9_N24; Fanout = 1; COMB Node = 'Mux6~561_RESYN106_BDD107'
        Info: 3: + IC(0.390 ns) + CELL(0.650 ns) = 2.767 ns; Loc. = LCCOMB_X6_Y9_N22; Fanout = 1; COMB Node = 'Mux6~561'
        Info: 4: + IC(0.686 ns) + CELL(0.624 ns) = 4.077 ns; Loc. = LCCOMB_X7_Y9_N14; Fanout = 1; COMB Node = 'Mux6~569'
        Info: 5: + IC(0.375 ns) + CELL(0.370 ns) = 4.822 ns; Loc. = LCCOMB_X7_Y9_N0; Fanout = 1; COMB Node = 'Mux6~570'
        Info: 6: + IC(0.373 ns) + CELL(0.206 ns) = 5.401 ns; Loc. = LCCOMB_X7_Y9_N24; Fanout = 1; COMB Node = 'Mux6~577'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.509 ns; Loc. = LCFF_X7_Y9_N25; Fanout = 1; REG Node = 'CC~reg0'
        Info: Total cell delay = 2.582 ns ( 46.87 % )
        Info: Total interconnect delay = 2.927 ns ( 53.13 % )
Info: Slack time is 33.335 ns for clock "CLK_12MHZ" between source register "CCcount[0]" and destination register "CC~reg0"
    Info: Fmax is 67.98 MHz (period= 14.71 ns)
    Info: + Largest register to register requirement is 38.277 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.149 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 7.503 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.756 ns) + CELL(0.370 ns) = 3.111 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(1.066 ns) + CELL(0.970 ns) = 5.147 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 5.961 ns; Loc. = CLKCTRL_G6; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 5: + IC(0.876 ns) + CELL(0.666 ns) = 7.503 ns; Loc. = LCFF_X7_Y9_N25; Fanout = 1; REG Node = 'CC~reg0'
                Info: Total cell delay = 2.991 ns ( 39.86 % )
                Info: Total interconnect delay = 4.512 ns ( 60.14 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 9.652 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.938 ns) + CELL(0.970 ns) = 2.893 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.162 ns) + CELL(0.206 ns) = 4.261 ns; Loc. = LCCOMB_X33_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(0.377 ns) + CELL(0.624 ns) = 5.262 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.066 ns) + CELL(0.970 ns) = 7.298 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.814 ns) + CELL(0.000 ns) = 8.112 ns; Loc. = CLKCTRL_G6; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.874 ns) + CELL(0.666 ns) = 9.652 ns; Loc. = LCFF_X6_Y9_N13; Fanout = 24; REG Node = 'CCcount[0]'
                Info: Total cell delay = 4.421 ns ( 45.80 % )
                Info: Total interconnect delay = 5.231 ns ( 54.20 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.942 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y9_N13; Fanout = 24; REG Node = 'CCcount[0]'
        Info: 2: + IC(1.143 ns) + CELL(0.206 ns) = 1.349 ns; Loc. = LCCOMB_X8_Y9_N4; Fanout = 1; COMB Node = 'Mux6~553_RESYN96_BDD97'
        Info: 3: + IC(0.360 ns) + CELL(0.616 ns) = 2.325 ns; Loc. = LCCOMB_X8_Y9_N30; Fanout = 1; COMB Node = 'Mux6~553'
        Info: 4: + IC(0.583 ns) + CELL(0.206 ns) = 3.114 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 1; COMB Node = 'Mux6~556'
        Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 3.686 ns; Loc. = LCCOMB_X7_Y9_N6; Fanout = 1; COMB Node = 'Mux6~559'
        Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 4.255 ns; Loc. = LCCOMB_X7_Y9_N0; Fanout = 1; COMB Node = 'Mux6~570'
        Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 4.834 ns; Loc. = LCCOMB_X7_Y9_N24; Fanout = 1; COMB Node = 'Mux6~577'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 4.942 ns; Loc. = LCFF_X7_Y9_N25; Fanout = 1; REG Node = 'CC~reg0'
        Info: Total cell delay = 1.754 ns ( 35.49 % )
        Info: Total interconnect delay = 3.188 ns ( 64.51 % )
Info: Slack time is 32.617 ns for clock "PCLK_12MHZ" between source register "CCcount[0]" and destination register "CC~reg0"
    Info: Fmax is 67.72 MHz (period= 14.766 ns)
    Info: + Largest register to register requirement is 37.559 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.177 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 7.892 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.986 ns) + CELL(0.370 ns) = 2.351 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 2.927 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 3.500 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.066 ns) + CELL(0.970 ns) = 5.536 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.814 ns) + CELL(0.000 ns) = 6.350 ns; Loc. = CLKCTRL_G6; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.876 ns) + CELL(0.666 ns) = 7.892 ns; Loc. = LCFF_X7_Y9_N25; Fanout = 1; REG Node = 'CC~reg0'
                Info: Total cell delay = 3.413 ns ( 43.25 % )
                Info: Total interconnect delay = 4.479 ns ( 56.75 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 10.069 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.927 ns) + CELL(0.970 ns) = 2.892 ns; Loc. = LCFF_X33_Y13_N23; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.437 ns) + CELL(0.206 ns) = 3.535 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.372 ns) + CELL(0.623 ns) = 4.530 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.370 ns) + CELL(0.206 ns) = 5.106 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(0.367 ns) + CELL(0.206 ns) = 5.679 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(1.066 ns) + CELL(0.970 ns) = 7.715 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 8: + IC(0.814 ns) + CELL(0.000 ns) = 8.529 ns; Loc. = CLKCTRL_G6; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 9: + IC(0.874 ns) + CELL(0.666 ns) = 10.069 ns; Loc. = LCFF_X6_Y9_N13; Fanout = 24; REG Node = 'CCcount[0]'
                Info: Total cell delay = 4.842 ns ( 48.09 % )
                Info: Total interconnect delay = 5.227 ns ( 51.91 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.942 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y9_N13; Fanout = 24; REG Node = 'CCcount[0]'
        Info: 2: + IC(1.143 ns) + CELL(0.206 ns) = 1.349 ns; Loc. = LCCOMB_X8_Y9_N4; Fanout = 1; COMB Node = 'Mux6~553_RESYN96_BDD97'
        Info: 3: + IC(0.360 ns) + CELL(0.616 ns) = 2.325 ns; Loc. = LCCOMB_X8_Y9_N30; Fanout = 1; COMB Node = 'Mux6~553'
        Info: 4: + IC(0.583 ns) + CELL(0.206 ns) = 3.114 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 1; COMB Node = 'Mux6~556'
        Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 3.686 ns; Loc. = LCCOMB_X7_Y9_N6; Fanout = 1; COMB Node = 'Mux6~559'
        Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 4.255 ns; Loc. = LCCOMB_X7_Y9_N0; Fanout = 1; COMB Node = 'Mux6~570'
        Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 4.834 ns; Loc. = LCCOMB_X7_Y9_N24; Fanout = 1; COMB Node = 'Mux6~577'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 4.942 ns; Loc. = LCFF_X7_Y9_N25; Fanout = 1; REG Node = 'CC~reg0'
        Info: Total cell delay = 1.754 ns ( 35.49 % )
        Info: Total interconnect delay = 3.188 ns ( 64.51 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 2.36 ns for clock "MCLK_12MHZ" between source register "CCcount[0]" and destination register "CC~reg0"
    Info: Fmax is 62.07 MHz (period= 16.112 ns)
    Info: + Largest register to register requirement is 7.302 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.850 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination register is 8.456 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.992 ns) + CELL(0.366 ns) = 2.353 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.356 ns) + CELL(0.206 ns) = 2.915 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(0.367 ns) + CELL(0.206 ns) = 4.064 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(1.066 ns) + CELL(0.970 ns) = 6.100 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 7: + IC(0.814 ns) + CELL(0.000 ns) = 6.914 ns; Loc. = CLKCTRL_G6; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 8: + IC(0.876 ns) + CELL(0.666 ns) = 8.456 ns; Loc. = LCFF_X7_Y9_N25; Fanout = 1; REG Node = 'CC~reg0'
                Info: Total cell delay = 3.615 ns ( 42.75 % )
                Info: Total interconnect delay = 4.841 ns ( 57.25 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 11.306 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.301 ns) + CELL(0.970 ns) = 3.266 ns; Loc. = LCFF_X32_Y13_N5; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.746 ns) + CELL(0.624 ns) = 4.636 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.363 ns) + CELL(0.206 ns) = 5.205 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.356 ns) + CELL(0.206 ns) = 5.767 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.370 ns) + CELL(0.206 ns) = 6.343 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(0.367 ns) + CELL(0.206 ns) = 6.916 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(1.066 ns) + CELL(0.970 ns) = 8.952 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 9: + IC(0.814 ns) + CELL(0.000 ns) = 9.766 ns; Loc. = CLKCTRL_G6; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 10: + IC(0.874 ns) + CELL(0.666 ns) = 11.306 ns; Loc. = LCFF_X6_Y9_N13; Fanout = 24; REG Node = 'CCcount[0]'
                Info: Total cell delay = 5.049 ns ( 44.66 % )
                Info: Total interconnect delay = 6.257 ns ( 55.34 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.942 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y9_N13; Fanout = 24; REG Node = 'CCcount[0]'
        Info: 2: + IC(1.143 ns) + CELL(0.206 ns) = 1.349 ns; Loc. = LCCOMB_X8_Y9_N4; Fanout = 1; COMB Node = 'Mux6~553_RESYN96_BDD97'
        Info: 3: + IC(0.360 ns) + CELL(0.616 ns) = 2.325 ns; Loc. = LCCOMB_X8_Y9_N30; Fanout = 1; COMB Node = 'Mux6~553'
        Info: 4: + IC(0.583 ns) + CELL(0.206 ns) = 3.114 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 1; COMB Node = 'Mux6~556'
        Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 3.686 ns; Loc. = LCCOMB_X7_Y9_N6; Fanout = 1; COMB Node = 'Mux6~559'
        Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 4.255 ns; Loc. = LCCOMB_X7_Y9_N0; Fanout = 1; COMB Node = 'Mux6~570'
        Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 4.834 ns; Loc. = LCCOMB_X7_Y9_N24; Fanout = 1; COMB Node = 'Mux6~577'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 4.942 ns; Loc. = LCFF_X7_Y9_N25; Fanout = 1; REG Node = 'CC~reg0'
        Info: Total cell delay = 1.754 ns ( 35.49 % )
        Info: Total interconnect delay = 3.188 ns ( 64.51 % )
Info: Slack time is 14.296 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]"
    Info: Fmax is 152.98 MHz (period= 6.537 ns)
    Info: + Largest register to register requirement is 20.564 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.005 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.938 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.277 ns) + CELL(0.666 ns) = 2.938 ns; Loc. = LCFF_X4_Y14_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]'
                Info: Total cell delay = 1.661 ns ( 56.54 % )
                Info: Total interconnect delay = 1.277 ns ( 43.46 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.943 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.282 ns) + CELL(0.666 ns) = 2.943 ns; Loc. = LCFF_X1_Y14_N7; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
                Info: Total cell delay = 1.661 ns ( 56.44 % )
                Info: Total interconnect delay = 1.282 ns ( 43.56 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.268 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N7; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
        Info: 2: + IC(1.455 ns) + CELL(0.534 ns) = 1.989 ns; Loc. = LCCOMB_X1_Y9_N22; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~243'
        Info: 3: + IC(1.510 ns) + CELL(0.624 ns) = 4.123 ns; Loc. = LCCOMB_X4_Y8_N24; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~245'
        Info: 4: + IC(1.685 ns) + CELL(0.460 ns) = 6.268 ns; Loc. = LCFF_X4_Y14_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]'
        Info: Total cell delay = 1.618 ns ( 25.81 % )
        Info: Total interconnect delay = 4.650 ns ( 74.19 % )
Info: Slack time is 17.486 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]"
    Info: Fmax is 298.78 MHz (period= 3.347 ns)
    Info: + Largest register to register requirement is 20.568 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.836 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.891 ns) + CELL(0.666 ns) = 2.836 ns; Loc. = LCFF_X4_Y8_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.68 % )
                Info: Total interconnect delay = 1.030 ns ( 36.32 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.837 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.837 ns; Loc. = LCFF_X5_Y8_N13; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.66 % )
                Info: Total interconnect delay = 1.031 ns ( 36.34 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.082 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y8_N13; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.470 ns) + CELL(0.537 ns) = 1.007 ns; Loc. = LCCOMB_X5_Y8_N0; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 1.585 ns; Loc. = LCCOMB_X5_Y8_N2; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.642 ns) + CELL(0.855 ns) = 3.082 ns; Loc. = LCFF_X4_Y8_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
        Info: Total cell delay = 1.598 ns ( 51.85 % )
        Info: Total interconnect delay = 1.484 ns ( 48.15 % )
Info: Minimum slack time is -7.835 ns for clock "IFCLK" between source register "spectrum_data[11]" and destination register "spectrum[11]"
    Info: + Shortest register to register delay is 0.738 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y12_N13; Fanout = 2; REG Node = 'spectrum_data[11]'
        Info: 2: + IC(0.424 ns) + CELL(0.206 ns) = 0.630 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 1; COMB Node = 'spectrum[11]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.738 ns; Loc. = LCFF_X21_Y12_N25; Fanout = 1; REG Node = 'spectrum[11]'
        Info: Total cell delay = 0.314 ns ( 42.55 % )
        Info: Total interconnect delay = 0.424 ns ( 57.45 % )
    Info: - Smallest register to register requirement is 8.573 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 8.571 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 20.282 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
                Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.962 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(2.534 ns) + CELL(0.970 ns) = 6.466 ns; Loc. = LCFF_X33_Y13_N21; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.461 ns) + CELL(0.370 ns) = 7.297 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.363 ns) + CELL(0.206 ns) = 7.866 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.356 ns) + CELL(0.206 ns) = 8.428 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.370 ns) + CELL(0.206 ns) = 9.004 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(0.367 ns) + CELL(0.206 ns) = 9.577 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(1.066 ns) + CELL(0.970 ns) = 11.613 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 10: + IC(0.461 ns) + CELL(0.206 ns) = 12.280 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 11: + IC(0.359 ns) + CELL(0.206 ns) = 12.845 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 12: + IC(0.758 ns) + CELL(0.000 ns) = 13.603 ns; Loc. = CLKCTRL_G4; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 13: + IC(0.879 ns) + CELL(0.970 ns) = 15.452 ns; Loc. = LCFF_X32_Y10_N29; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 14: + IC(0.754 ns) + CELL(0.206 ns) = 16.412 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 15: + IC(0.376 ns) + CELL(0.206 ns) = 16.994 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 16: + IC(0.375 ns) + CELL(0.589 ns) = 17.958 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 12; COMB Node = 'LRCLK~4'
                Info: 17: + IC(0.764 ns) + CELL(0.000 ns) = 18.722 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 18: + IC(0.894 ns) + CELL(0.666 ns) = 20.282 ns; Loc. = LCFF_X21_Y12_N25; Fanout = 1; REG Node = 'spectrum[11]'
                Info: Total cell delay = 8.283 ns ( 40.84 % )
                Info: Total interconnect delay = 11.999 ns ( 59.16 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 11.711 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
                Info: 2: + IC(2.136 ns) + CELL(0.970 ns) = 4.236 ns; Loc. = LCFF_X29_Y13_N5; Fanout = 26; REG Node = 'IFCLK_4'
                Info: 3: + IC(1.128 ns) + CELL(0.589 ns) = 5.953 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 6.526 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(2.243 ns) + CELL(0.624 ns) = 9.393 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(0.758 ns) + CELL(0.000 ns) = 10.151 ns; Loc. = CLKCTRL_G4; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.894 ns) + CELL(0.666 ns) = 11.711 ns; Loc. = LCFF_X21_Y12_N13; Fanout = 2; REG Node = 'spectrum_data[11]'
                Info: Total cell delay = 4.185 ns ( 35.74 % )
                Info: Total interconnect delay = 7.526 ns ( 64.26 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 775 path(s). See Report window for details.
Info: Minimum slack time is -6.935 ns for clock "CLK_12MHZ" between source register "spectrum_data[11]" and destination register "spectrum[11]"
    Info: + Shortest register to register delay is 0.738 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y12_N13; Fanout = 2; REG Node = 'spectrum_data[11]'
        Info: 2: + IC(0.424 ns) + CELL(0.206 ns) = 0.630 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 1; COMB Node = 'spectrum[11]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.738 ns; Loc. = LCFF_X21_Y12_N25; Fanout = 1; REG Node = 'spectrum[11]'
        Info: Total cell delay = 0.314 ns ( 42.55 % )
        Info: Total interconnect delay = 0.424 ns ( 57.45 % )
    Info: - Smallest register to register requirement is 7.673 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 7.671 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 15.967 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.938 ns) + CELL(0.970 ns) = 2.893 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.162 ns) + CELL(0.206 ns) = 4.261 ns; Loc. = LCCOMB_X33_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(0.377 ns) + CELL(0.624 ns) = 5.262 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.066 ns) + CELL(0.970 ns) = 7.298 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 6: + IC(0.461 ns) + CELL(0.206 ns) = 7.965 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 8.530 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 8: + IC(0.758 ns) + CELL(0.000 ns) = 9.288 ns; Loc. = CLKCTRL_G4; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 9: + IC(0.879 ns) + CELL(0.970 ns) = 11.137 ns; Loc. = LCFF_X32_Y10_N29; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 10: + IC(0.754 ns) + CELL(0.206 ns) = 12.097 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 11: + IC(0.376 ns) + CELL(0.206 ns) = 12.679 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 12: + IC(0.375 ns) + CELL(0.589 ns) = 13.643 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 12; COMB Node = 'LRCLK~4'
                Info: 13: + IC(0.764 ns) + CELL(0.000 ns) = 14.407 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 14: + IC(0.894 ns) + CELL(0.666 ns) = 15.967 ns; Loc. = LCFF_X21_Y12_N25; Fanout = 1; REG Node = 'spectrum[11]'
                Info: Total cell delay = 6.804 ns ( 42.61 % )
                Info: Total interconnect delay = 9.163 ns ( 57.39 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 8.296 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.756 ns) + CELL(0.370 ns) = 3.111 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(2.243 ns) + CELL(0.624 ns) = 5.978 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 4: + IC(0.758 ns) + CELL(0.000 ns) = 6.736 ns; Loc. = CLKCTRL_G4; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.894 ns) + CELL(0.666 ns) = 8.296 ns; Loc. = LCFF_X21_Y12_N13; Fanout = 2; REG Node = 'spectrum_data[11]'
                Info: Total cell delay = 2.645 ns ( 31.88 % )
                Info: Total interconnect delay = 5.651 ns ( 68.12 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 553 path(s). See Report window for details.
Info: Minimum slack time is -6.963 ns for clock "PCLK_12MHZ" between source register "spectrum_data[11]" and destination register "spectrum[11]"
    Info: + Shortest register to register delay is 0.738 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y12_N13; Fanout = 2; REG Node = 'spectrum_data[11]'
        Info: 2: + IC(0.424 ns) + CELL(0.206 ns) = 0.630 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 1; COMB Node = 'spectrum[11]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.738 ns; Loc. = LCFF_X21_Y12_N25; Fanout = 1; REG Node = 'spectrum[11]'
        Info: Total cell delay = 0.314 ns ( 42.55 % )
        Info: Total interconnect delay = 0.424 ns ( 57.45 % )
    Info: - Smallest register to register requirement is 7.701 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 7.699 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 16.384 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.927 ns) + CELL(0.970 ns) = 2.892 ns; Loc. = LCFF_X33_Y13_N23; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.437 ns) + CELL(0.206 ns) = 3.535 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.372 ns) + CELL(0.623 ns) = 4.530 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.370 ns) + CELL(0.206 ns) = 5.106 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(0.367 ns) + CELL(0.206 ns) = 5.679 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(1.066 ns) + CELL(0.970 ns) = 7.715 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 8: + IC(0.461 ns) + CELL(0.206 ns) = 8.382 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 9: + IC(0.359 ns) + CELL(0.206 ns) = 8.947 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 10: + IC(0.758 ns) + CELL(0.000 ns) = 9.705 ns; Loc. = CLKCTRL_G4; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.879 ns) + CELL(0.970 ns) = 11.554 ns; Loc. = LCFF_X32_Y10_N29; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 12: + IC(0.754 ns) + CELL(0.206 ns) = 12.514 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 13: + IC(0.376 ns) + CELL(0.206 ns) = 13.096 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 14: + IC(0.375 ns) + CELL(0.589 ns) = 14.060 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 12; COMB Node = 'LRCLK~4'
                Info: 15: + IC(0.764 ns) + CELL(0.000 ns) = 14.824 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 16: + IC(0.894 ns) + CELL(0.666 ns) = 16.384 ns; Loc. = LCFF_X21_Y12_N25; Fanout = 1; REG Node = 'spectrum[11]'
                Info: Total cell delay = 7.225 ns ( 44.10 % )
                Info: Total interconnect delay = 9.159 ns ( 55.90 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 8.685 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.986 ns) + CELL(0.370 ns) = 2.351 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 2.927 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 3.500 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(2.243 ns) + CELL(0.624 ns) = 6.367 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(0.758 ns) + CELL(0.000 ns) = 7.125 ns; Loc. = CLKCTRL_G4; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.894 ns) + CELL(0.666 ns) = 8.685 ns; Loc. = LCFF_X21_Y12_N13; Fanout = 2; REG Node = 'spectrum_data[11]'
                Info: Total cell delay = 3.067 ns ( 35.31 % )
                Info: Total interconnect delay = 5.618 ns ( 64.69 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 558 path(s). See Report window for details.
Info: Minimum slack time is -7.636 ns for clock "MCLK_12MHZ" between source register "spectrum_data[11]" and destination register "spectrum[11]"
    Info: + Shortest register to register delay is 0.738 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y12_N13; Fanout = 2; REG Node = 'spectrum_data[11]'
        Info: 2: + IC(0.424 ns) + CELL(0.206 ns) = 0.630 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 1; COMB Node = 'spectrum[11]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.738 ns; Loc. = LCFF_X21_Y12_N25; Fanout = 1; REG Node = 'spectrum[11]'
        Info: Total cell delay = 0.314 ns ( 42.55 % )
        Info: Total interconnect delay = 0.424 ns ( 57.45 % )
    Info: - Smallest register to register requirement is 8.374 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 8.372 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 17.621 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.301 ns) + CELL(0.970 ns) = 3.266 ns; Loc. = LCFF_X32_Y13_N5; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.746 ns) + CELL(0.624 ns) = 4.636 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.363 ns) + CELL(0.206 ns) = 5.205 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.356 ns) + CELL(0.206 ns) = 5.767 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.370 ns) + CELL(0.206 ns) = 6.343 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(0.367 ns) + CELL(0.206 ns) = 6.916 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(1.066 ns) + CELL(0.970 ns) = 8.952 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 9: + IC(0.461 ns) + CELL(0.206 ns) = 9.619 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 10: + IC(0.359 ns) + CELL(0.206 ns) = 10.184 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 11: + IC(0.758 ns) + CELL(0.000 ns) = 10.942 ns; Loc. = CLKCTRL_G4; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.879 ns) + CELL(0.970 ns) = 12.791 ns; Loc. = LCFF_X32_Y10_N29; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 13: + IC(0.754 ns) + CELL(0.206 ns) = 13.751 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 14: + IC(0.376 ns) + CELL(0.206 ns) = 14.333 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 15: + IC(0.375 ns) + CELL(0.589 ns) = 15.297 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 12; COMB Node = 'LRCLK~4'
                Info: 16: + IC(0.764 ns) + CELL(0.000 ns) = 16.061 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 17: + IC(0.894 ns) + CELL(0.666 ns) = 17.621 ns; Loc. = LCFF_X21_Y12_N25; Fanout = 1; REG Node = 'spectrum[11]'
                Info: Total cell delay = 7.432 ns ( 42.18 % )
                Info: Total interconnect delay = 10.189 ns ( 57.82 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 9.249 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.992 ns) + CELL(0.366 ns) = 2.353 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.356 ns) + CELL(0.206 ns) = 2.915 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(0.367 ns) + CELL(0.206 ns) = 4.064 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(2.243 ns) + CELL(0.624 ns) = 6.931 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(0.758 ns) + CELL(0.000 ns) = 7.689 ns; Loc. = CLKCTRL_G4; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.894 ns) + CELL(0.666 ns) = 9.249 ns; Loc. = LCFF_X21_Y12_N13; Fanout = 2; REG Node = 'spectrum_data[11]'
                Info: Total cell delay = 3.269 ns ( 35.34 % )
                Info: Total interconnect delay = 5.980 ns ( 64.66 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 743 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y14_N13; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X4_Y14_N12; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~338'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X4_Y14_N13; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.938 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.277 ns) + CELL(0.666 ns) = 2.938 ns; Loc. = LCFF_X4_Y14_N13; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 56.54 % )
                Info: Total interconnect delay = 1.277 ns ( 43.46 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.938 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.277 ns) + CELL(0.666 ns) = 2.938 ns; Loc. = LCFF_X4_Y14_N13; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 56.54 % )
                Info: Total interconnect delay = 1.277 ns ( 43.46 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.208 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.210 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y8_N13; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.750 ns) + CELL(0.460 ns) = 1.210 ns; Loc. = LCFF_X5_Y8_N1; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 38.02 % )
        Info: Total interconnect delay = 0.750 ns ( 61.98 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.837 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.837 ns; Loc. = LCFF_X5_Y8_N1; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.66 % )
                Info: Total interconnect delay = 1.031 ns ( 36.34 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.837 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.837 ns; Loc. = LCFF_X5_Y8_N13; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.66 % )
                Info: Total interconnect delay = 1.031 ns ( 36.34 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]" (data pin = "GPIO[21]", clock pin = "SPI_SCK") is 10.071 ns
    Info: + Longest pin to register delay is 13.049 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'GPIO[21]'
        Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOC_X30_Y0_N2; Fanout = 2; COMB Node = 'GPIO[21]~2'
        Info: 3: + IC(8.706 ns) + CELL(0.650 ns) = 10.340 ns; Loc. = LCCOMB_X4_Y8_N22; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~244'
        Info: 4: + IC(0.358 ns) + CELL(0.206 ns) = 10.904 ns; Loc. = LCCOMB_X4_Y8_N24; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~245'
        Info: 5: + IC(1.685 ns) + CELL(0.460 ns) = 13.049 ns; Loc. = LCFF_X4_Y14_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]'
        Info: Total cell delay = 2.300 ns ( 17.63 % )
        Info: Total interconnect delay = 10.749 ns ( 82.37 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 2.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(1.277 ns) + CELL(0.666 ns) = 2.938 ns; Loc. = LCFF_X4_Y14_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]'
        Info: Total cell delay = 1.661 ns ( 56.54 % )
        Info: Total interconnect delay = 1.277 ns ( 43.46 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED3" through register "got_sync" is 22.047 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 13.535 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
        Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.962 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(9.004 ns) + CELL(0.000 ns) = 11.966 ns; Loc. = CLKCTRL_G1; Fanout = 420; COMB Node = 'SLRD~reg0clkctrl'
        Info: 4: + IC(0.903 ns) + CELL(0.666 ns) = 13.535 ns; Loc. = LCFF_X7_Y7_N29; Fanout = 2; REG Node = 'got_sync'
        Info: Total cell delay = 2.766 ns ( 20.44 % )
        Info: Total interconnect delay = 10.769 ns ( 79.56 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 8.208 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y7_N29; Fanout = 2; REG Node = 'got_sync'
        Info: 2: + IC(1.891 ns) + CELL(0.589 ns) = 2.480 ns; Loc. = LCCOMB_X14_Y5_N24; Fanout = 1; COMB Node = 'have_sync~0'
        Info: 3: + IC(2.612 ns) + CELL(3.116 ns) = 8.208 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 3.705 ns ( 45.14 % )
        Info: Total interconnect delay = 4.503 ns ( 54.86 % )
Info: Longest tpd from source pin "SDOBACK" to destination pin "FX2_PE1" is 11.665 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'
    Info: 2: + IC(7.574 ns) + CELL(3.076 ns) = 11.665 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'
    Info: Total cell delay = 4.091 ns ( 35.07 % )
    Info: Total interconnect delay = 7.574 ns ( 64.93 % )
Info: th for register "temp_Merc_serialno[5]" (data pin = "serno", clock pin = "IFCLK") is 8.050 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 15.180 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
        Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.962 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(2.534 ns) + CELL(0.970 ns) = 6.466 ns; Loc. = LCFF_X33_Y13_N21; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.461 ns) + CELL(0.370 ns) = 7.297 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.363 ns) + CELL(0.206 ns) = 7.866 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.356 ns) + CELL(0.206 ns) = 8.428 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.370 ns) + CELL(0.206 ns) = 9.004 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(0.367 ns) + CELL(0.206 ns) = 9.577 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 11; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(1.066 ns) + CELL(0.970 ns) = 11.613 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 5; REG Node = 'AK_reset~reg0'
        Info: 10: + IC(0.461 ns) + CELL(0.206 ns) = 12.280 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'BCLK~30'
        Info: 11: + IC(0.359 ns) + CELL(0.206 ns) = 12.845 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
        Info: 12: + IC(0.758 ns) + CELL(0.000 ns) = 13.603 ns; Loc. = CLKCTRL_G4; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
        Info: 13: + IC(0.911 ns) + CELL(0.666 ns) = 15.180 ns; Loc. = LCFF_X25_Y14_N31; Fanout = 2; REG Node = 'temp_Merc_serialno[5]'
        Info: Total cell delay = 6.312 ns ( 41.58 % )
        Info: Total interconnect delay = 8.868 ns ( 58.42 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.436 ns
        Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_173; Fanout = 12; PIN Node = 'serno'
        Info: 2: + IC(6.158 ns) + CELL(0.206 ns) = 7.328 ns; Loc. = LCCOMB_X25_Y14_N30; Fanout = 1; COMB Node = 'temp_Merc_serialno[5]~1136'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.436 ns; Loc. = LCFF_X25_Y14_N31; Fanout = 2; REG Node = 'temp_Merc_serialno[5]'
        Info: Total cell delay = 1.278 ns ( 17.19 % )
        Info: Total interconnect delay = 6.158 ns ( 82.81 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 141 megabytes
    Info: Processing ended: Wed Jan 14 20:17:22 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


