# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_mux8_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:07 on Oct 19,2017
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# ** Error: (vlog-13069) ./mux8_1.sv(46): near "end": syntax error, unexpected end.
# End time: 15:33:07 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_mux8_1.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux8_1.sv""
do runlab_mux8_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:59 on Oct 19,2017
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 15:34:00 on Oct 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:00 on Oct 19,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:34:01 on Oct 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:01 on Oct 19,2017
# vlog -reportprogress 300 ./mux_4_1.sv 
# -- Compiling module mux_4_1
# -- Compiling module mux_4_1_testbench
# 
# Top level modules:
# 	mux_4_1_testbench
# End time: 15:34:01 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux8_1_testbench 
# Start time: 15:34:01 on Oct 19,2017
# Loading sv_std.std
# Loading work.mux8_1_testbench
# Loading work.mux8_1
# Loading work.mux_4_1
# Loading work.mux2_1
# ** Error: Cannot open macro file: mux8_1_wave.do
# Error in macro ./runlab_mux8_1.do line 19
# Cannot open macro file: mux8_1_wave.do
#     while executing
# "do mux8_1_wave.do"
add wave -position end  sim:/mux8_1_testbench/in
add wave -position end  sim:/mux8_1_testbench/sel
add wave -position end  sim:/mux8_1_testbench/out
add wave -position end  sim:/mux8_1_testbench/i
add wave -position end  sim:/mux8_1_testbench/j
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE-469/Lab_2/mux8_1_wave.do
do runlab_mux8_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:53 on Oct 19,2017
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 15:34:53 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:53 on Oct 19,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:34:53 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:53 on Oct 19,2017
# vlog -reportprogress 300 ./mux_4_1.sv 
# -- Compiling module mux_4_1
# -- Compiling module mux_4_1_testbench
# 
# Top level modules:
# 	mux_4_1_testbench
# End time: 15:34:54 on Oct 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:34:55 on Oct 19,2017, Elapsed time: 0:00:54
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux8_1_testbench 
# Start time: 15:34:55 on Oct 19,2017
# Loading sv_std.std
# Loading work.mux8_1_testbench
# Loading work.mux8_1
# Loading work.mux_4_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab_mux8_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:19 on Oct 19,2017
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 15:38:20 on Oct 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:20 on Oct 19,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:38:20 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:20 on Oct 19,2017
# vlog -reportprogress 300 ./mux_4_1.sv 
# -- Compiling module mux_4_1
# -- Compiling module mux_4_1_testbench
# 
# Top level modules:
# 	mux_4_1_testbench
# End time: 15:38:21 on Oct 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:38:22 on Oct 19,2017, Elapsed time: 0:03:27
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux8_1_testbench 
# Start time: 15:38:22 on Oct 19,2017
# Loading sv_std.std
# Loading work.mux8_1_testbench
# Loading work.mux8_1
# Loading work.mux_4_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab_mux8_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:20 on Oct 19,2017
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# ** Error: (vlog-13069) ./mux8_1.sv(42): near "in": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: (vlog-13069) ./mux8_1.sv(44): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) ./mux8_1.sv(56): near "end": syntax error, unexpected end.
# End time: 15:42:21 on Oct 19,2017, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_mux8_1.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux8_1.sv""
do runlab_mux8_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:52 on Oct 19,2017
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 15:42:52 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:52 on Oct 19,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:42:53 on Oct 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:53 on Oct 19,2017
# vlog -reportprogress 300 ./mux_4_1.sv 
# -- Compiling module mux_4_1
# -- Compiling module mux_4_1_testbench
# 
# Top level modules:
# 	mux_4_1_testbench
# End time: 15:42:54 on Oct 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:42:56 on Oct 19,2017, Elapsed time: 0:04:34
# Errors: 6, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux8_1_testbench 
# Start time: 15:42:56 on Oct 19,2017
# Loading sv_std.std
# Loading work.mux8_1_testbench
# Loading work.mux8_1
# Loading work.mux_4_1
# Loading work.mux2_1
# ** Error: (vish-4014) No objects found matching '/mux8_1_testbench/j'.
# Executing ONERROR command at macro ./mux8_1_wave.do line 7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab_mux8_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:28 on Oct 19,2017
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 15:44:28 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:28 on Oct 19,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:44:29 on Oct 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:29 on Oct 19,2017
# vlog -reportprogress 300 ./mux_4_1.sv 
# -- Compiling module mux_4_1
# -- Compiling module mux_4_1_testbench
# 
# Top level modules:
# 	mux_4_1_testbench
# End time: 15:44:29 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:44:31 on Oct 19,2017, Elapsed time: 0:01:35
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux8_1_testbench 
# Start time: 15:44:31 on Oct 19,2017
# Loading sv_std.std
# Loading work.mux8_1_testbench
# Loading work.mux8_1
# Loading work.mux_4_1
# Loading work.mux2_1
# ** Error: (vish-4014) No objects found matching '/mux8_1_testbench/j'.
# Executing ONERROR command at macro ./mux8_1_wave.do line 7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 15:56:25 on Oct 19,2017, Elapsed time: 0:11:54
# Errors: 3, Warnings: 0
