Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "M:/Year 2/Further Digital/Lab3/TaskB/Fibonacci_tb_isim_beh.exe" -prj "M:/Year 2/Further Digital/Lab3/TaskB/Fibonacci_tb_beh.prj" "work.Fibonacci_tb" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "M:/Year 2/Further Digital/Lab3/TaskB/RAM.vhd" into library work
Parsing VHDL file "M:/Year 2/Further Digital/Lab3/TaskB/Debouncer.vhd" into library work
Parsing VHDL file "M:/Year 2/Further Digital/Lab3/TaskB/Datapath.vhd" into library work
Parsing VHDL file "M:/Year 2/Further Digital/Lab3/TaskB/Control.vhd" into library work
Parsing VHDL file "M:/Year 2/Further Digital/Lab3/TaskB/Fibonacci.vhd" into library work
Parsing VHDL file "M:/Year 2/Further Digital/Lab3/TaskB/Fibonacci_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Debouncer [debouncer_default]
Compiling architecture behavioral of entity RAM [ram_default]
Compiling architecture behavioral of entity Datapath [datapath_default]
Compiling architecture behavioral of entity Control [control_default]
Compiling architecture behavioral of entity Fibonacci [fibonacci_default]
Compiling architecture behavior of entity fibonacci_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable M:/Year 2/Further Digital/Lab3/TaskB/Fibonacci_tb_isim_beh.exe
Fuse Memory Usage: 37896 KB
Fuse CPU Usage: 858 ms
