// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sort_HH_
#define _sort_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "huffman_encoding_g8j.h"
#include "sort_previous_sorbkb.h"
#include "sort_current_digifYi.h"

namespace ap_rtl {

struct sort : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > in_value_V_address0;
    sc_out< sc_logic > in_value_V_ce0;
    sc_in< sc_lv<32> > in_value_V_q0;
    sc_out< sc_lv<8> > in_frequency_V_address0;
    sc_out< sc_logic > in_frequency_V_ce0;
    sc_in< sc_lv<32> > in_frequency_V_q0;
    sc_in< sc_lv<32> > n_dout;
    sc_in< sc_logic > n_empty_n;
    sc_out< sc_logic > n_read;
    sc_out< sc_lv<8> > out_value_V_address0;
    sc_out< sc_logic > out_value_V_ce0;
    sc_out< sc_logic > out_value_V_we0;
    sc_out< sc_lv<32> > out_value_V_d0;
    sc_out< sc_lv<8> > out_frequency_V_address0;
    sc_out< sc_logic > out_frequency_V_ce0;
    sc_out< sc_logic > out_frequency_V_we0;
    sc_out< sc_lv<32> > out_frequency_V_d0;
    sc_out< sc_lv<32> > n_out_din;
    sc_in< sc_logic > n_out_full_n;
    sc_out< sc_logic > n_out_write;


    // Module declarations
    sort(sc_module_name name);
    SC_HAS_PROCESS(sort);

    ~sort();

    sc_trace_file* mVcdFile;

    sort_previous_sorbkb* previous_sorting_val_U;
    sort_previous_sorbkb* previous_sorting_fre_U;
    sort_previous_sorbkb* sorting_value_V_U;
    sort_previous_sorbkb* sorting_frequency_V_U;
    sort_current_digifYi* current_digit_V_U;
    huffman_encoding_g8j<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* huffman_encoding_g8j_U6;
    huffman_encoding_g8j<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* huffman_encoding_g8j_U7;
    huffman_encoding_g8j<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* huffman_encoding_g8j_U8;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > n_blk_n;
    sc_signal< sc_logic > n_out_blk_n;
    sc_signal< sc_lv<32> > j_0_i_i_reg_337;
    sc_signal< sc_lv<32> > j5_0_i_i_reg_1799;
    sc_signal< sc_lv<32> > digit_histogram_15_3_reg_1810;
    sc_signal< sc_lv<32> > digit_histogram_14_3_reg_1822;
    sc_signal< sc_lv<32> > digit_histogram_13_3_reg_1834;
    sc_signal< sc_lv<32> > digit_histogram_12_3_reg_1846;
    sc_signal< sc_lv<32> > digit_histogram_11_3_reg_1858;
    sc_signal< sc_lv<32> > digit_histogram_10_3_reg_1870;
    sc_signal< sc_lv<32> > digit_histogram_9_V_3_reg_1882;
    sc_signal< sc_lv<32> > digit_histogram_8_V_3_reg_1894;
    sc_signal< sc_lv<32> > digit_histogram_7_V_3_reg_1906;
    sc_signal< sc_lv<32> > digit_histogram_6_V_3_reg_1918;
    sc_signal< sc_lv<32> > digit_histogram_5_V_3_reg_1930;
    sc_signal< sc_lv<32> > digit_histogram_4_V_3_reg_1942;
    sc_signal< sc_lv<32> > digit_histogram_3_V_3_reg_1954;
    sc_signal< sc_lv<32> > digit_histogram_2_V_3_reg_1966;
    sc_signal< sc_lv<32> > digit_histogram_1_V_3_reg_1978;
    sc_signal< sc_lv<32> > digit_histogram_0_V_3_reg_1990;
    sc_signal< sc_lv<32> > j7_0_i_i_reg_3857;
    sc_signal< sc_lv<32> > digit_location_15_V_3_reg_3868;
    sc_signal< sc_lv<32> > digit_location_14_V_3_reg_3880;
    sc_signal< sc_lv<32> > digit_location_13_V_3_reg_3892;
    sc_signal< sc_lv<32> > digit_location_12_V_3_reg_3904;
    sc_signal< sc_lv<32> > digit_location_11_V_3_reg_3916;
    sc_signal< sc_lv<32> > digit_location_10_V_3_reg_3928;
    sc_signal< sc_lv<32> > digit_location_9_V_3_reg_3940;
    sc_signal< sc_lv<32> > digit_location_8_V_3_reg_3952;
    sc_signal< sc_lv<32> > digit_location_7_V_3_reg_3964;
    sc_signal< sc_lv<32> > digit_location_6_V_3_reg_3976;
    sc_signal< sc_lv<32> > digit_location_5_V_3_reg_3988;
    sc_signal< sc_lv<32> > digit_location_4_V_3_reg_4000;
    sc_signal< sc_lv<32> > digit_location_3_V_3_reg_4012;
    sc_signal< sc_lv<32> > digit_location_2_V_3_reg_4024;
    sc_signal< sc_lv<32> > digit_location_1_V_32_reg_4036;
    sc_signal< sc_lv<32> > digit_location_0_V_s_reg_4048;
    sc_signal< sc_lv<32> > n_read_reg_5217;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln20_fu_4923_p2;
    sc_signal< sc_lv<1> > icmp_ln20_reg_5224;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > j_fu_4928_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln22_fu_4934_p1;
    sc_signal< sc_lv<64> > zext_ln22_reg_5233;
    sc_signal< sc_lv<1> > tmp_fu_4940_p3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > zext_ln26_fu_4948_p1;
    sc_signal< sc_lv<32> > zext_ln26_reg_5253;
    sc_signal< sc_lv<5> > i_fu_4958_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln34_fu_4968_p2;
    sc_signal< sc_lv<1> > icmp_ln34_reg_5269;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state8_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln34_reg_5269_pp2_iter1_reg;
    sc_signal< sc_lv<32> > j_1_fu_4973_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<64> > zext_ln36_fu_4979_p1;
    sc_signal< sc_lv<64> > zext_ln36_reg_5278;
    sc_signal< sc_lv<64> > zext_ln36_reg_5278_pp2_iter1_reg;
    sc_signal< sc_lv<4> > digit_V_fu_4990_p1;
    sc_signal< sc_lv<4> > digit_V_reg_5295;
    sc_signal< sc_lv<5> > i_3_fu_5122_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > icmp_ln44_fu_5053_p2;
    sc_signal< sc_lv<1> > icmp_ln49_fu_5128_p2;
    sc_signal< sc_lv<1> > icmp_ln49_reg_5312;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state14_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state15_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state16_pp4_stage0_iter2;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln49_reg_5312_pp4_iter1_reg;
    sc_signal< sc_lv<32> > j_2_fu_5133_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<64> > zext_ln51_fu_5139_p1;
    sc_signal< sc_lv<64> > zext_ln51_reg_5321;
    sc_signal< sc_lv<4> > current_digit_V_q0;
    sc_signal< sc_lv<4> > digit_V_1_reg_5332;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_lv<6> > shift_fu_5211_p2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_lv<8> > previous_sorting_val_address0;
    sc_signal< sc_logic > previous_sorting_val_ce0;
    sc_signal< sc_logic > previous_sorting_val_we0;
    sc_signal< sc_lv<32> > previous_sorting_val_q0;
    sc_signal< sc_lv<8> > previous_sorting_fre_address0;
    sc_signal< sc_logic > previous_sorting_fre_ce0;
    sc_signal< sc_logic > previous_sorting_fre_we0;
    sc_signal< sc_lv<32> > previous_sorting_fre_q0;
    sc_signal< sc_lv<8> > sorting_value_V_address0;
    sc_signal< sc_logic > sorting_value_V_ce0;
    sc_signal< sc_logic > sorting_value_V_we0;
    sc_signal< sc_lv<32> > sorting_value_V_d0;
    sc_signal< sc_lv<32> > sorting_value_V_q0;
    sc_signal< sc_lv<8> > sorting_frequency_V_address0;
    sc_signal< sc_logic > sorting_frequency_V_ce0;
    sc_signal< sc_logic > sorting_frequency_V_we0;
    sc_signal< sc_lv<32> > sorting_frequency_V_d0;
    sc_signal< sc_lv<32> > sorting_frequency_V_q0;
    sc_signal< sc_lv<8> > current_digit_V_address0;
    sc_signal< sc_logic > current_digit_V_ce0;
    sc_signal< sc_logic > current_digit_V_we0;
    sc_signal< sc_lv<32> > digit_location_15_V_reg_348;
    sc_signal< sc_lv<32> > digit_location_14_V_reg_360;
    sc_signal< sc_lv<32> > digit_location_13_V_reg_372;
    sc_signal< sc_lv<32> > digit_location_12_V_reg_384;
    sc_signal< sc_lv<32> > digit_location_11_V_reg_396;
    sc_signal< sc_lv<32> > digit_location_10_V_reg_408;
    sc_signal< sc_lv<32> > digit_location_9_V_s_reg_420;
    sc_signal< sc_lv<32> > digit_location_8_V_s_reg_432;
    sc_signal< sc_lv<32> > digit_location_7_V_s_reg_444;
    sc_signal< sc_lv<32> > digit_location_6_V_s_reg_456;
    sc_signal< sc_lv<32> > digit_location_5_V_s_reg_468;
    sc_signal< sc_lv<32> > digit_location_4_V_s_reg_480;
    sc_signal< sc_lv<32> > digit_location_3_V_s_reg_492;
    sc_signal< sc_lv<32> > digit_location_2_V_s_reg_504;
    sc_signal< sc_lv<32> > digit_location_1_V_s_reg_516;
    sc_signal< sc_lv<32> > digit_histogram_15_s_reg_528;
    sc_signal< sc_lv<32> > digit_histogram_14_s_reg_540;
    sc_signal< sc_lv<32> > digit_histogram_13_s_reg_552;
    sc_signal< sc_lv<32> > digit_histogram_12_s_reg_564;
    sc_signal< sc_lv<32> > digit_histogram_11_s_reg_576;
    sc_signal< sc_lv<32> > digit_histogram_10_s_reg_588;
    sc_signal< sc_lv<32> > digit_histogram_9_V_reg_600;
    sc_signal< sc_lv<32> > digit_histogram_8_V_reg_612;
    sc_signal< sc_lv<32> > digit_histogram_7_V_reg_624;
    sc_signal< sc_lv<32> > digit_histogram_6_V_reg_636;
    sc_signal< sc_lv<32> > digit_histogram_5_V_reg_648;
    sc_signal< sc_lv<32> > digit_histogram_4_V_reg_660;
    sc_signal< sc_lv<32> > digit_histogram_3_V_reg_672;
    sc_signal< sc_lv<32> > digit_histogram_2_V_reg_684;
    sc_signal< sc_lv<32> > digit_histogram_1_V_reg_696;
    sc_signal< sc_lv<32> > digit_histogram_0_V_2_reg_708;
    sc_signal< sc_lv<6> > op2_assign_reg_720;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > digit_histogram_15_1_reg_732;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_15_2_phi_fu_923_p32;
    sc_signal< sc_lv<1> > icmp_ln28_fu_4952_p2;
    sc_signal< sc_lv<32> > digit_histogram_14_1_reg_743;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_14_2_phi_fu_978_p32;
    sc_signal< sc_lv<32> > digit_histogram_13_1_reg_754;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_13_2_phi_fu_1033_p32;
    sc_signal< sc_lv<32> > digit_histogram_12_1_reg_765;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_12_2_phi_fu_1088_p32;
    sc_signal< sc_lv<32> > digit_histogram_11_1_reg_776;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_11_2_phi_fu_1143_p32;
    sc_signal< sc_lv<32> > digit_histogram_10_1_reg_787;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_10_2_phi_fu_1198_p32;
    sc_signal< sc_lv<32> > digit_histogram_9_V_1_reg_798;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_9_V_2_phi_fu_1253_p32;
    sc_signal< sc_lv<32> > digit_histogram_8_V_1_reg_809;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_8_V_2_phi_fu_1308_p32;
    sc_signal< sc_lv<32> > digit_histogram_7_V_1_reg_820;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_7_V_2_phi_fu_1363_p32;
    sc_signal< sc_lv<32> > digit_histogram_6_V_1_reg_831;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_6_V_2_phi_fu_1418_p32;
    sc_signal< sc_lv<32> > digit_histogram_5_V_1_reg_842;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_5_V_2_phi_fu_1473_p32;
    sc_signal< sc_lv<32> > digit_histogram_4_V_1_reg_853;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_4_V_2_phi_fu_1528_p32;
    sc_signal< sc_lv<32> > digit_histogram_3_V_1_reg_864;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_3_V_2_phi_fu_1583_p32;
    sc_signal< sc_lv<32> > digit_histogram_2_V_1_reg_875;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_2_V_2_phi_fu_1638_p32;
    sc_signal< sc_lv<32> > digit_histogram_1_V_1_reg_886;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_1_V_2_phi_fu_1693_p32;
    sc_signal< sc_lv<32> > digit_histogram_0_V_1_reg_897;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_0_V_21_phi_fu_1748_p32;
    sc_signal< sc_lv<5> > i_0_i_i_reg_908;
    sc_signal< sc_lv<4> > trunc_ln321_fu_4964_p1;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_15_4_phi_fu_2006_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_14_4_phi_fu_2060_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_13_4_phi_fu_2114_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_12_4_phi_fu_2168_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_11_4_phi_fu_2222_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_10_4_phi_fu_2276_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_9_V_4_phi_fu_2330_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_8_V_4_phi_fu_2384_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_7_V_4_phi_fu_2438_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_6_V_4_phi_fu_2492_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_5_V_4_phi_fu_2546_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_4_V_4_phi_fu_2600_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_3_V_4_phi_fu_2654_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_2_V_4_phi_fu_2708_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_1_V_4_phi_fu_2762_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_histogram_0_V_4_phi_fu_2816_p32;
    sc_signal< sc_lv<32> > digit_histogram_0_V_fu_5031_p2;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_15_4_reg_2002;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_14_4_reg_2056;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_13_4_reg_2110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_12_4_reg_2164;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_11_4_reg_2218;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_10_4_reg_2272;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_9_V_4_reg_2326;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_8_V_4_reg_2380;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_7_V_4_reg_2434;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_6_V_4_reg_2488;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_5_V_4_reg_2542;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_4_V_4_reg_2596;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_3_V_4_reg_2650;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_2_V_4_reg_2704;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_1_V_4_reg_2758;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter2_digit_histogram_0_V_4_reg_2812;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_15_V_2_phi_fu_3096_p30;
    sc_signal< sc_lv<32> > digit_location_15_V_1_reg_2866;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_14_V_2_phi_fu_3147_p30;
    sc_signal< sc_lv<32> > digit_location_14_V_1_reg_2877;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_13_V_2_phi_fu_3198_p30;
    sc_signal< sc_lv<32> > digit_location_13_V_1_reg_2888;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_12_V_2_phi_fu_3249_p30;
    sc_signal< sc_lv<32> > digit_location_12_V_1_reg_2899;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_11_V_2_phi_fu_3300_p30;
    sc_signal< sc_lv<32> > digit_location_11_V_1_reg_2910;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_10_V_2_phi_fu_3351_p30;
    sc_signal< sc_lv<32> > digit_location_10_V_1_reg_2921;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_9_V_2_phi_fu_3402_p30;
    sc_signal< sc_lv<32> > digit_location_9_V_1_reg_2932;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_8_V_2_phi_fu_3453_p30;
    sc_signal< sc_lv<32> > digit_location_8_V_1_reg_2943;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_7_V_2_phi_fu_3504_p30;
    sc_signal< sc_lv<32> > digit_location_7_V_1_reg_2954;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_6_V_2_phi_fu_3555_p30;
    sc_signal< sc_lv<32> > digit_location_6_V_1_reg_2965;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_5_V_2_phi_fu_3606_p30;
    sc_signal< sc_lv<32> > digit_location_5_V_1_reg_2976;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_4_V_2_phi_fu_3657_p30;
    sc_signal< sc_lv<32> > digit_location_4_V_1_reg_2987;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_3_V_2_phi_fu_3708_p30;
    sc_signal< sc_lv<32> > digit_location_3_V_1_reg_2998;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_2_V_2_phi_fu_3759_p30;
    sc_signal< sc_lv<32> > digit_location_2_V_1_reg_3009;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_1_V_2_phi_fu_3810_p30;
    sc_signal< sc_lv<32> > digit_location_1_V_1_reg_3020;
    sc_signal< sc_lv<5> > i6_0_i_i_reg_3031;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln215_phi_fu_3045_p30;
    sc_signal< sc_lv<4> > trunc_ln46_fu_5059_p1;
    sc_signal< sc_lv<32> > digit_location_1_V_fu_5101_p2;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_15_V_4_phi_fu_4063_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_14_V_4_phi_fu_4117_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_13_V_4_phi_fu_4171_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_12_V_4_phi_fu_4225_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_11_V_4_phi_fu_4279_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_10_V_4_phi_fu_4333_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_9_V_4_phi_fu_4387_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_8_V_4_phi_fu_4441_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_7_V_4_phi_fu_4495_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_6_V_4_phi_fu_4549_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_5_V_4_phi_fu_4603_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_4_V_4_phi_fu_4657_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_3_V_4_phi_fu_4711_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_2_V_4_phi_fu_4765_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_1_V_4_phi_fu_4819_p32;
    sc_signal< sc_lv<32> > ap_phi_mux_digit_location_0_V_1_phi_fu_4873_p32;
    sc_signal< sc_lv<32> > digit_location_0_V_fu_5189_p2;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_15_V_4_reg_4059;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_14_V_4_reg_4113;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_4167;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_4221;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_4275;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_4329;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_4383;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_4437;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_4491;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_4545;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_4599;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_4653;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_4707;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_4761;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_4815;
    sc_signal< sc_lv<32> > ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_4869;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<64> > zext_ln544_fu_5181_p1;
    sc_signal< sc_lv<32> > lshr_ln1503_fu_4985_p2;
    sc_signal< sc_lv<32> > t_V_fu_4994_p18;
    sc_signal< sc_lv<4> > phi_ln215_1_fu_5063_p17;
    sc_signal< sc_lv<32> > phi_ln215_1_fu_5063_p18;
    sc_signal< sc_lv<32> > t_V_2_fu_5144_p18;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< bool > ap_condition_1249;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_pp0_stage0;
    static const sc_lv<12> ap_ST_fsm_state4;
    static const sc_lv<12> ap_ST_fsm_state5;
    static const sc_lv<12> ap_ST_fsm_state6;
    static const sc_lv<12> ap_ST_fsm_state7;
    static const sc_lv<12> ap_ST_fsm_pp2_stage0;
    static const sc_lv<12> ap_ST_fsm_state11;
    static const sc_lv<12> ap_ST_fsm_state12;
    static const sc_lv<12> ap_ST_fsm_state13;
    static const sc_lv<12> ap_ST_fsm_pp4_stage0;
    static const sc_lv<12> ap_ST_fsm_state17;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<6> ap_const_lv6_4;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp2_stage0_iter2();
    void thread_ap_block_state14_pp4_stage0_iter0();
    void thread_ap_block_state15_pp4_stage0_iter1();
    void thread_ap_block_state16_pp4_stage0_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state8_pp2_stage0_iter0();
    void thread_ap_block_state9_pp2_stage0_iter1();
    void thread_ap_condition_1249();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp4();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp4();
    void thread_ap_phi_mux_digit_histogram_0_V_21_phi_fu_1748_p32();
    void thread_ap_phi_mux_digit_histogram_0_V_4_phi_fu_2816_p32();
    void thread_ap_phi_mux_digit_histogram_10_2_phi_fu_1198_p32();
    void thread_ap_phi_mux_digit_histogram_10_4_phi_fu_2276_p32();
    void thread_ap_phi_mux_digit_histogram_11_2_phi_fu_1143_p32();
    void thread_ap_phi_mux_digit_histogram_11_4_phi_fu_2222_p32();
    void thread_ap_phi_mux_digit_histogram_12_2_phi_fu_1088_p32();
    void thread_ap_phi_mux_digit_histogram_12_4_phi_fu_2168_p32();
    void thread_ap_phi_mux_digit_histogram_13_2_phi_fu_1033_p32();
    void thread_ap_phi_mux_digit_histogram_13_4_phi_fu_2114_p32();
    void thread_ap_phi_mux_digit_histogram_14_2_phi_fu_978_p32();
    void thread_ap_phi_mux_digit_histogram_14_4_phi_fu_2060_p32();
    void thread_ap_phi_mux_digit_histogram_15_2_phi_fu_923_p32();
    void thread_ap_phi_mux_digit_histogram_15_4_phi_fu_2006_p32();
    void thread_ap_phi_mux_digit_histogram_1_V_2_phi_fu_1693_p32();
    void thread_ap_phi_mux_digit_histogram_1_V_4_phi_fu_2762_p32();
    void thread_ap_phi_mux_digit_histogram_2_V_2_phi_fu_1638_p32();
    void thread_ap_phi_mux_digit_histogram_2_V_4_phi_fu_2708_p32();
    void thread_ap_phi_mux_digit_histogram_3_V_2_phi_fu_1583_p32();
    void thread_ap_phi_mux_digit_histogram_3_V_4_phi_fu_2654_p32();
    void thread_ap_phi_mux_digit_histogram_4_V_2_phi_fu_1528_p32();
    void thread_ap_phi_mux_digit_histogram_4_V_4_phi_fu_2600_p32();
    void thread_ap_phi_mux_digit_histogram_5_V_2_phi_fu_1473_p32();
    void thread_ap_phi_mux_digit_histogram_5_V_4_phi_fu_2546_p32();
    void thread_ap_phi_mux_digit_histogram_6_V_2_phi_fu_1418_p32();
    void thread_ap_phi_mux_digit_histogram_6_V_4_phi_fu_2492_p32();
    void thread_ap_phi_mux_digit_histogram_7_V_2_phi_fu_1363_p32();
    void thread_ap_phi_mux_digit_histogram_7_V_4_phi_fu_2438_p32();
    void thread_ap_phi_mux_digit_histogram_8_V_2_phi_fu_1308_p32();
    void thread_ap_phi_mux_digit_histogram_8_V_4_phi_fu_2384_p32();
    void thread_ap_phi_mux_digit_histogram_9_V_2_phi_fu_1253_p32();
    void thread_ap_phi_mux_digit_histogram_9_V_4_phi_fu_2330_p32();
    void thread_ap_phi_mux_digit_location_0_V_1_phi_fu_4873_p32();
    void thread_ap_phi_mux_digit_location_10_V_2_phi_fu_3351_p30();
    void thread_ap_phi_mux_digit_location_10_V_4_phi_fu_4333_p32();
    void thread_ap_phi_mux_digit_location_11_V_2_phi_fu_3300_p30();
    void thread_ap_phi_mux_digit_location_11_V_4_phi_fu_4279_p32();
    void thread_ap_phi_mux_digit_location_12_V_2_phi_fu_3249_p30();
    void thread_ap_phi_mux_digit_location_12_V_4_phi_fu_4225_p32();
    void thread_ap_phi_mux_digit_location_13_V_2_phi_fu_3198_p30();
    void thread_ap_phi_mux_digit_location_13_V_4_phi_fu_4171_p32();
    void thread_ap_phi_mux_digit_location_14_V_2_phi_fu_3147_p30();
    void thread_ap_phi_mux_digit_location_14_V_4_phi_fu_4117_p32();
    void thread_ap_phi_mux_digit_location_15_V_2_phi_fu_3096_p30();
    void thread_ap_phi_mux_digit_location_15_V_4_phi_fu_4063_p32();
    void thread_ap_phi_mux_digit_location_1_V_2_phi_fu_3810_p30();
    void thread_ap_phi_mux_digit_location_1_V_4_phi_fu_4819_p32();
    void thread_ap_phi_mux_digit_location_2_V_2_phi_fu_3759_p30();
    void thread_ap_phi_mux_digit_location_2_V_4_phi_fu_4765_p32();
    void thread_ap_phi_mux_digit_location_3_V_2_phi_fu_3708_p30();
    void thread_ap_phi_mux_digit_location_3_V_4_phi_fu_4711_p32();
    void thread_ap_phi_mux_digit_location_4_V_2_phi_fu_3657_p30();
    void thread_ap_phi_mux_digit_location_4_V_4_phi_fu_4657_p32();
    void thread_ap_phi_mux_digit_location_5_V_2_phi_fu_3606_p30();
    void thread_ap_phi_mux_digit_location_5_V_4_phi_fu_4603_p32();
    void thread_ap_phi_mux_digit_location_6_V_2_phi_fu_3555_p30();
    void thread_ap_phi_mux_digit_location_6_V_4_phi_fu_4549_p32();
    void thread_ap_phi_mux_digit_location_7_V_2_phi_fu_3504_p30();
    void thread_ap_phi_mux_digit_location_7_V_4_phi_fu_4495_p32();
    void thread_ap_phi_mux_digit_location_8_V_2_phi_fu_3453_p30();
    void thread_ap_phi_mux_digit_location_8_V_4_phi_fu_4441_p32();
    void thread_ap_phi_mux_digit_location_9_V_2_phi_fu_3402_p30();
    void thread_ap_phi_mux_digit_location_9_V_4_phi_fu_4387_p32();
    void thread_ap_phi_mux_phi_ln215_phi_fu_3045_p30();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_0_V_4_reg_2812();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_10_4_reg_2272();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_11_4_reg_2218();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_12_4_reg_2164();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_13_4_reg_2110();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_14_4_reg_2056();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_15_4_reg_2002();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_1_V_4_reg_2758();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_2_V_4_reg_2704();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_3_V_4_reg_2650();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_4_V_4_reg_2596();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_5_V_4_reg_2542();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_6_V_4_reg_2488();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_7_V_4_reg_2434();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_8_V_4_reg_2380();
    void thread_ap_phi_reg_pp2_iter2_digit_histogram_9_V_4_reg_2326();
    void thread_ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_4869();
    void thread_ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_4329();
    void thread_ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_4275();
    void thread_ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_4221();
    void thread_ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_4167();
    void thread_ap_phi_reg_pp4_iter2_digit_location_14_V_4_reg_4113();
    void thread_ap_phi_reg_pp4_iter2_digit_location_15_V_4_reg_4059();
    void thread_ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_4815();
    void thread_ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_4761();
    void thread_ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_4707();
    void thread_ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_4653();
    void thread_ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_4599();
    void thread_ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_4545();
    void thread_ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_4491();
    void thread_ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_4437();
    void thread_ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_4383();
    void thread_ap_ready();
    void thread_current_digit_V_address0();
    void thread_current_digit_V_ce0();
    void thread_current_digit_V_we0();
    void thread_digit_V_fu_4990_p1();
    void thread_digit_histogram_0_V_fu_5031_p2();
    void thread_digit_location_0_V_fu_5189_p2();
    void thread_digit_location_1_V_fu_5101_p2();
    void thread_i_3_fu_5122_p2();
    void thread_i_fu_4958_p2();
    void thread_icmp_ln20_fu_4923_p2();
    void thread_icmp_ln28_fu_4952_p2();
    void thread_icmp_ln34_fu_4968_p2();
    void thread_icmp_ln44_fu_5053_p2();
    void thread_icmp_ln49_fu_5128_p2();
    void thread_in_frequency_V_address0();
    void thread_in_frequency_V_ce0();
    void thread_in_value_V_address0();
    void thread_in_value_V_ce0();
    void thread_j_1_fu_4973_p2();
    void thread_j_2_fu_5133_p2();
    void thread_j_fu_4928_p2();
    void thread_lshr_ln1503_fu_4985_p2();
    void thread_n_blk_n();
    void thread_n_out_blk_n();
    void thread_n_out_din();
    void thread_n_out_write();
    void thread_n_read();
    void thread_out_frequency_V_address0();
    void thread_out_frequency_V_ce0();
    void thread_out_frequency_V_d0();
    void thread_out_frequency_V_we0();
    void thread_out_value_V_address0();
    void thread_out_value_V_ce0();
    void thread_out_value_V_d0();
    void thread_out_value_V_we0();
    void thread_phi_ln215_1_fu_5063_p17();
    void thread_previous_sorting_fre_address0();
    void thread_previous_sorting_fre_ce0();
    void thread_previous_sorting_fre_we0();
    void thread_previous_sorting_val_address0();
    void thread_previous_sorting_val_ce0();
    void thread_previous_sorting_val_we0();
    void thread_shift_fu_5211_p2();
    void thread_sorting_frequency_V_address0();
    void thread_sorting_frequency_V_ce0();
    void thread_sorting_frequency_V_d0();
    void thread_sorting_frequency_V_we0();
    void thread_sorting_value_V_address0();
    void thread_sorting_value_V_ce0();
    void thread_sorting_value_V_d0();
    void thread_sorting_value_V_we0();
    void thread_tmp_fu_4940_p3();
    void thread_trunc_ln321_fu_4964_p1();
    void thread_trunc_ln46_fu_5059_p1();
    void thread_zext_ln22_fu_4934_p1();
    void thread_zext_ln26_fu_4948_p1();
    void thread_zext_ln36_fu_4979_p1();
    void thread_zext_ln51_fu_5139_p1();
    void thread_zext_ln544_fu_5181_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
