Analysis & Synthesis report for SDRAM_CONTROL
Tue Oct 11 16:11:30 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated
 17. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p
 18. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p
 19. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram
 20. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp
 21. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_bwp
 22. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp
 23. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13
 24. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp
 25. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16
 26. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated
 27. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p
 28. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 29. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram
 30. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 31. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12
 32. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp
 33. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp
 34. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 35. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 36. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated
 37. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p
 38. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 39. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram
 40. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 41. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12
 42. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp
 43. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp
 44. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 45. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 46. Parameter Settings for User Entity Instance: pll_27:pll_27_inst|altpll:altpll_component
 47. Parameter Settings for User Entity Instance: Sdram_Control:u1
 48. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component
 49. Parameter Settings for User Entity Instance: Sdram_Control:u1|control_interface:u_control
 50. Parameter Settings for User Entity Instance: Sdram_Control:u1|command:u_command
 51. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 52. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 53. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 54. altpll Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2"
 56. Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1"
 57. Port Connectivity Checks: "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo"
 58. Port Connectivity Checks: "Sdram_Control:u1|control_interface:u_control"
 59. Port Connectivity Checks: "Sdram_Control:u1"
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 11 16:11:30 2011     ;
; Quartus II Version                 ; 10.0 Build 218 06/27/2010 SJ Full Version ;
; Revision Name                      ; SDRAM_CONTROL                             ;
; Top-level Entity Name              ; SDRAM_CONTROL                             ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 873                                       ;
;     Total combinational functions  ; 584                                       ;
;     Dedicated logic registers      ; 625                                       ;
; Total registers                    ; 625                                       ;
; Total pins                         ; 90                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 36,864                                    ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 2                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; SDRAM_CONTROL      ; SDRAM_CONTROL      ;
; Family name                                                                ; Cyclone IV E       ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; "RESTRUCTURE"            ;
+----------------------+--------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; Sdram_Control/Sdram_WR_FIFO.v     ; yes             ; User Wizard-Generated File   ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/Sdram_Control/Sdram_WR_FIFO.v     ;
; Sdram_Control/Sdram_RD_FIFO.v     ; yes             ; User Wizard-Generated File   ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/Sdram_Control/Sdram_RD_FIFO.v     ;
; Sdram_Control/Sdram_PLL.v         ; yes             ; User Wizard-Generated File   ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/Sdram_Control/Sdram_PLL.v         ;
; Sdram_Control/Sdram_Params.h      ; yes             ; User File                    ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/Sdram_Control/Sdram_Params.h      ;
; Sdram_Control/Sdram_Control.v     ; yes             ; User Verilog HDL File        ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/Sdram_Control/Sdram_Control.v     ;
; Sdram_Control/control_interface.v ; yes             ; User Verilog HDL File        ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/Sdram_Control/control_interface.v ;
; Sdram_Control/command.v           ; yes             ; User Verilog HDL File        ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/Sdram_Control/command.v           ;
; SEG7_LUT.v                        ; yes             ; User Verilog HDL File        ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/SEG7_LUT.v                        ;
; SDRAM_CONTROL.v                   ; yes             ; User Verilog HDL File        ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/SDRAM_CONTROL.v                   ;
; pll_27.v                          ; yes             ; User Wizard-Generated File   ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/pll_27.v                          ;
; altpll.tdf                        ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf                   ;
; db/sdram_pll_altpll.v             ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/sdram_pll_altpll.v             ;
; dcfifo_mixed_widths.tdf           ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf      ;
; db/dcfifo_7ip1.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/dcfifo_7ip1.tdf                ;
; db/a_gray2bin_tgb.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/a_gray2bin_tgb.tdf             ;
; db/a_graycounter_s57.tdf          ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/a_graycounter_s57.tdf          ;
; db/a_graycounter_njc.tdf          ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/a_graycounter_njc.tdf          ;
; db/altsyncram_or81.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/altsyncram_or81.tdf            ;
; db/dffpipe_fd9.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/dffpipe_fd9.tdf                ;
; db/alt_synch_pipe_hkd.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/alt_synch_pipe_hkd.tdf         ;
; db/dffpipe_gd9.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/dffpipe_gd9.tdf                ;
; db/alt_synch_pipe_ikd.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/alt_synch_pipe_ikd.tdf         ;
; db/dffpipe_hd9.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/dffpipe_hd9.tdf                ;
; db/cmpr_e66.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/cmpr_e66.tdf                   ;
; db/cntr_64e.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/cntr_64e.tdf                   ;
; db/dcfifo_5kp1.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/dcfifo_5kp1.tdf                ;
; db/a_gray2bin_6ib.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/a_gray2bin_6ib.tdf             ;
; db/a_graycounter_477.tdf          ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/a_graycounter_477.tdf          ;
; db/a_graycounter_1lc.tdf          ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/a_graycounter_1lc.tdf          ;
; db/altsyncram_3t81.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/altsyncram_3t81.tdf            ;
; db/alt_synch_pipe_qld.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/alt_synch_pipe_qld.tdf         ;
; db/dffpipe_pe9.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/dffpipe_pe9.tdf                ;
; db/dffpipe_oe9.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/dffpipe_oe9.tdf                ;
; db/alt_synch_pipe_rld.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/alt_synch_pipe_rld.tdf         ;
; db/dffpipe_qe9.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/dffpipe_qe9.tdf                ;
; db/cmpr_n76.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/db/cmpr_n76.tdf                   ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 873                                                                                                             ;
;                                             ;                                                                                                                 ;
; Total combinational functions               ; 584                                                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                                                 ;
;     -- 4 input functions                    ; 262                                                                                                             ;
;     -- 3 input functions                    ; 131                                                                                                             ;
;     -- <=2 input functions                  ; 191                                                                                                             ;
;                                             ;                                                                                                                 ;
; Logic elements by mode                      ;                                                                                                                 ;
;     -- normal mode                          ; 463                                                                                                             ;
;     -- arithmetic mode                      ; 121                                                                                                             ;
;                                             ;                                                                                                                 ;
; Total registers                             ; 625                                                                                                             ;
;     -- Dedicated logic registers            ; 625                                                                                                             ;
;     -- I/O registers                        ; 0                                                                                                               ;
;                                             ;                                                                                                                 ;
; I/O pins                                    ; 90                                                                                                              ;
; Total memory bits                           ; 36864                                                                                                           ;
; Total PLLs                                  ; 2                                                                                                               ;
;     -- PLLs                                 ; 2                                                                                                               ;
;                                             ;                                                                                                                 ;
; Maximum fan-out node                        ; Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 475                                                                                                             ;
; Total fan-out                               ; 4635                                                                                                            ;
; Average fan-out                             ; 3.20                                                                                                            ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                      ; Library Name ;
+--------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SDRAM_CONTROL                                               ; 584 (21)          ; 625 (37)     ; 36864       ; 0          ; 0            ; 0       ; 0         ; 90   ; 0            ; |SDRAM_CONTROL                                                                                                                                                                           ; work         ;
;    |SEG7_LUT:u2|                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|SEG7_LUT:u2                                                                                                                                                               ; work         ;
;    |SEG7_LUT:u3|                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|SEG7_LUT:u3                                                                                                                                                               ; work         ;
;    |SEG7_LUT:u4|                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|SEG7_LUT:u4                                                                                                                                                               ; work         ;
;    |SEG7_LUT:u5|                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|SEG7_LUT:u5                                                                                                                                                               ; work         ;
;    |Sdram_Control:u1|                                        ; 535 (169)         ; 588 (150)    ; 36864       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1                                                                                                                                                          ; work         ;
;       |Sdram_PLL:u_sdram_pll|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_PLL:u_sdram_pll                                                                                                                                    ; work         ;
;          |altpll:altpll_component|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component                                                                                                            ; work         ;
;             |Sdram_PLL_altpll:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component|Sdram_PLL_altpll:auto_generated                                                                            ; work         ;
;       |Sdram_RD_FIFO:u_read_fifo1|                           ; 85 (0)            ; 118 (0)      ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 85 (0)            ; 118 (0)      ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_5kp1:auto_generated|                     ; 85 (15)           ; 118 (30)     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated                                                  ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|             ; 9 (9)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                 ; 19 (19)           ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; work         ;
;                |a_graycounter_477:rdptr_g1p|                 ; 18 (18)           ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_qld:rs_dgwp|                  ; 0 (0)             ; 20 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp                       ; work         ;
;                   |dffpipe_pe9:dffpipe12|                    ; 0 (0)             ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12 ; work         ;
;                |alt_synch_pipe_rld:ws_dgrp|                  ; 0 (0)             ; 20 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp                       ; work         ;
;                   |dffpipe_qe9:dffpipe16|                    ; 0 (0)             ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ; work         ;
;                |altsyncram_3t81:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram                         ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; work         ;
;                |cntr_64e:cntr_b|                             ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b                                  ; work         ;
;                |dffpipe_oe9:ws_brp|                          ; 0 (0)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp                               ; work         ;
;                |dffpipe_oe9:ws_bwp|                          ; 0 (0)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp                               ; work         ;
;       |Sdram_RD_FIFO:u_read_fifo2|                           ; 85 (0)            ; 118 (0)      ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 85 (0)            ; 118 (0)      ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_5kp1:auto_generated|                     ; 85 (15)           ; 118 (30)     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated                                                  ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|             ; 9 (9)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                 ; 19 (19)           ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; work         ;
;                |a_graycounter_477:rdptr_g1p|                 ; 18 (18)           ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_qld:rs_dgwp|                  ; 0 (0)             ; 20 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp                       ; work         ;
;                   |dffpipe_pe9:dffpipe12|                    ; 0 (0)             ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12 ; work         ;
;                |alt_synch_pipe_rld:ws_dgrp|                  ; 0 (0)             ; 20 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp                       ; work         ;
;                   |dffpipe_qe9:dffpipe16|                    ; 0 (0)             ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ; work         ;
;                |altsyncram_3t81:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram                         ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; work         ;
;                |cntr_64e:cntr_b|                             ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b                                  ; work         ;
;                |dffpipe_oe9:ws_brp|                          ; 0 (0)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp                               ; work         ;
;                |dffpipe_oe9:ws_bwp|                          ; 0 (0)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp                               ; work         ;
;       |Sdram_WR_FIFO:u_write_fifo|                           ; 72 (0)            ; 96 (0)       ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 72 (0)            ; 96 (0)       ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_7ip1:auto_generated|                     ; 72 (13)           ; 96 (26)      ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated                                                  ; work         ;
;                |a_gray2bin_tgb:rdptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_tgb:rs_dgwp_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_njc:wrptr_g1p|                 ; 15 (15)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p                      ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 17 (17)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_hkd:rs_dgwp|                  ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp                       ; work         ;
;                   |dffpipe_gd9:dffpipe13|                    ; 0 (0)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13 ; work         ;
;                |alt_synch_pipe_ikd:ws_dgrp|                  ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp                       ; work         ;
;                   |dffpipe_hd9:dffpipe16|                    ; 0 (0)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16 ; work         ;
;                |altsyncram_or81:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram                         ; work         ;
;                |cmpr_e66:rdempty_eq_comp|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cmpr_e66:rdempty_eq_comp                         ; work         ;
;                |cmpr_e66:wrfull_eq_comp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cmpr_e66:wrfull_eq_comp                          ; work         ;
;                |cntr_64e:cntr_b|                             ; 3 (3)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cntr_64e:cntr_b                                  ; work         ;
;                |dffpipe_fd9:rs_brp|                          ; 0 (0)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp                               ; work         ;
;                |dffpipe_fd9:rs_bwp|                          ; 0 (0)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_bwp                               ; work         ;
;       |command:u_command|                                    ; 58 (58)           ; 48 (48)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|command:u_command                                                                                                                                        ; work         ;
;       |control_interface:u_control|                          ; 66 (66)           ; 58 (58)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|control_interface:u_control                                                                                                                              ; work         ;
;    |pll_27:pll_27_inst|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|pll_27:pll_27_inst                                                                                                                                                        ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|pll_27:pll_27_inst|altpll:altpll_component                                                                                                                                ; work         ;
+--------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 32           ; 2048         ; 8            ; 16384 ; None ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 32           ; 2048         ; 8            ; 16384 ; None ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 8            ; 128          ; 32           ; 4096  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File                                                         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 10.0    ; N/A          ; N/A          ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_PLL:u_sdram_pll      ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/Sdram_Control/Sdram_PLL.v     ;
; Altera ; FIFO         ; 10.0    ; N/A          ; N/A          ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1 ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO         ; 10.0    ; N/A          ; N/A          ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2 ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO         ; 10.0    ; N/A          ; N/A          ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; ALTPLL       ; 10.0    ; N/A          ; N/A          ; |SDRAM_CONTROL|pll_27:pll_27_inst                          ; D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV3_1/pll_27.v                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                                                                                                          ; Reason for Removal                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Sdram_Control:u1|command:u_command|CKE                                                                                                                 ; Stuck at VCC due to stuck port data_in                            ;
; Sdram_Control:u1|CKE                                                                                                                                   ; Stuck at VCC due to stuck port data_in                            ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[9] ; Lost fanout                                                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[9] ; Lost fanout                                                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[9] ; Lost fanout                                                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[9] ; Lost fanout                                                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_bwp|dffe12a[7] ; Lost fanout                                                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp|dffe12a[7] ; Lost fanout                                                       ;
; Sdram_Control:u1|mLENGTH[1..4,7..8]                                                                                                                    ; Merged with Sdram_Control:u1|mLENGTH[0]                           ;
; Sdram_Control:u1|rWR1_ADDR[0..4]                                                                                                                       ; Merged with Sdram_Control:u1|rWR1_ADDR[5]                         ;
; Sdram_Control:u1|rRD1_ADDR[0..4]                                                                                                                       ; Merged with Sdram_Control:u1|rRD1_ADDR[5]                         ;
; Sdram_Control:u1|rRD2_ADDR[0..3]                                                                                                                       ; Merged with Sdram_Control:u1|rRD2_ADDR[4]                         ;
; Sdram_Control:u1|mWR                                                                                                                                   ; Merged with Sdram_Control:u1|WR_MASK                              ;
; Sdram_Control:u1|mADDR[0..3]                                                                                                                           ; Merged with Sdram_Control:u1|mADDR[4]                             ;
; Sdram_Control:u1|control_interface:u_control|SADDR[0..3]                                                                                               ; Merged with Sdram_Control:u1|control_interface:u_control|SADDR[4] ;
; Sdram_Control:u1|mLENGTH[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                            ;
; Sdram_Control:u1|rWR1_ADDR[5]                                                                                                                          ; Stuck at GND due to stuck port data_in                            ;
; Sdram_Control:u1|rRD1_ADDR[5]                                                                                                                          ; Stuck at GND due to stuck port data_in                            ;
; Sdram_Control:u1|rRD2_ADDR[4]                                                                                                                          ; Stuck at GND due to stuck port data_in                            ;
; Sdram_Control:u1|mADDR[4]                                                                                                                              ; Stuck at GND due to stuck port data_in                            ;
; Sdram_Control:u1|control_interface:u_control|SADDR[4]                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Sdram_Control:u1|mLENGTH[5]                                                                                                                            ; Merged with Sdram_Control:u1|mLENGTH[6]                           ;
; Total Number of Removed Registers = 44                                                                                                                 ;                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                ;
+----------------------------------------+---------------------------+-------------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register                ;
+----------------------------------------+---------------------------+-------------------------------------------------------+
; Sdram_Control:u1|command:u_command|CKE ; Stuck at VCC              ; Sdram_Control:u1|CKE                                  ;
;                                        ; due to stuck port data_in ;                                                       ;
; Sdram_Control:u1|mADDR[4]              ; Stuck at GND              ; Sdram_Control:u1|control_interface:u_control|SADDR[4] ;
;                                        ; due to stuck port data_in ;                                                       ;
+----------------------------------------+---------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 625   ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 52    ;
; Number of registers using Asynchronous Clear ; 353   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 209   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; key2_dly[0]                                                                                                                                                        ; 3       ;
; key2_dly[1]                                                                                                                                                        ; 2       ;
; key3_dly[0]                                                                                                                                                        ; 3       ;
; key3_dly[1]                                                                                                                                                        ; 2       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0    ; 6       ;
; key1_dly[0]                                                                                                                                                        ; 2       ;
; key1_dly[1]                                                                                                                                                        ; 1       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0    ; 6       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9       ; 4       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0 ; 1       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9       ; 4       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0 ; 1       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6       ; 4       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Total number of inverted registers = 15                                                                                                                            ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|command:u_command|SA[0]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|command:u_command|SA[5]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|control_interface:u_control|timer[9] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|command:u_command|command_delay[6]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|mLENGTH[5]                           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|mADDR[21]                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|rWR1_ADDR[9]                         ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|rRD1_ADDR[14]                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|rRD2_ADDR[6]                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|command:u_command|rp_shift[2]        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|RD_MASK[1]                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|CMD[1]                               ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|ST[4]                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From            ; To                                                                            ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -               ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -               ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -               ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -               ; -                                                                             ;
; CUT                                   ; ON    ; rdptr_g         ; ws_dgrp|dffpipe16|dffe17a                                                     ;
; CUT                                   ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe13|dffe14a                                                     ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From            ; To                                                                            ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -               ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -               ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -               ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -               ; -                                                                             ;
; CUT                                   ; ON    ; rdptr_g         ; ws_dgrp|dffpipe16|dffe17a                                                     ;
; CUT                                   ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a                                                     ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From            ; To                                                                            ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -               ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -               ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -               ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -               ; -                                                                             ;
; CUT                                   ; ON    ; rdptr_g         ; ws_dgrp|dffpipe16|dffe17a                                                     ;
; CUT                                   ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a                                                     ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_27:pll_27_inst|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------+
; Parameter Name                ; Value             ; Type                                ;
+-------------------------------+-------------------+-------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                             ;
; PLL_TYPE                      ; AUTO              ; Untyped                             ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                             ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                             ;
; SCAN_CHAIN                    ; LONG              ; Untyped                             ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                             ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                             ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                             ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                             ;
; LOCK_HIGH                     ; 1                 ; Untyped                             ;
; LOCK_LOW                      ; 1                 ; Untyped                             ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                             ;
; SKIP_VCO                      ; OFF               ; Untyped                             ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                             ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                             ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                             ;
; BANDWIDTH                     ; 0                 ; Untyped                             ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                             ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                             ;
; DOWN_SPREAD                   ; 0                 ; Untyped                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                             ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK0_MULTIPLY_BY              ; 27                ; Signed Integer                      ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK0_DIVIDE_BY                ; 50                ; Signed Integer                      ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                             ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                             ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                             ;
; DPA_DIVIDER                   ; 0                 ; Untyped                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                             ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                             ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                             ;
; VCO_MIN                       ; 0                 ; Untyped                             ;
; VCO_MAX                       ; 0                 ; Untyped                             ;
; VCO_CENTER                    ; 0                 ; Untyped                             ;
; PFD_MIN                       ; 0                 ; Untyped                             ;
; PFD_MAX                       ; 0                 ; Untyped                             ;
; M_INITIAL                     ; 0                 ; Untyped                             ;
; M                             ; 0                 ; Untyped                             ;
; N                             ; 1                 ; Untyped                             ;
; M2                            ; 1                 ; Untyped                             ;
; N2                            ; 1                 ; Untyped                             ;
; SS                            ; 1                 ; Untyped                             ;
; C0_HIGH                       ; 0                 ; Untyped                             ;
; C1_HIGH                       ; 0                 ; Untyped                             ;
; C2_HIGH                       ; 0                 ; Untyped                             ;
; C3_HIGH                       ; 0                 ; Untyped                             ;
; C4_HIGH                       ; 0                 ; Untyped                             ;
; C5_HIGH                       ; 0                 ; Untyped                             ;
; C6_HIGH                       ; 0                 ; Untyped                             ;
; C7_HIGH                       ; 0                 ; Untyped                             ;
; C8_HIGH                       ; 0                 ; Untyped                             ;
; C9_HIGH                       ; 0                 ; Untyped                             ;
; C0_LOW                        ; 0                 ; Untyped                             ;
; C1_LOW                        ; 0                 ; Untyped                             ;
; C2_LOW                        ; 0                 ; Untyped                             ;
; C3_LOW                        ; 0                 ; Untyped                             ;
; C4_LOW                        ; 0                 ; Untyped                             ;
; C5_LOW                        ; 0                 ; Untyped                             ;
; C6_LOW                        ; 0                 ; Untyped                             ;
; C7_LOW                        ; 0                 ; Untyped                             ;
; C8_LOW                        ; 0                 ; Untyped                             ;
; C9_LOW                        ; 0                 ; Untyped                             ;
; C0_INITIAL                    ; 0                 ; Untyped                             ;
; C1_INITIAL                    ; 0                 ; Untyped                             ;
; C2_INITIAL                    ; 0                 ; Untyped                             ;
; C3_INITIAL                    ; 0                 ; Untyped                             ;
; C4_INITIAL                    ; 0                 ; Untyped                             ;
; C5_INITIAL                    ; 0                 ; Untyped                             ;
; C6_INITIAL                    ; 0                 ; Untyped                             ;
; C7_INITIAL                    ; 0                 ; Untyped                             ;
; C8_INITIAL                    ; 0                 ; Untyped                             ;
; C9_INITIAL                    ; 0                 ; Untyped                             ;
; C0_MODE                       ; BYPASS            ; Untyped                             ;
; C1_MODE                       ; BYPASS            ; Untyped                             ;
; C2_MODE                       ; BYPASS            ; Untyped                             ;
; C3_MODE                       ; BYPASS            ; Untyped                             ;
; C4_MODE                       ; BYPASS            ; Untyped                             ;
; C5_MODE                       ; BYPASS            ; Untyped                             ;
; C6_MODE                       ; BYPASS            ; Untyped                             ;
; C7_MODE                       ; BYPASS            ; Untyped                             ;
; C8_MODE                       ; BYPASS            ; Untyped                             ;
; C9_MODE                       ; BYPASS            ; Untyped                             ;
; C0_PH                         ; 0                 ; Untyped                             ;
; C1_PH                         ; 0                 ; Untyped                             ;
; C2_PH                         ; 0                 ; Untyped                             ;
; C3_PH                         ; 0                 ; Untyped                             ;
; C4_PH                         ; 0                 ; Untyped                             ;
; C5_PH                         ; 0                 ; Untyped                             ;
; C6_PH                         ; 0                 ; Untyped                             ;
; C7_PH                         ; 0                 ; Untyped                             ;
; C8_PH                         ; 0                 ; Untyped                             ;
; C9_PH                         ; 0                 ; Untyped                             ;
; L0_HIGH                       ; 1                 ; Untyped                             ;
; L1_HIGH                       ; 1                 ; Untyped                             ;
; G0_HIGH                       ; 1                 ; Untyped                             ;
; G1_HIGH                       ; 1                 ; Untyped                             ;
; G2_HIGH                       ; 1                 ; Untyped                             ;
; G3_HIGH                       ; 1                 ; Untyped                             ;
; E0_HIGH                       ; 1                 ; Untyped                             ;
; E1_HIGH                       ; 1                 ; Untyped                             ;
; E2_HIGH                       ; 1                 ; Untyped                             ;
; E3_HIGH                       ; 1                 ; Untyped                             ;
; L0_LOW                        ; 1                 ; Untyped                             ;
; L1_LOW                        ; 1                 ; Untyped                             ;
; G0_LOW                        ; 1                 ; Untyped                             ;
; G1_LOW                        ; 1                 ; Untyped                             ;
; G2_LOW                        ; 1                 ; Untyped                             ;
; G3_LOW                        ; 1                 ; Untyped                             ;
; E0_LOW                        ; 1                 ; Untyped                             ;
; E1_LOW                        ; 1                 ; Untyped                             ;
; E2_LOW                        ; 1                 ; Untyped                             ;
; E3_LOW                        ; 1                 ; Untyped                             ;
; L0_INITIAL                    ; 1                 ; Untyped                             ;
; L1_INITIAL                    ; 1                 ; Untyped                             ;
; G0_INITIAL                    ; 1                 ; Untyped                             ;
; G1_INITIAL                    ; 1                 ; Untyped                             ;
; G2_INITIAL                    ; 1                 ; Untyped                             ;
; G3_INITIAL                    ; 1                 ; Untyped                             ;
; E0_INITIAL                    ; 1                 ; Untyped                             ;
; E1_INITIAL                    ; 1                 ; Untyped                             ;
; E2_INITIAL                    ; 1                 ; Untyped                             ;
; E3_INITIAL                    ; 1                 ; Untyped                             ;
; L0_MODE                       ; BYPASS            ; Untyped                             ;
; L1_MODE                       ; BYPASS            ; Untyped                             ;
; G0_MODE                       ; BYPASS            ; Untyped                             ;
; G1_MODE                       ; BYPASS            ; Untyped                             ;
; G2_MODE                       ; BYPASS            ; Untyped                             ;
; G3_MODE                       ; BYPASS            ; Untyped                             ;
; E0_MODE                       ; BYPASS            ; Untyped                             ;
; E1_MODE                       ; BYPASS            ; Untyped                             ;
; E2_MODE                       ; BYPASS            ; Untyped                             ;
; E3_MODE                       ; BYPASS            ; Untyped                             ;
; L0_PH                         ; 0                 ; Untyped                             ;
; L1_PH                         ; 0                 ; Untyped                             ;
; G0_PH                         ; 0                 ; Untyped                             ;
; G1_PH                         ; 0                 ; Untyped                             ;
; G2_PH                         ; 0                 ; Untyped                             ;
; G3_PH                         ; 0                 ; Untyped                             ;
; E0_PH                         ; 0                 ; Untyped                             ;
; E1_PH                         ; 0                 ; Untyped                             ;
; E2_PH                         ; 0                 ; Untyped                             ;
; E3_PH                         ; 0                 ; Untyped                             ;
; M_PH                          ; 0                 ; Untyped                             ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                             ;
; CLK0_COUNTER                  ; G0                ; Untyped                             ;
; CLK1_COUNTER                  ; G0                ; Untyped                             ;
; CLK2_COUNTER                  ; G0                ; Untyped                             ;
; CLK3_COUNTER                  ; G0                ; Untyped                             ;
; CLK4_COUNTER                  ; G0                ; Untyped                             ;
; CLK5_COUNTER                  ; G0                ; Untyped                             ;
; CLK6_COUNTER                  ; E0                ; Untyped                             ;
; CLK7_COUNTER                  ; E1                ; Untyped                             ;
; CLK8_COUNTER                  ; E2                ; Untyped                             ;
; CLK9_COUNTER                  ; E3                ; Untyped                             ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                             ;
; M_TIME_DELAY                  ; 0                 ; Untyped                             ;
; N_TIME_DELAY                  ; 0                 ; Untyped                             ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                             ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                             ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                             ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                             ;
; ENABLE0_COUNTER               ; L0                ; Untyped                             ;
; ENABLE1_COUNTER               ; L0                ; Untyped                             ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                             ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                             ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                             ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                             ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                             ;
; VCO_POST_SCALE                ; 0                 ; Untyped                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                             ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                             ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                             ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                             ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                             ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                             ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                             ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                             ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                             ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                             ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                      ;
+-------------------------------+-------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                    ;
+-------------------------------+-------------------+---------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                 ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                 ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                 ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                 ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                 ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                 ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                 ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                 ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                 ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                 ;
; LOCK_LOW                      ; 1                 ; Untyped                                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                 ;
; SKIP_VCO                      ; OFF               ; Untyped                                                 ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                 ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                 ;
; BANDWIDTH                     ; 0                 ; Untyped                                                 ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                 ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                 ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                 ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                 ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                 ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                 ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                 ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                 ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                 ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                 ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                 ;
; CLK1_MULTIPLY_BY              ; 100               ; Signed Integer                                          ;
; CLK0_MULTIPLY_BY              ; 100               ; Signed Integer                                          ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                 ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                 ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                 ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                 ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                 ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                 ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                 ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                 ;
; CLK1_DIVIDE_BY                ; 27                ; Signed Integer                                          ;
; CLK0_DIVIDE_BY                ; 27                ; Signed Integer                                          ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                 ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                 ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                 ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                 ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                 ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                 ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                 ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                 ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                 ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                 ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                 ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                 ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                 ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                 ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                 ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                 ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                 ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                 ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                 ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                 ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                 ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                 ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                 ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                 ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                          ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                 ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                 ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                 ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                 ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                 ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                 ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                 ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                 ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                 ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                 ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                 ;
; VCO_MIN                       ; 0                 ; Untyped                                                 ;
; VCO_MAX                       ; 0                 ; Untyped                                                 ;
; VCO_CENTER                    ; 0                 ; Untyped                                                 ;
; PFD_MIN                       ; 0                 ; Untyped                                                 ;
; PFD_MAX                       ; 0                 ; Untyped                                                 ;
; M_INITIAL                     ; 0                 ; Untyped                                                 ;
; M                             ; 0                 ; Untyped                                                 ;
; N                             ; 1                 ; Untyped                                                 ;
; M2                            ; 1                 ; Untyped                                                 ;
; N2                            ; 1                 ; Untyped                                                 ;
; SS                            ; 1                 ; Untyped                                                 ;
; C0_HIGH                       ; 0                 ; Untyped                                                 ;
; C1_HIGH                       ; 0                 ; Untyped                                                 ;
; C2_HIGH                       ; 0                 ; Untyped                                                 ;
; C3_HIGH                       ; 0                 ; Untyped                                                 ;
; C4_HIGH                       ; 0                 ; Untyped                                                 ;
; C5_HIGH                       ; 0                 ; Untyped                                                 ;
; C6_HIGH                       ; 0                 ; Untyped                                                 ;
; C7_HIGH                       ; 0                 ; Untyped                                                 ;
; C8_HIGH                       ; 0                 ; Untyped                                                 ;
; C9_HIGH                       ; 0                 ; Untyped                                                 ;
; C0_LOW                        ; 0                 ; Untyped                                                 ;
; C1_LOW                        ; 0                 ; Untyped                                                 ;
; C2_LOW                        ; 0                 ; Untyped                                                 ;
; C3_LOW                        ; 0                 ; Untyped                                                 ;
; C4_LOW                        ; 0                 ; Untyped                                                 ;
; C5_LOW                        ; 0                 ; Untyped                                                 ;
; C6_LOW                        ; 0                 ; Untyped                                                 ;
; C7_LOW                        ; 0                 ; Untyped                                                 ;
; C8_LOW                        ; 0                 ; Untyped                                                 ;
; C9_LOW                        ; 0                 ; Untyped                                                 ;
; C0_INITIAL                    ; 0                 ; Untyped                                                 ;
; C1_INITIAL                    ; 0                 ; Untyped                                                 ;
; C2_INITIAL                    ; 0                 ; Untyped                                                 ;
; C3_INITIAL                    ; 0                 ; Untyped                                                 ;
; C4_INITIAL                    ; 0                 ; Untyped                                                 ;
; C5_INITIAL                    ; 0                 ; Untyped                                                 ;
; C6_INITIAL                    ; 0                 ; Untyped                                                 ;
; C7_INITIAL                    ; 0                 ; Untyped                                                 ;
; C8_INITIAL                    ; 0                 ; Untyped                                                 ;
; C9_INITIAL                    ; 0                 ; Untyped                                                 ;
; C0_MODE                       ; BYPASS            ; Untyped                                                 ;
; C1_MODE                       ; BYPASS            ; Untyped                                                 ;
; C2_MODE                       ; BYPASS            ; Untyped                                                 ;
; C3_MODE                       ; BYPASS            ; Untyped                                                 ;
; C4_MODE                       ; BYPASS            ; Untyped                                                 ;
; C5_MODE                       ; BYPASS            ; Untyped                                                 ;
; C6_MODE                       ; BYPASS            ; Untyped                                                 ;
; C7_MODE                       ; BYPASS            ; Untyped                                                 ;
; C8_MODE                       ; BYPASS            ; Untyped                                                 ;
; C9_MODE                       ; BYPASS            ; Untyped                                                 ;
; C0_PH                         ; 0                 ; Untyped                                                 ;
; C1_PH                         ; 0                 ; Untyped                                                 ;
; C2_PH                         ; 0                 ; Untyped                                                 ;
; C3_PH                         ; 0                 ; Untyped                                                 ;
; C4_PH                         ; 0                 ; Untyped                                                 ;
; C5_PH                         ; 0                 ; Untyped                                                 ;
; C6_PH                         ; 0                 ; Untyped                                                 ;
; C7_PH                         ; 0                 ; Untyped                                                 ;
; C8_PH                         ; 0                 ; Untyped                                                 ;
; C9_PH                         ; 0                 ; Untyped                                                 ;
; L0_HIGH                       ; 1                 ; Untyped                                                 ;
; L1_HIGH                       ; 1                 ; Untyped                                                 ;
; G0_HIGH                       ; 1                 ; Untyped                                                 ;
; G1_HIGH                       ; 1                 ; Untyped                                                 ;
; G2_HIGH                       ; 1                 ; Untyped                                                 ;
; G3_HIGH                       ; 1                 ; Untyped                                                 ;
; E0_HIGH                       ; 1                 ; Untyped                                                 ;
; E1_HIGH                       ; 1                 ; Untyped                                                 ;
; E2_HIGH                       ; 1                 ; Untyped                                                 ;
; E3_HIGH                       ; 1                 ; Untyped                                                 ;
; L0_LOW                        ; 1                 ; Untyped                                                 ;
; L1_LOW                        ; 1                 ; Untyped                                                 ;
; G0_LOW                        ; 1                 ; Untyped                                                 ;
; G1_LOW                        ; 1                 ; Untyped                                                 ;
; G2_LOW                        ; 1                 ; Untyped                                                 ;
; G3_LOW                        ; 1                 ; Untyped                                                 ;
; E0_LOW                        ; 1                 ; Untyped                                                 ;
; E1_LOW                        ; 1                 ; Untyped                                                 ;
; E2_LOW                        ; 1                 ; Untyped                                                 ;
; E3_LOW                        ; 1                 ; Untyped                                                 ;
; L0_INITIAL                    ; 1                 ; Untyped                                                 ;
; L1_INITIAL                    ; 1                 ; Untyped                                                 ;
; G0_INITIAL                    ; 1                 ; Untyped                                                 ;
; G1_INITIAL                    ; 1                 ; Untyped                                                 ;
; G2_INITIAL                    ; 1                 ; Untyped                                                 ;
; G3_INITIAL                    ; 1                 ; Untyped                                                 ;
; E0_INITIAL                    ; 1                 ; Untyped                                                 ;
; E1_INITIAL                    ; 1                 ; Untyped                                                 ;
; E2_INITIAL                    ; 1                 ; Untyped                                                 ;
; E3_INITIAL                    ; 1                 ; Untyped                                                 ;
; L0_MODE                       ; BYPASS            ; Untyped                                                 ;
; L1_MODE                       ; BYPASS            ; Untyped                                                 ;
; G0_MODE                       ; BYPASS            ; Untyped                                                 ;
; G1_MODE                       ; BYPASS            ; Untyped                                                 ;
; G2_MODE                       ; BYPASS            ; Untyped                                                 ;
; G3_MODE                       ; BYPASS            ; Untyped                                                 ;
; E0_MODE                       ; BYPASS            ; Untyped                                                 ;
; E1_MODE                       ; BYPASS            ; Untyped                                                 ;
; E2_MODE                       ; BYPASS            ; Untyped                                                 ;
; E3_MODE                       ; BYPASS            ; Untyped                                                 ;
; L0_PH                         ; 0                 ; Untyped                                                 ;
; L1_PH                         ; 0                 ; Untyped                                                 ;
; G0_PH                         ; 0                 ; Untyped                                                 ;
; G1_PH                         ; 0                 ; Untyped                                                 ;
; G2_PH                         ; 0                 ; Untyped                                                 ;
; G3_PH                         ; 0                 ; Untyped                                                 ;
; E0_PH                         ; 0                 ; Untyped                                                 ;
; E1_PH                         ; 0                 ; Untyped                                                 ;
; E2_PH                         ; 0                 ; Untyped                                                 ;
; E3_PH                         ; 0                 ; Untyped                                                 ;
; M_PH                          ; 0                 ; Untyped                                                 ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                 ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                 ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                 ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                 ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                 ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                 ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                 ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                 ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                 ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                 ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                 ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                 ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                 ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                 ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                 ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                 ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                 ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                 ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                 ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                 ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                 ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                 ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                 ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                 ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                 ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                 ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                 ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                 ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                 ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                 ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                 ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                 ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                 ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                 ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                 ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                 ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                 ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                 ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                 ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                 ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                 ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                 ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                 ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                 ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                 ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                 ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                 ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                 ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                 ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                 ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                 ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                 ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                 ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                 ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                 ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                 ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                 ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                 ;
; CBXI_PARAMETER                ; Sdram_PLL_altpll  ; Untyped                                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                 ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                 ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                 ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                          ;
+-------------------------------+-------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|control_interface:u_control ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                   ;
; REF_PER        ; 1024  ; Signed Integer                                                   ;
; SC_CL          ; 3     ; Signed Integer                                                   ;
; SC_RCD         ; 3     ; Signed Integer                                                   ;
; SC_RRD         ; 7     ; Signed Integer                                                   ;
; SC_PM          ; 1     ; Signed Integer                                                   ;
; SC_BL          ; 1     ; Signed Integer                                                   ;
; SDR_BL         ; 111   ; Unsigned Binary                                                  ;
; SDR_BT         ; 0     ; Unsigned Binary                                                  ;
; SDR_CL         ; 011   ; Unsigned Binary                                                  ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                              ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                           ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                    ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                    ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R             ; 7           ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE           ; M9K         ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER           ; dcfifo_7ip1 ; Untyped                                                                                           ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                              ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                           ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                ; 32          ; Signed Integer                                                                                    ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                    ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R             ; 11          ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE           ; M9K         ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER           ; dcfifo_5kp1 ; Untyped                                                                                           ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                              ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                           ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                ; 32          ; Signed Integer                                                                                    ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                    ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R             ; 11          ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE           ; M9K         ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER           ; dcfifo_5kp1 ; Untyped                                                                                           ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                   ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; Value                                                          ;
+-------------------------------+----------------------------------------------------------------+
; Number of entity instances    ; 2                                                              ;
; Entity Instance               ; pll_27:pll_27_inst|altpll:altpll_component                     ;
;     -- OPERATION_MODE         ; NORMAL                                                         ;
;     -- PLL_TYPE               ; AUTO                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                              ;
; Entity Instance               ; Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                         ;
;     -- PLL_TYPE               ; AUTO                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                              ;
+-------------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2"                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1"                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo"                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (16 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|control_interface:u_control"                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1"                                                                                                                                                                                 ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_ADDR            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[8]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[8..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[5..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[22..9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[8]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[8..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[5..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[22..6]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[4..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[22..7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[5..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[6]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[8..6]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[4..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[5]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                  ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Tue Oct 11 16:11:24 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_CONTROL -c SDRAM_CONTROL
Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info: Found entity 1: Sdram_WR_FIFO
Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info: Found entity 1: Sdram_RD_FIFO
Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll.v
    Info: Found entity 1: Sdram_PLL
Warning (10229): Verilog HDL Expression warning at Sdram_Control.v(225): truncated literal to match 8 bits
Warning (10229): Verilog HDL Expression warning at Sdram_Control.v(226): truncated literal to match 8 bits
Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info: Found entity 1: Sdram_Control
Info: Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info: Found entity 1: control_interface
Info: Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info: Found entity 1: command
Info: Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info: Found entity 1: SEG7_LUT
Warning (10238): Verilog Module Declaration warning at SDRAM_CONTROL.v(26): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "SDRAM_CONTROL"
Info: Found 1 design units, including 1 entities, in source file sdram_control.v
    Info: Found entity 1: SDRAM_CONTROL
Info: Found 1 design units, including 1 entities, in source file pll_27.v
    Info: Found entity 1: pll_27
Warning (10236): Verilog HDL Implicit Net warning at Sdram_Control.v(144): created implicit net for "CLK"
Warning (10236): Verilog HDL Implicit Net warning at SDRAM_CONTROL.v(77): created implicit net for "write"
Info: Elaborating entity "SDRAM_CONTROL" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at SDRAM_CONTROL.v(104): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "pll_27" for hierarchy "pll_27:pll_27_inst"
Info: Elaborating entity "altpll" for hierarchy "pll_27:pll_27_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll_27:pll_27_inst|altpll:altpll_component"
Info: Instantiated megafunction "pll_27:pll_27_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "50"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "27"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_27"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u1"
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(289): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control:u1|Sdram_PLL:u_sdram_pll"
Info: Elaborating entity "altpll" for hierarchy "Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component"
Info: Instantiated megafunction "Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "27"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "100"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "27"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "100"
    Info: Parameter "clk1_phase_shift" = "-3000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Sdram_PLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info: Found entity 1: Sdram_PLL_altpll
Info: Elaborating entity "Sdram_PLL_altpll" for hierarchy "Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component|Sdram_PLL_altpll:auto_generated"
Info: Elaborating entity "control_interface" for hierarchy "Sdram_Control:u1|control_interface:u_control"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "command" for hierarchy "Sdram_Control:u1|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(237): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(237): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(237): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "lpm_widthu_r" = "7"
    Info: Parameter "lpm_width_r" = "32"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_7ip1.tdf
    Info: Found entity 1: dcfifo_7ip1
Info: Elaborating entity "dcfifo_7ip1" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info: Found entity 1: a_gray2bin_tgb
Info: Elaborating entity "a_gray2bin_tgb" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info: Found entity 1: a_graycounter_s57
Info: Elaborating entity "a_graycounter_s57" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info: Found entity 1: a_graycounter_njc
Info: Elaborating entity "a_graycounter_njc" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_or81.tdf
    Info: Found entity 1: altsyncram_or81
Info: Elaborating entity "altsyncram_or81" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info: Found entity 1: dffpipe_fd9
Info: Elaborating entity "dffpipe_fd9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf
    Info: Found entity 1: alt_synch_pipe_hkd
Info: Elaborating entity "alt_synch_pipe_hkd" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info: Found entity 1: alt_synch_pipe_ikd
Info: Elaborating entity "alt_synch_pipe_ikd" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf
    Info: Found entity 1: cmpr_e66
Info: Elaborating entity "cmpr_e66" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cmpr_e66:rdempty_eq_comp"
Info: Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf
    Info: Found entity 1: cntr_64e
Info: Elaborating entity "cntr_64e" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cntr_64e:cntr_b"
Info: Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "lpm_widthu_r" = "11"
    Info: Parameter "lpm_width_r" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_5kp1.tdf
    Info: Found entity 1: dcfifo_5kp1
Info: Elaborating entity "dcfifo_5kp1" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info: Found entity 1: a_gray2bin_6ib
Info: Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_477.tdf
    Info: Found entity 1: a_graycounter_477
Info: Elaborating entity "a_graycounter_477" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info: Found entity 1: a_graycounter_1lc
Info: Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3t81.tdf
    Info: Found entity 1: altsyncram_3t81
Info: Elaborating entity "altsyncram_3t81" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info: Found entity 1: alt_synch_pipe_qld
Info: Elaborating entity "alt_synch_pipe_qld" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info: Found entity 1: dffpipe_oe9
Info: Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info: Found entity 1: alt_synch_pipe_rld
Info: Elaborating entity "alt_synch_pipe_rld" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info: Found entity 1: cmpr_n76
Info: Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cmpr_n76:rdempty_eq_comp"
Info: Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:u2"
Warning: Hierarchy name "dual_port:f0" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "dual_port:f0|altsyncram:altsyncram_component" does not exist.  It is associated with user assignments.
Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info: Timing-Driven Synthesis is running
Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below.
    Info: Register "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_bwp|dffe12a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp|dffe12a[7]" lost all its fanouts during netlist optimizations.
Info: Implemented 1013 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 53 output pins
    Info: Implemented 32 bidirectional pins
    Info: Implemented 897 logic cells
    Info: Implemented 24 RAM segments
    Info: Implemented 2 PLLs
Warning: Ignored assignments for entity "DE2_115_TV" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_TV -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_TV -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_TV -section_id Top was ignored
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Tue Oct 11 16:11:30 2011
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


