# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../audio_test.srcs/sources_1/new/nco.sv" \
"../../../../audio_test.srcs/sources_1/new/phase_lut.sv" \
"../../../../audio_test.srcs/sources_1/new/pwm.sv" \
"../../../../audio_test.srcs/sources_1/new/song_rom.sv" \
"../../../../audio_test.srcs/sources_1/new/toplevel.sv" \
"../../../../audio_test.srcs/sources_1/new/triangle_lut.sv" \
"../../../../audio_test.srcs/sim_1/new/sim_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
