HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_GPIO_FAB_SB.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/49||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_GPIO_FAB_SB.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/51||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_GPIO_FAB_SB.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/53||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_GPIO_FAB_SB.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/55||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_GPIO_FAB_SB.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/57||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_GPIO_FAB_SB.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/59||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_GPIO_FAB_SB.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/63||UART_GPIO_FAB_SB_sb_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb_MSS\UART_GPIO_FAB_SB_sb_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||UART_GPIO_FAB_SB.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/94||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||UART_GPIO_FAB_SB.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/190||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_both[0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/422||coregpio.v(672);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/672
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_neg[0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/423||coregpio.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/646
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_pos[0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/424||coregpio.v(620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/620
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/425||coregpio.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/310
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/426||coregpio.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/297
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/427||coregpio.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/297
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_8.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_GPIO_FAB_SB.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/428||coregpio.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/698
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.INTR_reg[0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/429||coregpio.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/698
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_both[0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/573||coregpio.v(672);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/672
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_neg[0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/574||coregpio.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/646
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/616||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/617||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/618||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/619||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/620||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/621||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/622||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/623||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/624||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/625||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/626||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/627||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/628||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/629||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/630||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/631||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/632||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/633||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/634||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/635||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||UART_GPIO_FAB_SB.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/636||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||UART_GPIO_FAB_SB.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/637||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||UART_GPIO_FAB_SB.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/638||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||UART_GPIO_FAB_SB.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/639||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||UART_GPIO_FAB_SB.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/640||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_GPIO_FAB_SB.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/641||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/642||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/643||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/644||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/645||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/646||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||UART_GPIO_FAB_SB.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/665||Tx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/261
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||UART_GPIO_FAB_SB.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/666||Tx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/261
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||UART_GPIO_FAB_SB.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/679||Rx_async.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/459
Implementation;Synthesis||CL190||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_GPIO_FAB_SB.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/680||Rx_async.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/459
Implementation;Synthesis||CL169||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/681||Rx_async.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/459
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY, as there is no assignment to it.||UART_GPIO_FAB_SB.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/706||fifo_256x8_smartfusion2.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/47
Implementation;Synthesis||CG360||@W:Removing wire AFULL, as there is no assignment to it.||UART_GPIO_FAB_SB.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/707||fifo_256x8_smartfusion2.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/47
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||UART_GPIO_FAB_SB.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/710||CoreUART.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/135
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/712||CoreUART.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/335
Implementation;Synthesis||CG133||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||UART_GPIO_FAB_SB.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/729||CoreUARTapb.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/157
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||UART_GPIO_FAB_SB.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/743||UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\FABOSC_0\UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||UART_GPIO_FAB_SB.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/744||UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\FABOSC_0\UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||UART_GPIO_FAB_SB.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/745||UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\FABOSC_0\UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||UART_GPIO_FAB_SB.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/746||UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\FABOSC_0\UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||UART_GPIO_FAB_SB.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/774||UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\FABOSC_0\UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||UART_GPIO_FAB_SB.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/783||CoreUARTapb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/103
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||UART_GPIO_FAB_SB.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/787||fifo_256x8_smartfusion2.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||UART_GPIO_FAB_SB.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/798||CoreUART.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/287
Implementation;Synthesis||CL190||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_GPIO_FAB_SB.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/807||Rx_async.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/255
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/808||Rx_async.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/255
Implementation;Synthesis||CL190||@W:Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_GPIO_FAB_SB.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/809||Rx_async.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/198
Implementation;Synthesis||CL169||@W:Pruning unused register overflow. Make sure that there are no unused intermediate registers.||UART_GPIO_FAB_SB.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/810||Rx_async.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/198
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||UART_GPIO_FAB_SB.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/811||Rx_async.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/255
Implementation;Synthesis||CL159||@N: Input read_rx_byte is unused.||UART_GPIO_FAB_SB.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/817||Rx_async.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||UART_GPIO_FAB_SB.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/820||Tx_async.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input rst_tx_empty is unused.||UART_GPIO_FAB_SB.srr(830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/830||Tx_async.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/41
Implementation;Synthesis||CL159||@N: Input tx_hold_reg is unused.||UART_GPIO_FAB_SB.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/831||Tx_async.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||UART_GPIO_FAB_SB.srr(834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/834||Clock_gen.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||UART_GPIO_FAB_SB.srr(837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/837||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||UART_GPIO_FAB_SB.srr(838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/838||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||UART_GPIO_FAB_SB.srr(839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/839||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||UART_GPIO_FAB_SB.srr(840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/840||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||UART_GPIO_FAB_SB.srr(841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/841||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||UART_GPIO_FAB_SB.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/848||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||UART_GPIO_FAB_SB.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/855||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||UART_GPIO_FAB_SB.srr(862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/862||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||UART_GPIO_FAB_SB.srr(869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/869||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||UART_GPIO_FAB_SB.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/879||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||UART_GPIO_FAB_SB.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/880||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||UART_GPIO_FAB_SB.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/881||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||UART_GPIO_FAB_SB.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/882||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||UART_GPIO_FAB_SB.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/883||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||UART_GPIO_FAB_SB.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/884||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||UART_GPIO_FAB_SB.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/885||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||UART_GPIO_FAB_SB.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/886||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||UART_GPIO_FAB_SB.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/887||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||UART_GPIO_FAB_SB.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/888||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||UART_GPIO_FAB_SB.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/889||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||UART_GPIO_FAB_SB.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/890||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||UART_GPIO_FAB_SB.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/891||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||UART_GPIO_FAB_SB.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/892||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||UART_GPIO_FAB_SB.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/893||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||UART_GPIO_FAB_SB.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/894||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||UART_GPIO_FAB_SB.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/895||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||UART_GPIO_FAB_SB.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/896||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||UART_GPIO_FAB_SB.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/897||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||UART_GPIO_FAB_SB.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/898||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||UART_GPIO_FAB_SB.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/899||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||UART_GPIO_FAB_SB.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/900||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||UART_GPIO_FAB_SB.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/901||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||UART_GPIO_FAB_SB.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/902||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||UART_GPIO_FAB_SB.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/903||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||UART_GPIO_FAB_SB.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/904||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||UART_GPIO_FAB_SB.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/905||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||UART_GPIO_FAB_SB.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/906||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||UART_GPIO_FAB_SB.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/907||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||UART_GPIO_FAB_SB.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/908||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||UART_GPIO_FAB_SB.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/909||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||UART_GPIO_FAB_SB.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/910||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||UART_GPIO_FAB_SB.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/911||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL246||@W:Input port bits 7 to 1 of PWDATA[7:0] are unused. Assign logic for all port bits or change the input port size.||UART_GPIO_FAB_SB.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/914||coregpio.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/181
Implementation;Synthesis||CL246||@W:Input port bits 7 to 1 of PWDATA[7:0] are unused. Assign logic for all port bits or change the input port size.||UART_GPIO_FAB_SB.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/917||coregpio.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input GPIO_IN is unused.||UART_GPIO_FAB_SB.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/918||coregpio.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/185
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||UART_GPIO_FAB_SB.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/921||coreapb3_iaddr_reg.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v'/linenumber/39
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||UART_GPIO_FAB_SB.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/924||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||UART_GPIO_FAB_SB.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/925||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||UART_GPIO_FAB_SB.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/926||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||UART_GPIO_FAB_SB.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/927||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||UART_GPIO_FAB_SB.srr(928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/928||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||UART_GPIO_FAB_SB.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/929||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||UART_GPIO_FAB_SB.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/930||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||UART_GPIO_FAB_SB.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/931||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||UART_GPIO_FAB_SB.srr(932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/932||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||UART_GPIO_FAB_SB.srr(933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/933||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||UART_GPIO_FAB_SB.srr(934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/934||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||UART_GPIO_FAB_SB.srr(935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/935||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||UART_GPIO_FAB_SB.srr(936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/936||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||UART_GPIO_FAB_SB.srr(937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/937||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||UART_GPIO_FAB_SB.srr(938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/938||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||UART_GPIO_FAB_SB.srr(939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/939||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||UART_GPIO_FAB_SB.srr(940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/940||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||UART_GPIO_FAB_SB.srr(941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/941||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||UART_GPIO_FAB_SB.srr(942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/942||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||UART_GPIO_FAB_SB.srr(943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/943||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||UART_GPIO_FAB_SB.srr(944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/944||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||UART_GPIO_FAB_SB.srr(945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/945||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||UART_GPIO_FAB_SB.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/946||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||UART_GPIO_FAB_SB.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/947||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||UART_GPIO_FAB_SB.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/948||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||UART_GPIO_FAB_SB.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/949||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||UART_GPIO_FAB_SB.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/950||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||UART_GPIO_FAB_SB.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/951||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||UART_GPIO_FAB_SB.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/952||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||UART_GPIO_FAB_SB.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/953||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||UART_GPIO_FAB_SB.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/954||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||UART_GPIO_FAB_SB.srr(955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/955||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||UART_GPIO_FAB_SB.srr(956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/956||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||UART_GPIO_FAB_SB.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/957||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||UART_GPIO_FAB_SB.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/958||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||UART_GPIO_FAB_SB.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/959||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||UART_GPIO_FAB_SB.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/960||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||UART_GPIO_FAB_SB.srr(961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/961||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||UART_GPIO_FAB_SB.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/962||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||UART_GPIO_FAB_SB.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/963||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||UART_GPIO_FAB_SB.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/964||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||UART_GPIO_FAB_SB.srr(965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/965||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||UART_GPIO_FAB_SB.srr(966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/966||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||UART_GPIO_FAB_SB.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/967||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||UART_GPIO_FAB_SB.srr(968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/968||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||UART_GPIO_FAB_SB.srr(969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/969||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||UART_GPIO_FAB_SB.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/972||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||UART_GPIO_FAB_SB.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/973||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||UART_GPIO_FAB_SB.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/974||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||UART_GPIO_FAB_SB.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/975||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||UART_GPIO_FAB_SB.srr(976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/976||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||UART_GPIO_FAB_SB.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/977||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||UART_GPIO_FAB_SB.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/978||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||UART_GPIO_FAB_SB.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/979||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||UART_GPIO_FAB_SB.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/980||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||UART_GPIO_FAB_SB.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/981||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||UART_GPIO_FAB_SB.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/982||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||UART_GPIO_FAB_SB.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/983||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||UART_GPIO_FAB_SB.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/984||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||UART_GPIO_FAB_SB.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/985||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_GPIO_FAB_SB.srr(1131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1131||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_GPIO_FAB_SB.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1138||uart_gpio_fab_sb_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\FABOSC_0\UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_GPIO_FAB_SB.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1139||uart_gpio_fab_sb_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\FABOSC_0\UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_GPIO_FAB_SB.srr(1140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1140||uart_gpio_fab_sb_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\FABOSC_0\UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_GPIO_FAB_SB.srr(1141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1141||uart_gpio_fab_sb_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\FABOSC_0\UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||UART_GPIO_FAB_SB.srr(1142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1142||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||UART_GPIO_FAB_SB.srr(1143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1143||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||UART_GPIO_FAB_SB.srr(1144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1144||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||UART_GPIO_FAB_SB.srr(1145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1145||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||UART_GPIO_FAB_SB.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1146||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||UART_GPIO_FAB_SB.srr(1147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1147||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance g_iaddr_reg\.genblk18\.iaddr_reg (in view: COREAPB3_LIB.CoreAPB3_Z2(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1154||coreapb3.v(508);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/508
Implementation;Synthesis||BN115||@N: Removing instance u_mux_p_to_b3 (in view: COREAPB3_LIB.CoreAPB3_Z2(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1155||coreapb3.v(443);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/443
Implementation;Synthesis||BN115||@N: Removing instance CoreAPB3_1 (in view: work.UART_GPIO_FAB_SB_sb(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1156||uart_gpio_fab_sb_sb.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\UART_GPIO_FAB_SB_sb.v'/linenumber/521
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1157||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1158||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1159||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1160||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1161||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1162||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1163||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1164||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1165||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1166||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1167||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1168||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1169||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1170||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1171||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1172||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1173||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1174||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1175||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1176||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1177||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1178||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1179||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1180||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist UART_GPIO_FAB_SB ||UART_GPIO_FAB_SB.srr(1181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1181||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock UART_GPIO_FAB_SB_sb_0/CCC_0/GL0 due to black box UART_GPIO_FAB_SB_sb_0.CCC_0.CCC_INST ||UART_GPIO_FAB_SB.srr(1185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1185||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\uart_gpio_fab_sb\synthesis.fdc'/linenumber/8
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||UART_GPIO_FAB_SB.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1210||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_GPIO_FAB_SB_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog)); safe FSM implementation is not required.||UART_GPIO_FAB_SB.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1245||coreuart.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/287
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "D:\libero_tests\ABFN_GPIO_UART_FAB\synthesis\UART_GPIO_FAB_SB_cck.rpt" .||UART_GPIO_FAB_SB.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1249||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_GPIO_FAB_SB.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1304||uart_gpio_fab_sb_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\FABOSC_0\UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_GPIO_FAB_SB.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1305||uart_gpio_fab_sb_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\FABOSC_0\UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_GPIO_FAB_SB.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1306||uart_gpio_fab_sb_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\FABOSC_0\UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.UART_GPIO_FAB_SB_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_GPIO_FAB_SB.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1307||uart_gpio_fab_sb_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\FABOSC_0\UART_GPIO_FAB_SB_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_GPIO_FAB_SB.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1308||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_GPIO_FAB_SB.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1309||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_GPIO_FAB_SB.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1310||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_GPIO_FAB_SB.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1311||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_GPIO_FAB_SB_sb_0.CoreUARTapb_0_0.uUART.clear_parity_reg0 because it is equivalent to instance UART_GPIO_FAB_SB_sb_0.CoreUARTapb_0_0.uUART.clear_framing_error_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_GPIO_FAB_SB.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1312||coreuart.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/257
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_GPIO_FAB_SB_sb_0.CoreUARTapb_0_0.uUART.clear_framing_error_reg because it is equivalent to instance UART_GPIO_FAB_SB_sb_0.CoreUARTapb_0_0.uUART.clear_parity_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_GPIO_FAB_SB.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1313||coreuart.v(272);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/272
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_0.iPSELS_raw_2[2:0] (in view: work.UART_GPIO_FAB_SB_sb(verilog)) mapped in logic.||UART_GPIO_FAB_SB.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1314||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_0.iPSELS_raw_2[2:0] (in view: work.UART_GPIO_FAB_SB_sb(verilog)) mapped in logic.||UART_GPIO_FAB_SB.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1315||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_0.iPSELS_raw_2[2:0] (in view: work.UART_GPIO_FAB_SB_sb(verilog)) with 3 words by 3 bits.||UART_GPIO_FAB_SB.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1316||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_GPIO_FAB_SB_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog)); safe FSM implementation is not required.||UART_GPIO_FAB_SB.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1335||coreuart.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/287
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_GPIO_FAB_SB_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0] ||UART_GPIO_FAB_SB.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1336||fifo_256x8_smartfusion2.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/140
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_GPIO_FAB_SB_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0] ||UART_GPIO_FAB_SB.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1337||fifo_256x8_smartfusion2.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/140
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_GPIO_FAB_SB_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0] ||UART_GPIO_FAB_SB.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1338||fifo_256x8_smartfusion2.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/140
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_GPIO_FAB_SB_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0] ||UART_GPIO_FAB_SB.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1339||fifo_256x8_smartfusion2.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/140
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_GPIO_FAB_SB_sb_CoreUARTapb_0_0_Clock_gen_0s(verilog) instance genblk1\.baud_cntr[12:0] ||UART_GPIO_FAB_SB.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1340||clock_gen.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_GPIO_FAB_SB_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v'/linenumber/275
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1358||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_state[6] (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1359||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif2_core (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1380||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif1_core (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1381||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif0_core (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1382||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1383||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1384||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1385||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1386||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1387||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1388||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1389||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1390||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1391||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1392||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1393||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1394||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1395||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1396||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1397||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1398||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.ddr_settled (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1399||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif3_core (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1400||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1401||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1402||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1403||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1404||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1405||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1406||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1407||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1408||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_state[5] (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1409||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_state[4] (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1410||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_state[3] (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1411||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_state[2] (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1412||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_state[1] (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1413||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_state[0] (in view: work.UART_GPIO_FAB_SB(verilog)) because it does not drive other instances.||UART_GPIO_FAB_SB.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1414||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FP130||@N: Promoting Net UART_GPIO_FAB_SB_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_99 ||UART_GPIO_FAB_SB.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1432||null;null
Implementation;Synthesis||MT615||@N: Found clock UART_GPIO_FAB_SB_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||UART_GPIO_FAB_SB.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1470||null;null
Implementation;Synthesis||MT615||@N: Found clock UART_GPIO_FAB_SB_sb_0/CCC_0/GL0 with period 10.00ns ||UART_GPIO_FAB_SB.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1471||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { UART_GPIO_FAB_SB_sb_0.CORERESETP_0.ddr_settled UART_GPIO_FAB_SB_sb_0.CORERESETP_0.count_ddr_enable UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif*_core UART_GPIO_FAB_SB_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||UART_GPIO_FAB_SB.srr(1627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1627||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\uart_gpio_fab_sb\synthesis.fdc'/linenumber/9
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { UART_GPIO_FAB_SB_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_areset_n_rcosc UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||UART_GPIO_FAB_SB.srr(1628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1628||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\uart_gpio_fab_sb\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { UART_GPIO_FAB_SB_sb_0.CORERESETP_0.MSS_HPMS_READY_int UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||UART_GPIO_FAB_SB.srr(1629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1629||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\uart_gpio_fab_sb\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG1_DONE UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG2_DONE UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF*_PERST_N UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF*_PSEL UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF*_PWRITE UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF*_PRDATA[*] UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_RESET_F2M UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_M3_RESET UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||UART_GPIO_FAB_SB.srr(1630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1630||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\uart_gpio_fab_sb\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { UART_GPIO_FAB_SB_sb_0.UART_GPIO_FAB_SB_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||UART_GPIO_FAB_SB.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_GPIO_FAB_SB.srr'/linenumber/1631||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\uart_gpio_fab_sb\synthesis.fdc'/linenumber/13
Implementation;Place and Route;RootName:UART_GPIO_FAB_SB
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||UART_GPIO_FAB_SB_layout_log.log;liberoaction://open_report/file/UART_GPIO_FAB_SB_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:UART_GPIO_FAB_SB
