<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - top/scr1_timer.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">top</a> - scr1_timer.sv<span style="font-size: 80%;"> (source / <a href="scr1_timer.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryMed">79.6&nbsp;%</td>
            <td class="headerCovTableEntry">108</td>
            <td class="headerCovTableEntry">86</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_timer.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Memory-mapped Timer</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L7"><span class="lineNum">       7</span>              : `include &quot;scr1_memif.svh&quot;</span>
<span id="L8"><span class="lineNum">       8</span>              : </span>
<span id="L9"><span class="lineNum">       9</span>              : module scr1_timer (</span>
<span id="L10"><span class="lineNum">      10</span>              :     // Common</span>
<span id="L11"><span class="lineNum">      11</span>              :     input   logic                                   rst_n,</span>
<span id="L12"><span class="lineNum">      12</span>              :     input   logic                                   clk,</span>
<span id="L13"><span class="lineNum">      13</span>              :     input   logic                                   rtc_clk,</span>
<span id="L14"><span class="lineNum">      14</span>              : </span>
<span id="L15"><span class="lineNum">      15</span>              :     // Memory interface</span>
<span id="L16"><span class="lineNum">      16</span>              :     input   logic                                   dmem_req,</span>
<span id="L17"><span class="lineNum">      17</span>              :     input   type_scr1_mem_cmd_e                     dmem_cmd,</span>
<span id="L18"><span class="lineNum">      18</span>              :     input   type_scr1_mem_width_e                   dmem_width,</span>
<span id="L19"><span class="lineNum">      19</span>              :     input   logic [`SCR1_DMEM_AWIDTH-1:0]           dmem_addr,</span>
<span id="L20"><span class="lineNum">      20</span>              :     input   logic [`SCR1_DMEM_DWIDTH-1:0]           dmem_wdata,</span>
<span id="L21"><span class="lineNum">      21</span>              :     output  logic                                   dmem_req_ack,</span>
<span id="L22"><span class="lineNum">      22</span>              :     output  logic [`SCR1_DMEM_DWIDTH-1:0]           dmem_rdata,</span>
<span id="L23"><span class="lineNum">      23</span>              :     output  type_scr1_mem_resp_e                    dmem_resp,</span>
<span id="L24"><span class="lineNum">      24</span>              : </span>
<span id="L25"><span class="lineNum">      25</span>              :     // Timer interface</span>
<span id="L26"><span class="lineNum">      26</span>              :     output  logic [63:0]                            timer_val,</span>
<span id="L27"><span class="lineNum">      27</span>              :     output  logic                                   timer_irq</span>
<span id="L28"><span class="lineNum">      28</span>              : );</span>
<span id="L29"><span class="lineNum">      29</span>              : </span>
<span id="L30"><span class="lineNum">      30</span>              : //-------------------------------------------------------------------------------</span>
<span id="L31"><span class="lineNum">      31</span>              : // Local parameters declaration</span>
<span id="L32"><span class="lineNum">      32</span>              : //-------------------------------------------------------------------------------</span>
<span id="L33"><span class="lineNum">      33</span>              : localparam int unsigned SCR1_TIMER_ADDR_WIDTH                               = 5;</span>
<span id="L34"><span class="lineNum">      34</span>              : localparam logic [SCR1_TIMER_ADDR_WIDTH-1:0] SCR1_TIMER_CONTROL             = 5'h0;</span>
<span id="L35"><span class="lineNum">      35</span>              : localparam logic [SCR1_TIMER_ADDR_WIDTH-1:0] SCR1_TIMER_DIVIDER             = 5'h4;</span>
<span id="L36"><span class="lineNum">      36</span>              : localparam logic [SCR1_TIMER_ADDR_WIDTH-1:0] SCR1_TIMER_MTIMELO             = 5'h8;</span>
<span id="L37"><span class="lineNum">      37</span>              : localparam logic [SCR1_TIMER_ADDR_WIDTH-1:0] SCR1_TIMER_MTIMEHI             = 5'hC;</span>
<span id="L38"><span class="lineNum">      38</span>              : localparam logic [SCR1_TIMER_ADDR_WIDTH-1:0] SCR1_TIMER_MTIMECMPLO          = 5'h10;</span>
<span id="L39"><span class="lineNum">      39</span>              : localparam logic [SCR1_TIMER_ADDR_WIDTH-1:0] SCR1_TIMER_MTIMECMPHI          = 5'h14;</span>
<span id="L40"><span class="lineNum">      40</span>              : </span>
<span id="L41"><span class="lineNum">      41</span>              : localparam int unsigned SCR1_TIMER_CONTROL_EN_OFFSET                        = 0;</span>
<span id="L42"><span class="lineNum">      42</span>              : localparam int unsigned SCR1_TIMER_CONTROL_CLKSRC_OFFSET                    = 1;</span>
<span id="L43"><span class="lineNum">      43</span>              : localparam int unsigned SCR1_TIMER_DIVIDER_WIDTH                            = 10;</span>
<span id="L44"><span class="lineNum">      44</span>              : </span>
<span id="L45"><span class="lineNum">      45</span>              : //-------------------------------------------------------------------------------</span>
<span id="L46"><span class="lineNum">      46</span>              : // Local signals declaration</span>
<span id="L47"><span class="lineNum">      47</span>              : //-------------------------------------------------------------------------------</span>
<span id="L48"><span class="lineNum">      48</span>              : logic [63:0]                                        mtime_reg;</span>
<span id="L49"><span class="lineNum">      49</span>              : logic [63:0]                                        mtime_new;</span>
<span id="L50"><span class="lineNum">      50</span>              : logic [63:0]                                        mtimecmp_reg;</span>
<span id="L51"><span class="lineNum">      51</span>              : logic [63:0]                                        mtimecmp_new;</span>
<span id="L52"><span class="lineNum">      52</span>              : logic                                               timer_en;</span>
<span id="L53"><span class="lineNum">      53</span>              : logic                                               timer_clksrc_rtc;</span>
<span id="L54"><span class="lineNum">      54</span>              : logic [SCR1_TIMER_DIVIDER_WIDTH-1:0]                timer_div;</span>
<span id="L55"><span class="lineNum">      55</span>              : </span>
<span id="L56"><span class="lineNum">      56</span>              : logic                                               control_up;</span>
<span id="L57"><span class="lineNum">      57</span>              : logic                                               divider_up;</span>
<span id="L58"><span class="lineNum">      58</span>              : logic                                               mtimelo_up;</span>
<span id="L59"><span class="lineNum">      59</span>              : logic                                               mtimehi_up;</span>
<span id="L60"><span class="lineNum">      60</span>              : logic                                               mtimecmplo_up;</span>
<span id="L61"><span class="lineNum">      61</span>              : logic                                               mtimecmphi_up;</span>
<span id="L62"><span class="lineNum">      62</span>              : </span>
<span id="L63"><span class="lineNum">      63</span>              : logic                                               dmem_req_valid;</span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span>              : logic [3:0]                                         rtc_sync;</span>
<span id="L66"><span class="lineNum">      66</span>              : logic                                               rtc_ext_pulse;</span>
<span id="L67"><span class="lineNum">      67</span>              : logic [SCR1_TIMER_DIVIDER_WIDTH-1:0]                timeclk_cnt;</span>
<span id="L68"><span class="lineNum">      68</span>              : logic                                               timeclk_cnt_en;</span>
<span id="L69"><span class="lineNum">      69</span>              : logic                                               time_posedge;</span>
<span id="L70"><span class="lineNum">      70</span>              : logic                                               time_cmp_flag;</span>
<span id="L71"><span class="lineNum">      71</span>              : </span>
<span id="L72"><span class="lineNum">      72</span>              : //-------------------------------------------------------------------------------</span>
<span id="L73"><span class="lineNum">      73</span>              : // Registers</span>
<span id="L74"><span class="lineNum">      74</span>              : //-------------------------------------------------------------------------------</span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span>              : // CONTROL</span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaGNC">        1793 :         timer_en            &lt;= 1'b1;</span></span>
<span id="L80"><span class="lineNum">      80</span> <span class="tlaGNC">        1793 :         timer_clksrc_rtc    &lt;= 1'b0;</span></span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaGNC">           8 :         if (control_up) begin</span></span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaGNC">           4 :             timer_en            &lt;= dmem_wdata[SCR1_TIMER_CONTROL_EN_OFFSET];</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaGNC">           4 :             timer_clksrc_rtc    &lt;= dmem_wdata[SCR1_TIMER_CONTROL_CLKSRC_OFFSET];</span></span>
<span id="L85"><span class="lineNum">      85</span>              :         end</span>
<span id="L86"><span class="lineNum">      86</span>              :     end</span>
<span id="L87"><span class="lineNum">      87</span>              : end</span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span>              : // DIVIDER</span>
<span id="L90"><span class="lineNum">      90</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L91"><span class="lineNum">      91</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L92"><span class="lineNum">      92</span> <span class="tlaGNC">        1793 :         timer_div   &lt;= '0;</span></span>
<span id="L93"><span class="lineNum">      93</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaGNC">           6 :         if (divider_up) begin</span></span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaGNC">           3 :             timer_div   &lt;= dmem_wdata[SCR1_TIMER_DIVIDER_WIDTH-1:0];</span></span>
<span id="L96"><span class="lineNum">      96</span>              :         end</span>
<span id="L97"><span class="lineNum">      97</span>              :     end</span>
<span id="L98"><span class="lineNum">      98</span>              : end</span>
<span id="L99"><span class="lineNum">      99</span>              : </span>
<span id="L100"><span class="lineNum">     100</span>              : // MTIME</span>
<span id="L101"><span class="lineNum">     101</span>              : assign time_posedge = (timeclk_cnt_en &amp; (timeclk_cnt == 0));</span>
<span id="L102"><span class="lineNum">     102</span>              : </span>
<span id="L103"><span class="lineNum">     103</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaGNC">           1 :     mtime_new   = mtime_reg;</span></span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaGNC">      739928 :     if (time_posedge) begin</span></span>
<span id="L106"><span class="lineNum">     106</span> <span class="tlaGNC">      544569 :         mtime_new   = mtime_reg + 1'b1;</span></span>
<span id="L107"><span class="lineNum">     107</span>              :     end</span>
<span id="L108"><span class="lineNum">     108</span> <span class="tlaUNC tlaBgUNC">           0 :     if (mtimelo_up) begin</span></span>
<span id="L109"><span class="lineNum">     109</span> <span class="tlaUNC">           0 :         mtime_new[31:0]     = dmem_wdata;</span></span>
<span id="L110"><span class="lineNum">     110</span>              :     end</span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaUNC">           0 :     if (mtimehi_up) begin</span></span>
<span id="L112"><span class="lineNum">     112</span> <span class="tlaUNC">           0 :         mtime_new[63:32]    = dmem_wdata;</span></span>
<span id="L113"><span class="lineNum">     113</span>              :     end</span>
<span id="L114"><span class="lineNum">     114</span>              : end</span>
<span id="L115"><span class="lineNum">     115</span>              : </span>
<span id="L116"><span class="lineNum">     116</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L117"><span class="lineNum">     117</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaGNC">        1793 :         mtime_reg   &lt;= '0;</span></span>
<span id="L119"><span class="lineNum">     119</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L120"><span class="lineNum">     120</span> <span class="tlaGNC">      739924 :         if (time_posedge | mtimelo_up | mtimehi_up) begin</span></span>
<span id="L121"><span class="lineNum">     121</span> <span class="tlaGNC">      542779 :             mtime_reg   &lt;= mtime_new;</span></span>
<span id="L122"><span class="lineNum">     122</span>              :         end</span>
<span id="L123"><span class="lineNum">     123</span>              :     end</span>
<span id="L124"><span class="lineNum">     124</span>              : end</span>
<span id="L125"><span class="lineNum">     125</span>              : </span>
<span id="L126"><span class="lineNum">     126</span>              : // MTIMECMP</span>
<span id="L127"><span class="lineNum">     127</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L128"><span class="lineNum">     128</span> <span class="tlaGNC">           1 :     mtimecmp_new    = mtimecmp_reg;</span></span>
<span id="L129"><span class="lineNum">     129</span> <span class="tlaGNC">          14 :     if (mtimecmplo_up) begin</span></span>
<span id="L130"><span class="lineNum">     130</span> <span class="tlaGNC">           7 :         mtimecmp_new[31:0]  = dmem_wdata;</span></span>
<span id="L131"><span class="lineNum">     131</span>              :     end</span>
<span id="L132"><span class="lineNum">     132</span> <span class="tlaGNC">          12 :     if (mtimecmphi_up) begin</span></span>
<span id="L133"><span class="lineNum">     133</span> <span class="tlaGNC">           6 :         mtimecmp_new[63:32] = dmem_wdata;</span></span>
<span id="L134"><span class="lineNum">     134</span>              :     end</span>
<span id="L135"><span class="lineNum">     135</span>              : end</span>
<span id="L136"><span class="lineNum">     136</span>              : </span>
<span id="L137"><span class="lineNum">     137</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L138"><span class="lineNum">     138</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L139"><span class="lineNum">     139</span> <span class="tlaGNC">        1793 :         mtimecmp_reg    &lt;= '0;</span></span>
<span id="L140"><span class="lineNum">     140</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaGNC">          26 :         if (mtimecmplo_up | mtimecmphi_up) begin</span></span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaGNC">          13 :             mtimecmp_reg    &lt;= mtimecmp_new;</span></span>
<span id="L143"><span class="lineNum">     143</span>              :         end</span>
<span id="L144"><span class="lineNum">     144</span>              :     end</span>
<span id="L145"><span class="lineNum">     145</span>              : end</span>
<span id="L146"><span class="lineNum">     146</span>              : </span>
<span id="L147"><span class="lineNum">     147</span>              : //-------------------------------------------------------------------------------</span>
<span id="L148"><span class="lineNum">     148</span>              : // Interrupt pending</span>
<span id="L149"><span class="lineNum">     149</span>              : //-------------------------------------------------------------------------------</span>
<span id="L150"><span class="lineNum">     150</span>              : assign time_cmp_flag = (mtime_reg &gt;= ((mtimecmplo_up | mtimecmphi_up) ? mtimecmp_new : mtimecmp_reg));</span>
<span id="L151"><span class="lineNum">     151</span>              : </span>
<span id="L152"><span class="lineNum">     152</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L153"><span class="lineNum">     153</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L154"><span class="lineNum">     154</span> <span class="tlaGNC">        1793 :         timer_irq   &lt;= 1'b0;</span></span>
<span id="L155"><span class="lineNum">     155</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L156"><span class="lineNum">     156</span> <span class="tlaGNC">      534685 :         if (~timer_irq) begin</span></span>
<span id="L157"><span class="lineNum">     157</span> <span class="tlaGNC">      748018 :             timer_irq   &lt;= time_cmp_flag;</span></span>
<span id="L158"><span class="lineNum">     158</span> <span class="tlaGNC">      534685 :         end else begin // 1'b1</span></span>
<span id="L159"><span class="lineNum">     159</span> <span class="tlaGNC">          10 :             if (mtimecmplo_up | mtimecmphi_up) begin</span></span>
<span id="L160"><span class="lineNum">     160</span> <span class="tlaGNC">           5 :                 timer_irq   &lt;= time_cmp_flag;</span></span>
<span id="L161"><span class="lineNum">     161</span>              :             end</span>
<span id="L162"><span class="lineNum">     162</span>              :         end</span>
<span id="L163"><span class="lineNum">     163</span>              :     end</span>
<span id="L164"><span class="lineNum">     164</span>              : end</span>
<span id="L165"><span class="lineNum">     165</span>              : </span>
<span id="L166"><span class="lineNum">     166</span>              : //-------------------------------------------------------------------------------</span>
<span id="L167"><span class="lineNum">     167</span>              : // Timer divider</span>
<span id="L168"><span class="lineNum">     168</span>              : //-------------------------------------------------------------------------------</span>
<span id="L169"><span class="lineNum">     169</span>              : assign timeclk_cnt_en   = (~timer_clksrc_rtc ? 1'b1 : rtc_ext_pulse) &amp; timer_en;</span>
<span id="L170"><span class="lineNum">     170</span>              : </span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L173"><span class="lineNum">     173</span> <span class="tlaGNC">        1793 :         timeclk_cnt &lt;= '0;</span></span>
<span id="L174"><span class="lineNum">     174</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaGNC">     1282703 :         case (1'b1)</span></span>
<span id="L176"><span class="lineNum">     176</span> <span class="tlaGNC">           6 :             divider_up      : timeclk_cnt   &lt;= dmem_wdata[SCR1_TIMER_DIVIDER_WIDTH-1:0];</span></span>
<span id="L177"><span class="lineNum">     177</span> <span class="tlaGNC">     1085552 :             time_posedge    : timeclk_cnt   &lt;= timer_div;</span></span>
<span id="L178"><span class="lineNum">     178</span> <span class="tlaGNC">     1479848 :             timeclk_cnt_en  : timeclk_cnt   &lt;= timeclk_cnt - 1'b1;</span></span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaUNC tlaBgUNC">           0 :             default         : begin end</span></span>
<span id="L180"><span class="lineNum">     180</span>              :         endcase</span>
<span id="L181"><span class="lineNum">     181</span>              :     end</span>
<span id="L182"><span class="lineNum">     182</span>              : end</span>
<span id="L183"><span class="lineNum">     183</span>              : </span>
<span id="L184"><span class="lineNum">     184</span>              : //-------------------------------------------------------------------------------</span>
<span id="L185"><span class="lineNum">     185</span>              : // RTC synchronization</span>
<span id="L186"><span class="lineNum">     186</span>              : //-------------------------------------------------------------------------------</span>
<span id="L187"><span class="lineNum">     187</span>              : assign rtc_ext_pulse    = rtc_sync[3] ^ rtc_sync[2];</span>
<span id="L188"><span class="lineNum">     188</span>              : </span>
<span id="L189"><span class="lineNum">     189</span> <span class="tlaGNC tlaBgGNC">         446 : always_ff @(negedge rst_n, posedge rtc_clk) begin</span></span>
<span id="L190"><span class="lineNum">     190</span> <span class="tlaUNC tlaBgUNC">           0 :     if (~rst_n) begin</span></span>
<span id="L191"><span class="lineNum">     191</span> <span class="tlaGNC tlaBgGNC">         223 :         rtc_sync[0] &lt;= 1'b0;</span></span>
<span id="L192"><span class="lineNum">     192</span> <span class="tlaUNC tlaBgUNC">           0 :     end else begin</span></span>
<span id="L193"><span class="lineNum">     193</span> <span class="tlaUNC">           0 :         if (timer_clksrc_rtc) begin</span></span>
<span id="L194"><span class="lineNum">     194</span> <span class="tlaUNC">           0 :             rtc_sync[0] &lt;= ~rtc_sync[0];</span></span>
<span id="L195"><span class="lineNum">     195</span>              :         end</span>
<span id="L196"><span class="lineNum">     196</span>              :     end</span>
<span id="L197"><span class="lineNum">     197</span>              : end</span>
<span id="L198"><span class="lineNum">     198</span>              : </span>
<span id="L199"><span class="lineNum">     199</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L200"><span class="lineNum">     200</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L201"><span class="lineNum">     201</span> <span class="tlaGNC">        1793 :         rtc_sync[3:1]   &lt;= '0;</span></span>
<span id="L202"><span class="lineNum">     202</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L203"><span class="lineNum">     203</span> <span class="tlaUNC tlaBgUNC">           0 :         if (timer_clksrc_rtc) begin</span></span>
<span id="L204"><span class="lineNum">     204</span> <span class="tlaUNC">           0 :             rtc_sync[3:1]   &lt;= rtc_sync[2:0];</span></span>
<span id="L205"><span class="lineNum">     205</span>              :         end</span>
<span id="L206"><span class="lineNum">     206</span>              :     end</span>
<span id="L207"><span class="lineNum">     207</span>              : end</span>
<span id="L208"><span class="lineNum">     208</span>              : </span>
<span id="L209"><span class="lineNum">     209</span>              : //-------------------------------------------------------------------------------</span>
<span id="L210"><span class="lineNum">     210</span>              : // Memory interface</span>
<span id="L211"><span class="lineNum">     211</span>              : //-------------------------------------------------------------------------------</span>
<span id="L212"><span class="lineNum">     212</span>              : assign dmem_req_valid   =   (dmem_width == SCR1_MEM_WIDTH_WORD) &amp; (~|dmem_addr[1:0]) &amp;</span>
<span id="L213"><span class="lineNum">     213</span>              :                             (dmem_addr[SCR1_TIMER_ADDR_WIDTH-1:2] &lt;= SCR1_TIMER_MTIMECMPHI[SCR1_TIMER_ADDR_WIDTH-1:2]);</span>
<span id="L214"><span class="lineNum">     214</span>              : </span>
<span id="L215"><span class="lineNum">     215</span>              : assign dmem_req_ack     = 1'b1;</span>
<span id="L216"><span class="lineNum">     216</span>              : </span>
<span id="L217"><span class="lineNum">     217</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L218"><span class="lineNum">     218</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L219"><span class="lineNum">     219</span> <span class="tlaGNC">        1793 :         dmem_resp   &lt;= SCR1_MEM_RESP_NOTRDY;</span></span>
<span id="L220"><span class="lineNum">     220</span> <span class="tlaGNC">        1793 :         dmem_rdata  &lt;= '0;</span></span>
<span id="L221"><span class="lineNum">     221</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L222"><span class="lineNum">     222</span> <span class="tlaGNC">          44 :         if (dmem_req) begin</span></span>
<span id="L223"><span class="lineNum">     223</span> <span class="tlaUNC tlaBgUNC">           0 :             if (dmem_req_valid) begin</span></span>
<span id="L224"><span class="lineNum">     224</span> <span class="tlaGNC tlaBgGNC">          22 :                 dmem_resp   &lt;= SCR1_MEM_RESP_RDY_OK;</span></span>
<span id="L225"><span class="lineNum">     225</span> <span class="tlaGNC">           4 :                 if (dmem_cmd == SCR1_MEM_CMD_RD) begin</span></span>
<span id="L226"><span class="lineNum">     226</span> <span class="tlaGNC">           2 :                     case (dmem_addr[SCR1_TIMER_ADDR_WIDTH-1:0])</span></span>
<span id="L227"><span class="lineNum">     227</span> <span class="tlaGNC">           2 :                         SCR1_TIMER_CONTROL      : dmem_rdata    &lt;= `SCR1_DMEM_DWIDTH'({timer_clksrc_rtc, timer_en});</span></span>
<span id="L228"><span class="lineNum">     228</span> <span class="tlaUNC tlaBgUNC">           0 :                         SCR1_TIMER_DIVIDER      : dmem_rdata    &lt;= `SCR1_DMEM_DWIDTH'(timer_div);</span></span>
<span id="L229"><span class="lineNum">     229</span> <span class="tlaGNC tlaBgGNC">           2 :                         SCR1_TIMER_MTIMELO      : dmem_rdata    &lt;= mtime_reg[31:0];</span></span>
<span id="L230"><span class="lineNum">     230</span> <span class="tlaUNC tlaBgUNC">           0 :                         SCR1_TIMER_MTIMEHI      : dmem_rdata    &lt;= mtime_reg[63:32];</span></span>
<span id="L231"><span class="lineNum">     231</span> <span class="tlaUNC">           0 :                         SCR1_TIMER_MTIMECMPLO   : dmem_rdata    &lt;= mtimecmp_reg[31:0];</span></span>
<span id="L232"><span class="lineNum">     232</span> <span class="tlaUNC">           0 :                         SCR1_TIMER_MTIMECMPHI   : dmem_rdata    &lt;= mtimecmp_reg[63:32];</span></span>
<span id="L233"><span class="lineNum">     233</span> <span class="tlaUNC">           0 :                         default                 : begin end</span></span>
<span id="L234"><span class="lineNum">     234</span>              :                     endcase</span>
<span id="L235"><span class="lineNum">     235</span>              :                 end</span>
<span id="L236"><span class="lineNum">     236</span> <span class="tlaUNC">           0 :             end else begin</span></span>
<span id="L237"><span class="lineNum">     237</span> <span class="tlaUNC">           0 :                 dmem_resp   &lt;= SCR1_MEM_RESP_RDY_ER;</span></span>
<span id="L238"><span class="lineNum">     238</span>              :             end</span>
<span id="L239"><span class="lineNum">     239</span> <span class="tlaGNC tlaBgGNC">     1282681 :         end else begin</span></span>
<span id="L240"><span class="lineNum">     240</span> <span class="tlaGNC">     1282681 :             dmem_resp   &lt;= SCR1_MEM_RESP_NOTRDY;</span></span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaGNC">     1282681 :             dmem_rdata  &lt;= '0;</span></span>
<span id="L242"><span class="lineNum">     242</span>              :         end</span>
<span id="L243"><span class="lineNum">     243</span>              :     end</span>
<span id="L244"><span class="lineNum">     244</span>              : end</span>
<span id="L245"><span class="lineNum">     245</span>              : </span>
<span id="L246"><span class="lineNum">     246</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L247"><span class="lineNum">     247</span> <span class="tlaGNC">           1 :     control_up      = 1'b0;</span></span>
<span id="L248"><span class="lineNum">     248</span> <span class="tlaGNC">           1 :     divider_up      = 1'b0;</span></span>
<span id="L249"><span class="lineNum">     249</span> <span class="tlaGNC">           1 :     mtimelo_up      = 1'b0;</span></span>
<span id="L250"><span class="lineNum">     250</span> <span class="tlaGNC">           1 :     mtimehi_up      = 1'b0;</span></span>
<span id="L251"><span class="lineNum">     251</span> <span class="tlaGNC">           1 :     mtimecmplo_up   = 1'b0;</span></span>
<span id="L252"><span class="lineNum">     252</span> <span class="tlaGNC">           1 :     mtimecmphi_up   = 1'b0;</span></span>
<span id="L253"><span class="lineNum">     253</span> <span class="tlaGNC">          40 :     if (dmem_req &amp; dmem_req_valid &amp; (dmem_cmd == SCR1_MEM_CMD_WR)) begin</span></span>
<span id="L254"><span class="lineNum">     254</span> <span class="tlaGNC">          20 :         case (dmem_addr[SCR1_TIMER_ADDR_WIDTH-1:0])</span></span>
<span id="L255"><span class="lineNum">     255</span> <span class="tlaGNC">           8 :             SCR1_TIMER_CONTROL      : control_up    = 1'b1;</span></span>
<span id="L256"><span class="lineNum">     256</span> <span class="tlaGNC">           6 :             SCR1_TIMER_DIVIDER      : divider_up    = 1'b1;</span></span>
<span id="L257"><span class="lineNum">     257</span> <span class="tlaUNC tlaBgUNC">           0 :             SCR1_TIMER_MTIMELO      : mtimelo_up    = 1'b1;</span></span>
<span id="L258"><span class="lineNum">     258</span> <span class="tlaUNC">           0 :             SCR1_TIMER_MTIMEHI      : mtimehi_up    = 1'b1;</span></span>
<span id="L259"><span class="lineNum">     259</span> <span class="tlaGNC tlaBgGNC">          14 :             SCR1_TIMER_MTIMECMPLO   : mtimecmplo_up = 1'b1;</span></span>
<span id="L260"><span class="lineNum">     260</span> <span class="tlaGNC">          12 :             SCR1_TIMER_MTIMECMPHI   : mtimecmphi_up = 1'b1;</span></span>
<span id="L261"><span class="lineNum">     261</span> <span class="tlaUNC tlaBgUNC">           0 :             default                 : begin end</span></span>
<span id="L262"><span class="lineNum">     262</span>              :         endcase</span>
<span id="L263"><span class="lineNum">     263</span>              :     end</span>
<span id="L264"><span class="lineNum">     264</span>              : end</span>
<span id="L265"><span class="lineNum">     265</span>              : </span>
<span id="L266"><span class="lineNum">     266</span>              : //-------------------------------------------------------------------------------</span>
<span id="L267"><span class="lineNum">     267</span>              : // Timer interface</span>
<span id="L268"><span class="lineNum">     268</span>              : //-------------------------------------------------------------------------------</span>
<span id="L269"><span class="lineNum">     269</span>              : assign timer_val    = mtime_reg;</span>
<span id="L270"><span class="lineNum">     270</span>              : </span>
<span id="L271"><span class="lineNum">     271</span>              : endmodule : scr1_timer</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
