INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravi/displayLedDDR/displayLedDDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravi/displayLedDDR/displayLedDDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravi/displayLedDDR/displayLedDDR.srcs/sources_1/new/displayData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displayData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravi/displayLedDDR/displayLedDDR.srcs/sources_1/new/receiveData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiveData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravi/displayLedDDR/displayLedDDR.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
