
---------- Begin Simulation Statistics ----------
final_tick                               205398491500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149560                       # Simulator instruction rate (inst/s)
host_mem_usage                                 851880                       # Number of bytes of host memory used
host_op_rate                                   153000                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3343.15                       # Real time elapsed on the host
host_tick_rate                               61438674                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000002                       # Number of instructions simulated
sim_ops                                     511499988                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.205398                       # Number of seconds simulated
sim_ticks                                205398491500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.935347                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                63259737                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             63300663                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6089547                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         101500273                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                700                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1191                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              491                       # Number of indirect misses.
system.cpu.branchPred.lookups               127899599                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3750992                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          140                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 203958618                       # number of cc regfile reads
system.cpu.cc_regfile_writes                204562620                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           6088959                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   83489176                       # Number of branches committed
system.cpu.commit.bw_lim_events              27465317                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              87                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       158427486                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            500622978                       # Number of instructions committed
system.cpu.commit.committedOps              512122964                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    387379534                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.322019                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.369034                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    237212826     61.24%     61.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     59574029     15.38%     76.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     21847841      5.64%     82.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13080158      3.38%     85.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      8095782      2.09%     87.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      7946322      2.05%     89.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      7325308      1.89%     91.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      4831951      1.25%     92.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     27465317      7.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    387379534                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2044911                       # Number of function calls committed.
system.cpu.commit.int_insts                 445919797                       # Number of committed integer instructions.
system.cpu.commit.loads                     136228528                       # Number of loads committed
system.cpu.commit.membars                          57                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        324185021     63.30%     63.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           39001      0.01%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               17      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              50      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              73      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              72      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       136228528     26.60%     89.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       51670130     10.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         512122964                       # Class of committed instruction
system.cpu.commit.refs                      187898658                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       491                       # Number of committed Vector instructions.
system.cpu.committedInsts                   500000002                       # Number of Instructions Simulated
system.cpu.committedOps                     511499988                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.821594                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.821594                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             179792457                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   607                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             60730617                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              721698552                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 90387594                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 118902906                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                6127317                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2154                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              15502115                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            6                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                   127899599                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                 109171636                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     292437715                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               2467902                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      732438831                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                12255810                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.311345                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          112146718                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           67011429                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.782970                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          410712389                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.820003                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.895975                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                256324236     62.41%     62.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 29934709      7.29%     69.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13245605      3.23%     72.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 15112402      3.68%     76.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 15973111      3.89%     80.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 13208890      3.22%     83.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  5210421      1.27%     84.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  9088751      2.21%     87.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 52614264     12.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            410712389                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           84595                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              7427571                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                100320403                       # Number of branches executed
system.cpu.iew.exec_nop                        976001                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.523807                       # Inst execution rate
system.cpu.iew.exec_refs                    230570873                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   57526809                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                77232207                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             171277677                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                134                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           1966192                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             64232623                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           670542316                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             173044064                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          10222320                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             625975261                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 518397                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              13127242                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                6127317                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              13972204                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       1147574                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         16853027                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        80185                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        38879                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      5345196                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     35049124                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     12562469                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          38879                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      3996532                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        3431039                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 609731189                       # num instructions consuming a value
system.cpu.iew.wb_count                     603770930                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619461                       # average fanout of values written-back
system.cpu.iew.wb_producers                 377704597                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.469755                       # insts written-back per cycle
system.cpu.iew.wb_sent                      606039041                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                830896134                       # number of integer regfile reads
system.cpu.int_regfile_writes               456364021                       # number of integer regfile writes
system.cpu.ipc                               1.217146                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.217146                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                21      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             401380249     63.09%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                39281      0.01%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    54      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  13      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  9      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               9      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  6      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   62      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   87      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   84      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    1      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  61      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            176198140     27.70%     90.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            58579504      9.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              636197581                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     6980702                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010973                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1858285     26.62%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     26.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4762364     68.22%     94.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                360043      5.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              643175974                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1690591449                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    603769572                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         827666602                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  669566181                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 636197581                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 134                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       158066217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            507700                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             47                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    114156300                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     410712389                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.549010                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.934879                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           191123719     46.53%     46.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            58386784     14.22%     60.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            51489758     12.54%     73.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            37673492      9.17%     82.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            33241533      8.09%     90.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            17372022      4.23%     94.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            11773969      2.87%     97.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             5868147      1.43%     99.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3782965      0.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       410712389                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.548691                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2288                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               4504                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1358                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              4059                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            6                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads          31261233                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         18734361                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            171277677                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            64232623                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               438939726                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    229                       # number of misc regfile writes
system.cpu.numCycles                        410796984                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles               102366566                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             554014047                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               17913645                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 97873556                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               43989015                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                508870                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1180913523                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              704069307                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           771654667                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 125993421                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               23775726                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                6127317                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              78331789                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                217640524                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        934077141                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19740                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                359                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  65900396                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            136                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3178                       # Number of vector rename lookups
system.cpu.rob.rob_reads                   1030430815                       # The number of ROB reads
system.cpu.rob.rob_writes                  1364499754                       # The number of ROB writes
system.cpu.timesIdled                             760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1926                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     387                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1450682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2918926                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3395260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       308235                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6795692                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         308235                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             895641                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       747092                       # Transaction distribution
system.membus.trans_dist::CleanEvict           703582                       # Transaction distribution
system.membus.trans_dist::ReadExReq            552858                       # Transaction distribution
system.membus.trans_dist::ReadExResp           552858                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        895641                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19753                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4367425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4367425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    140517824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               140517824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1468252                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1468252    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1468252                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6245884500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7829844000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 205398491500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2475430                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2108368                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2890406                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           905244                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          905243                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1074                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2474357                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        19757                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        19757                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10193974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10196122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    303416000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              303484736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1603514                       # Total snoops (count)
system.tol2bus.snoopTraffic                  47813888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5003946                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.061600                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.240428                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4695702     93.84%     93.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 308244      6.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5003946                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4759122000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5079277000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1611000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 205398491500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1932173                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1932174                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data             1932173                       # number of overall hits
system.l2.overall_hits::total                 1932174                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1073                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1447428                       # number of demand (read+write) misses
system.l2.demand_misses::total                1448501                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1073                       # number of overall misses
system.l2.overall_misses::.cpu.data           1447428                       # number of overall misses
system.l2.overall_misses::total               1448501                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     86112000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 134065888000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     134152000000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     86112000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 134065888000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    134152000000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          3379601                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3380675                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         3379601                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3380675                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.999069                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.428284                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.428465                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.999069                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.428284                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.428465                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80253.494874                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92623.528079                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92614.364781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80253.494874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92623.528079                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92614.364781                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              747092                       # number of writebacks
system.l2.writebacks::total                    747092                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1447428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1448501                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1447428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1448501                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     75382000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 119591627501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 119667009501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     75382000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 119591627501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 119667009501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.999069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.428284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.428465                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.999069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.428284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.428465                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70253.494874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82623.541552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82614.378244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70253.494874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82623.541552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82614.378244                       # average overall mshr miss latency
system.l2.replacements                        1603514                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1361276                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1361276                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1361276                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1361276                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       155395                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        155395                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            352385                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                352385                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          552859                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              552859                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  52972475000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   52972475000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        905244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            905244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.610729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.610729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95815.524392                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95815.524392                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       552859                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         552859                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  47443894501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  47443894501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.610729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.610729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85815.541578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85815.541578                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1073                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1073                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     86112000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     86112000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.999069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80253.494874                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80253.494874                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1073                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1073                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     75382000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     75382000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.999069                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999069                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70253.494874                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70253.494874                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1579788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1579788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       894569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          894569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  81093413000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  81093413000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      2474357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2474357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.361536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.361536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90650.819557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90650.819557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       894569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       894569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  72147733000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  72147733000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.361536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.361536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80650.830735                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80650.830735                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        19753                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           19753                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        19757                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         19757                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999798                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999798                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        19753                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        19753                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    378972000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    378972000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999798                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999798                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19185.541437                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19185.541437                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 205398491500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16197.477837                       # Cycle average of tags in use
system.l2.tags.total_refs                     6620533                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1619902                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.086996                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1353.351249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.617270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14817.509317                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.082602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988616                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7825                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 110350830                       # Number of tag accesses
system.l2.tags.data_accesses                110350830                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 205398491500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          68672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       92635264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           92703936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47813888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47813888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1447426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1448499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       747092                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             747092                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            334335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         451002650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             451336986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       334335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           334335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232785974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232785974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232785974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           334335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        451002650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            684122960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    747092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1445242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008214039750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        45220                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        45220                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3485506                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             703252                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1448499                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     747092                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1448499                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   747092                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2184                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             91747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             91337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             88809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             87241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             89438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             92851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             91595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             87088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             84195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             90368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            88609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            90906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            95175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            89808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             46494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             45494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             46420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             47957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            47040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            46469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            48453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            46766                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  32768449000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7231575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             59886855250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22656.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41406.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   698995                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  202030                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1448499                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               747092                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  912412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  325278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  155392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   53201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  47533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  47883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  48390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  48594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  48829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  45567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  45418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1292350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.620036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.050099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   128.429218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       953483     73.78%     73.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       248862     19.26%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41103      3.18%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15873      1.23%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9981      0.77%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5403      0.42%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4398      0.34%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2680      0.21%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10567      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1292350                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        45220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.983613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.346563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          42878     94.82%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1275      2.82%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          688      1.52%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          236      0.52%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           64      0.14%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           34      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           18      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            5      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            8      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         45220                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        45220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.520610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.490554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.042473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            34714     76.77%     76.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              931      2.06%     78.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7219     15.96%     94.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1704      3.77%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              437      0.97%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              124      0.27%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               43      0.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         45220                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               92564160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  139776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                47811968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                92703936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             47813888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       450.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    451.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  205398425500                       # Total gap between requests
system.mem_ctrls.avgGap                      93550.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        68672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     92495488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     47811968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 334335.464192053245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 450322138.806944429874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 232776626.794262498617                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1447426                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       747092                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31237250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  59855618000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4965959713250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29112.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41353.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6647052.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4637665620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2464973940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5185132260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1960986960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16213588560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      74069658900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      16498571520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121030577760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        589.247647                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  42147248000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6858540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 156392703500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4589727660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2439494310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5141556840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1938676680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16213588560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      74656029300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16004785920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       120983859270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        589.020194                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40850510500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6858540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 157689441000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 205398491500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    109170125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        109170125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    109170125                       # number of overall hits
system.cpu.icache.overall_hits::total       109170125                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1511                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1511                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1511                       # number of overall misses
system.cpu.icache.overall_misses::total          1511                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    116333998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    116333998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    116333998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    116333998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    109171636                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    109171636                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    109171636                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    109171636                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76991.395103                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76991.395103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76991.395103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76991.395103                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          670                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          437                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          437                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          437                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          437                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1074                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1074                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1074                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1074                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87747998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87747998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87747998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87747998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81702.046555                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81702.046555                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81702.046555                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81702.046555                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    109170125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       109170125                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1511                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1511                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    116333998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    116333998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    109171636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    109171636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76991.395103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76991.395103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          437                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          437                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1074                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1074                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87747998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87747998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81702.046555                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81702.046555                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 205398491500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           798.028036                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           109171199                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1074                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          101649.161080                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   798.028036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.194831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.194831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1074                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1044                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.262207                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         436687618                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        436687618                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 205398491500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 205398491500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 205398491500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 205398491500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 205398491500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    185003520                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        185003520                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    185004162                       # number of overall hits
system.cpu.dcache.overall_hits::total       185004162                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8145071                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8145071                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8145117                       # number of overall misses
system.cpu.dcache.overall_misses::total       8145117                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 426853831476                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 426853831476                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 426853831476                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 426853831476                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    193148591                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    193148591                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    193149279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    193149279                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042170                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042170                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042170                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52406.397866                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52406.397866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52406.101898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52406.101898                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     29322048                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        28765                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1202821                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             344                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.377732                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    83.619186                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1361276                       # number of writebacks
system.cpu.dcache.writebacks::total           1361276                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      4745756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4745756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      4745756                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4745756                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3399315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3399315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3399358                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3399358                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 161037264614                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 161037264614                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 161038073114                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 161038073114                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017599                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017599                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017600                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017600                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47373.445713                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47373.445713                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47373.084304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47373.084304                       # average overall mshr miss latency
system.cpu.dcache.replacements                3395260                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    136027111                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       136027111                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5451121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5451121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 258425464000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 258425464000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    141478232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    141478232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47407.765118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47407.765118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      2976806                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2976806                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2474315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2474315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 101826246000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 101826246000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41153.307481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41153.307481                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48976409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48976409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2674223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2674223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 167781026282                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 167781026282                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     51650632                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     51650632                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.051775                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.051775                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62740.102932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62740.102932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1768950                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1768950                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       905273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       905273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  58583404420                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  58583404420                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64713.522241                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64713.522241                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          642                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           642                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           46                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           46                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.066860                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.066860                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       808500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       808500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.062500                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 18802.325581                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 18802.325581                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        19727                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        19727                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    647341194                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    647341194                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        19727                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        19727                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32814.984235                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32814.984235                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        19727                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        19727                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    627614194                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    627614194                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31814.984235                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31814.984235                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           79                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           79                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       346000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       346000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048193                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048193                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           57                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           57                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           57                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           57                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 205398491500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4086.961977                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           188403654                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3399356                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.423337                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4086.961977                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1006                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2605                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1548594708                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1548594708                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 205398491500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 205398491500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
