Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 06:18:11 2024
| Host         : eecs-digital-34 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 num_points_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            km_c/addrb_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 2.935ns (60.234%)  route 1.938ns (39.766%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 2.965 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout3_buf/O
                         net (fo=360, routed)         1.614    -2.422    clk_camera
    SLICE_X5Y67          FDRE                                         r  num_points_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  num_points_reg[2]_replica/Q
                         net (fo=2, routed)           0.411    -1.555    km_c/num_points_reg[2]_repN_alias
    SLICE_X7Y67          LUT1 (Prop_lut1_I0_O)        0.124    -1.431 r  km_c/addrb_out2_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.431    km_c/addrb_out2_carry_i_3_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.881 r  km_c/addrb_out2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.881    km_c/addrb_out2_carry_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.767 r  km_c/addrb_out2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.767    km_c/addrb_out2_carry__0_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.653 r  km_c/addrb_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.653    km_c/addrb_out2_carry__1_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.496 r  km_c/addrb_out2_carry__2/CO[1]
                         net (fo=7, routed)           0.590     0.094    km_c/addrb_out2_carry__2_n_2
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.879     0.973 r  km_c/addrb_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.973    km_c/addrb_out1_carry__0_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.201 r  km_c/addrb_out1_carry__1/CO[2]
                         net (fo=20, routed)          0.545     1.746    km_c/addrb_out1_carry__1_n_1
    SLICE_X6Y71          LUT3 (Prop_lut3_I1_O)        0.313     2.059 r  km_c/addrb_out[14]_i_1_replica/O
                         net (fo=10, routed)          0.392     2.451    km_c/addrb_out[14]_i_1_n_0_repN
    SLICE_X6Y71          FDRE                                         r  km_c/addrb_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.551    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    -0.202 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582     1.380    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.471 r  wizard_migcam/clkout3_buf/O
                         net (fo=360, routed)         1.495     2.965    km_c/clk_camera
    SLICE_X6Y71          FDRE                                         r  km_c/addrb_out_reg[3]/C
                         clock pessimism             -0.415     2.550    
                         clock uncertainty           -0.067     2.483    
    SLICE_X6Y71          FDRE (Setup_fdre_C_CE)      -0.169     2.314    km_c/addrb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -2.451    
  -------------------------------------------------------------------
                         slack                                 -0.136    




