static T_1 F_1 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nchar * V_6 = V_7 . V_8 . V_9 == V_10 ? V_11\r\n: V_12 ;\r\nT_1 V_13 , V_14 ;\r\nT_2 * V_15 = & V_3 [ * V_4 ] ;\r\nV_13 = F_2 (unsigned long, userCount, frameLeft) ;\r\nif ( V_7 . V_8 . V_16 )\r\nV_13 &= ~ 1 ;\r\nV_14 = V_13 ;\r\nwhile ( V_13 > 0 ) {\r\nT_2 V_17 ;\r\nif ( F_3 ( V_17 , V_1 ++ ) )\r\nreturn - V_18 ;\r\n* V_15 ++ = V_6 [ V_17 ] ;\r\nV_13 -- ;\r\n}\r\n* V_4 += V_14 ;\r\nreturn V_14 ;\r\n}\r\nstatic T_1 F_4 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nT_1 V_13 , V_14 ;\r\nvoid * V_15 = & V_3 [ * V_4 ] ;\r\nV_13 = F_2 (unsigned long, userCount, frameLeft) ;\r\nif ( V_7 . V_8 . V_16 )\r\nV_13 &= ~ 1 ;\r\nV_14 = V_13 ;\r\nif ( F_5 ( V_15 , V_1 , V_13 ) )\r\nreturn - V_18 ;\r\n* V_4 += V_14 ;\r\nreturn V_14 ;\r\n}\r\nstatic T_1 F_6 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nT_1 V_13 , V_14 ;\r\nif ( ! V_7 . V_8 . V_16 ) {\r\nT_2 * V_15 = & V_3 [ * V_4 ] ;\r\nV_13 = F_2 (unsigned long, userCount, frameLeft) ;\r\nV_14 = V_13 ;\r\nwhile ( V_13 > 0 ) {\r\nT_2 V_17 ;\r\nif ( F_3 ( V_17 , V_1 ++ ) )\r\nreturn - V_18 ;\r\n* V_15 ++ = V_17 ^ 0x80 ;\r\nV_13 -- ;\r\n}\r\n} else {\r\nT_5 * V_15 = ( T_5 * ) & V_3 [ * V_4 ] ;\r\nV_13 = F_2 (unsigned long, userCount, frameLeft) >> 1 ;\r\nV_14 = V_13 * 2 ;\r\nwhile ( V_13 > 0 ) {\r\nT_5 V_17 ;\r\nif ( F_3 ( V_17 , ( T_5 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 2 ;\r\n* V_15 ++ = V_17 ^ 0x8080 ;\r\nV_13 -- ;\r\n}\r\n}\r\n* V_4 += V_14 ;\r\nreturn V_14 ;\r\n}\r\nstatic T_1 F_7 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nT_1 V_13 , V_14 ;\r\nif ( ! V_7 . V_8 . V_16 ) {\r\nT_5 * V_15 = ( T_5 * ) & V_3 [ * V_4 ] ;\r\nV_13 = F_2 (unsigned long, userCount, frameLeft) >> 1 ;\r\nV_14 = V_13 * 2 ;\r\nwhile ( V_13 > 0 ) {\r\nT_5 V_17 ;\r\nif ( F_3 ( V_17 , ( T_5 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 2 ;\r\n* V_15 ++ = V_17 ;\r\n* V_15 ++ = V_17 ;\r\nV_13 -- ;\r\n}\r\n* V_4 += V_14 * 2 ;\r\n} else {\r\nvoid * V_15 = ( T_5 * ) & V_3 [ * V_4 ] ;\r\nV_13 = F_2 (unsigned long, userCount, frameLeft) & ~ 3 ;\r\nV_14 = V_13 ;\r\nif ( F_5 ( V_15 , V_1 , V_13 ) )\r\nreturn - V_18 ;\r\n* V_4 += V_14 ;\r\n}\r\nreturn V_14 ;\r\n}\r\nstatic T_1 F_8 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nT_1 V_13 , V_14 ;\r\nif ( ! V_7 . V_8 . V_16 ) {\r\nT_5 * V_15 = ( T_5 * ) & V_3 [ * V_4 ] ;\r\nV_13 = F_2 (unsigned long, userCount, frameLeft) >> 1 ;\r\nV_14 = V_13 * 2 ;\r\nwhile ( V_13 > 0 ) {\r\nT_5 V_17 ;\r\nif ( F_3 ( V_17 , ( T_5 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 2 ;\r\nV_17 ^= 0x8000 ;\r\n* V_15 ++ = V_17 ;\r\n* V_15 ++ = V_17 ;\r\nV_13 -- ;\r\n}\r\n* V_4 += V_14 * 2 ;\r\n} else {\r\nT_6 * V_15 = ( T_6 * ) & V_3 [ * V_4 ] ;\r\nV_13 = F_2 (unsigned long, userCount, frameLeft) >> 2 ;\r\nV_14 = V_13 * 4 ;\r\nwhile ( V_13 > 0 ) {\r\nT_7 V_17 ;\r\nif ( F_3 ( V_17 , ( T_7 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 4 ;\r\n* V_15 ++ = V_17 ^ 0x80008000 ;\r\nV_13 -- ;\r\n}\r\n* V_4 += V_14 ;\r\n}\r\nreturn V_14 ;\r\n}\r\nstatic T_1 F_9 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nT_1 V_13 , V_14 ;\r\nV_13 = V_5 ;\r\nif ( ! V_7 . V_8 . V_16 ) {\r\nT_5 * V_15 = ( T_5 * ) & V_3 [ * V_4 ] ;\r\nV_13 = F_2 (unsigned long, userCount, frameLeft) >> 1 ;\r\nV_14 = V_13 * 2 ;\r\nwhile ( V_13 > 0 ) {\r\nT_5 V_17 ;\r\nif ( F_3 ( V_17 , ( T_5 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 2 ;\r\nV_17 = F_10 ( V_17 ) ;\r\n* V_15 ++ = V_17 ;\r\n* V_15 ++ = V_17 ;\r\nV_13 -- ;\r\n}\r\n* V_4 += V_14 * 2 ;\r\n} else {\r\nT_6 * V_15 = ( T_6 * ) & V_3 [ * V_4 ] ;\r\nV_13 = F_2 (unsigned long, userCount, frameLeft) >> 2 ;\r\nV_14 = V_13 * 4 ;\r\nwhile ( V_13 > 0 ) {\r\nT_6 V_17 ;\r\nif ( F_3 ( V_17 , ( T_7 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 4 ;\r\nV_17 = F_11 ( V_17 ) ;\r\n* V_15 ++ = V_17 ;\r\nV_13 -- ;\r\n}\r\n* V_4 += V_14 ;\r\n}\r\nreturn V_14 ;\r\n}\r\nstatic T_1 F_12 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nT_1 V_13 , V_14 ;\r\nV_13 = V_5 ;\r\nif ( ! V_7 . V_8 . V_16 ) {\r\nT_5 * V_15 = ( T_5 * ) & V_3 [ * V_4 ] ;\r\nV_13 = F_2 (unsigned long, userCount, frameLeft) >> 1 ;\r\nV_14 = V_13 * 2 ;\r\nwhile ( V_13 > 0 ) {\r\nT_5 V_17 ;\r\nif ( F_3 ( V_17 , ( T_5 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 2 ;\r\nV_17 = F_10 ( V_17 ) ^ 0x8000 ;\r\n* V_15 ++ = V_17 ;\r\n* V_15 ++ = V_17 ;\r\n}\r\n* V_4 += V_14 * 2 ;\r\n} else {\r\nT_6 * V_15 = ( T_6 * ) & V_3 [ * V_4 ] ;\r\nV_13 = F_2 (unsigned long, userCount, frameLeft) >> 2 ;\r\nV_14 = V_13 ;\r\nwhile ( V_13 > 0 ) {\r\nT_6 V_17 ;\r\nif ( F_3 ( V_17 , ( T_7 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 4 ;\r\nV_17 = F_11 ( V_17 ) ^ 0x80008000 ;\r\n* V_15 ++ = V_17 ;\r\nV_13 -- ;\r\n}\r\n* V_4 += V_14 ;\r\n}\r\nreturn V_14 ;\r\n}\r\nstatic T_1 F_13 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nchar * V_6 = V_7 . V_8 . V_9 == V_10 ? V_11\r\n: V_12 ;\r\nlong V_19 = V_20 ;\r\nlong V_21 = V_7 . V_22 . V_23 , V_24 = V_7 . V_8 . V_23 ;\r\nT_1 V_14 , V_25 ;\r\nV_14 = V_2 ;\r\nV_25 = V_5 ;\r\nif ( ! V_7 . V_8 . V_16 ) {\r\nT_2 * V_15 = & V_3 [ * V_4 ] ;\r\nT_2 V_17 = V_26 ;\r\nwhile ( V_5 ) {\r\nT_2 V_27 ;\r\nif ( V_19 < 0 ) {\r\nif ( ! V_2 )\r\nbreak;\r\nif ( F_3 ( V_27 , V_1 ++ ) )\r\nreturn - V_18 ;\r\nV_17 = V_6 [ V_27 ] ;\r\nV_2 -- ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\nV_5 -- ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n} else {\r\nT_5 * V_15 = ( T_5 * ) & V_3 [ * V_4 ] ;\r\nT_5 V_17 = V_26 ;\r\nwhile ( V_5 >= 2 ) {\r\nT_2 V_27 ;\r\nif ( V_19 < 0 ) {\r\nif ( V_2 < 2 )\r\nbreak;\r\nif ( F_3 ( V_27 , V_1 ++ ) )\r\nreturn - V_18 ;\r\nV_17 = V_6 [ V_27 ] << 8 ;\r\nif ( F_3 ( V_27 , V_1 ++ ) )\r\nreturn - V_18 ;\r\nV_17 |= V_6 [ V_27 ] ;\r\nV_2 -= 2 ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\nV_5 -= 2 ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n}\r\nV_20 = V_19 ;\r\nV_14 -= V_2 ;\r\n* V_4 += V_25 - V_5 ;\r\nreturn V_14 ;\r\n}\r\nstatic T_1 F_14 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nlong V_19 = V_20 ;\r\nlong V_21 = V_7 . V_22 . V_23 , V_24 = V_7 . V_8 . V_23 ;\r\nT_1 V_14 , V_25 ;\r\nV_14 = V_2 ;\r\nV_25 = V_5 ;\r\nif ( ! V_7 . V_8 . V_16 ) {\r\nT_2 * V_15 = & V_3 [ * V_4 ] ;\r\nT_2 V_17 = V_26 ;\r\nwhile ( V_5 ) {\r\nif ( V_19 < 0 ) {\r\nif ( ! V_2 )\r\nbreak;\r\nif ( F_3 ( V_17 , V_1 ++ ) )\r\nreturn - V_18 ;\r\nV_2 -- ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\nV_5 -- ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n} else {\r\nT_5 * V_15 = ( T_5 * ) & V_3 [ * V_4 ] ;\r\nT_5 V_17 = V_26 ;\r\nwhile ( V_5 >= 2 ) {\r\nif ( V_19 < 0 ) {\r\nif ( V_2 < 2 )\r\nbreak;\r\nif ( F_3 ( V_17 , ( T_5 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 2 ;\r\nV_2 -= 2 ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\nV_5 -= 2 ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n}\r\nV_20 = V_19 ;\r\nV_14 -= V_2 ;\r\n* V_4 += V_25 - V_5 ;\r\nreturn V_14 ;\r\n}\r\nstatic T_1 F_15 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nlong V_19 = V_20 ;\r\nlong V_21 = V_7 . V_22 . V_23 , V_24 = V_7 . V_8 . V_23 ;\r\nT_1 V_14 , V_25 ;\r\nV_14 = V_2 ;\r\nV_25 = V_5 ;\r\nif ( ! V_7 . V_8 . V_16 ) {\r\nT_2 * V_15 = & V_3 [ * V_4 ] ;\r\nT_2 V_17 = V_26 ;\r\nwhile ( V_5 ) {\r\nif ( V_19 < 0 ) {\r\nif ( ! V_2 )\r\nbreak;\r\nif ( F_3 ( V_17 , V_1 ++ ) )\r\nreturn - V_18 ;\r\nV_17 ^= 0x80 ;\r\nV_2 -- ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\nV_5 -- ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n} else {\r\nT_5 * V_15 = ( T_5 * ) & V_3 [ * V_4 ] ;\r\nT_5 V_17 = V_26 ;\r\nwhile ( V_5 >= 2 ) {\r\nif ( V_19 < 0 ) {\r\nif ( V_2 < 2 )\r\nbreak;\r\nif ( F_3 ( V_17 , ( T_5 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 2 ;\r\nV_17 ^= 0x8080 ;\r\nV_2 -= 2 ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\nV_5 -= 2 ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n}\r\nV_20 = V_19 ;\r\nV_14 -= V_2 ;\r\n* V_4 += V_25 - V_5 ;\r\nreturn V_14 ;\r\n}\r\nstatic T_1 F_16 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nlong V_19 = V_20 ;\r\nlong V_21 = V_7 . V_22 . V_23 , V_24 = V_7 . V_8 . V_23 ;\r\nT_1 V_14 , V_25 ;\r\nV_14 = V_2 ;\r\nV_25 = V_5 ;\r\nif ( ! V_7 . V_8 . V_16 ) {\r\nT_5 * V_15 = ( T_5 * ) & V_3 [ * V_4 ] ;\r\nT_5 V_17 = V_26 ;\r\nwhile ( V_5 >= 4 ) {\r\nif ( V_19 < 0 ) {\r\nif ( V_2 < 2 )\r\nbreak;\r\nif ( F_3 ( V_17 , ( T_5 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 2 ;\r\nV_2 -= 2 ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\n* V_15 ++ = V_17 ;\r\nV_5 -= 4 ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n} else {\r\nT_6 * V_15 = ( T_6 * ) & V_3 [ * V_4 ] ;\r\nT_6 V_17 = V_26 ;\r\nwhile ( V_5 >= 4 ) {\r\nif ( V_19 < 0 ) {\r\nif ( V_2 < 4 )\r\nbreak;\r\nif ( F_3 ( V_17 , ( T_7 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 4 ;\r\nV_2 -= 4 ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\nV_5 -= 4 ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n}\r\nV_20 = V_19 ;\r\nV_14 -= V_2 ;\r\n* V_4 += V_25 - V_5 ;\r\nreturn V_14 ;\r\n}\r\nstatic T_1 F_17 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nlong V_19 = V_20 ;\r\nlong V_21 = V_7 . V_22 . V_23 , V_24 = V_7 . V_8 . V_23 ;\r\nT_1 V_14 , V_25 ;\r\nV_14 = V_2 ;\r\nV_25 = V_5 ;\r\nif ( ! V_7 . V_8 . V_16 ) {\r\nT_5 * V_15 = ( T_5 * ) & V_3 [ * V_4 ] ;\r\nT_5 V_17 = V_26 ;\r\nwhile ( V_5 >= 4 ) {\r\nif ( V_19 < 0 ) {\r\nif ( V_2 < 2 )\r\nbreak;\r\nif ( F_3 ( V_17 , ( T_5 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 2 ;\r\nV_17 ^= 0x8000 ;\r\nV_2 -= 2 ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\n* V_15 ++ = V_17 ;\r\nV_5 -= 4 ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n} else {\r\nT_6 * V_15 = ( T_6 * ) & V_3 [ * V_4 ] ;\r\nT_6 V_17 = V_26 ;\r\nwhile ( V_5 >= 4 ) {\r\nif ( V_19 < 0 ) {\r\nif ( V_2 < 4 )\r\nbreak;\r\nif ( F_3 ( V_17 , ( T_7 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 4 ;\r\nV_17 ^= 0x80008000 ;\r\nV_2 -= 4 ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\nV_5 -= 4 ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n}\r\nV_20 = V_19 ;\r\nV_14 -= V_2 ;\r\n* V_4 += V_25 - V_5 ;\r\nreturn V_14 ;\r\n}\r\nstatic T_1 F_18 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nlong V_19 = V_20 ;\r\nlong V_21 = V_7 . V_22 . V_23 , V_24 = V_7 . V_8 . V_23 ;\r\nT_1 V_14 , V_25 ;\r\nV_14 = V_2 ;\r\nV_25 = V_5 ;\r\nif ( ! V_7 . V_8 . V_16 ) {\r\nT_5 * V_15 = ( T_5 * ) & V_3 [ * V_4 ] ;\r\nT_5 V_17 = V_26 ;\r\nwhile ( V_5 >= 4 ) {\r\nif ( V_19 < 0 ) {\r\nif ( V_2 < 2 )\r\nbreak;\r\nif ( F_3 ( V_17 , ( T_5 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 2 ;\r\nV_17 = F_10 ( V_17 ) ;\r\nV_2 -= 2 ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\n* V_15 ++ = V_17 ;\r\nV_5 -= 4 ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n} else {\r\nT_6 * V_15 = ( T_6 * ) & V_3 [ * V_4 ] ;\r\nT_6 V_17 = V_26 ;\r\nwhile ( V_5 >= 4 ) {\r\nif ( V_19 < 0 ) {\r\nif ( V_2 < 4 )\r\nbreak;\r\nif ( F_3 ( V_17 , ( T_7 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 4 ;\r\nV_17 = F_11 ( V_17 ) ;\r\nV_2 -= 4 ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\nV_5 -= 4 ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n}\r\nV_20 = V_19 ;\r\nV_14 -= V_2 ;\r\n* V_4 += V_25 - V_5 ;\r\nreturn V_14 ;\r\n}\r\nstatic T_1 F_19 ( const T_2 T_3 * V_1 , T_4 V_2 ,\r\nT_2 V_3 [] , T_1 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nlong V_19 = V_20 ;\r\nlong V_21 = V_7 . V_22 . V_23 , V_24 = V_7 . V_8 . V_23 ;\r\nT_1 V_14 , V_25 ;\r\nV_14 = V_2 ;\r\nV_25 = V_5 ;\r\nif ( ! V_7 . V_8 . V_16 ) {\r\nT_5 * V_15 = ( T_5 * ) & V_3 [ * V_4 ] ;\r\nT_5 V_17 = V_26 ;\r\nwhile ( V_5 >= 4 ) {\r\nif ( V_19 < 0 ) {\r\nif ( V_2 < 2 )\r\nbreak;\r\nif ( F_3 ( V_17 , ( T_5 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 2 ;\r\nV_17 = F_10 ( V_17 ) ^ 0x8000 ;\r\nV_2 -= 2 ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\n* V_15 ++ = V_17 ;\r\nV_5 -= 4 ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n} else {\r\nT_6 * V_15 = ( T_6 * ) & V_3 [ * V_4 ] ;\r\nT_6 V_17 = V_26 ;\r\nwhile ( V_5 >= 4 ) {\r\nif ( V_19 < 0 ) {\r\nif ( V_2 < 4 )\r\nbreak;\r\nif ( F_3 ( V_17 , ( T_7 T_3 * ) V_1 ) )\r\nreturn - V_18 ;\r\nV_1 += 4 ;\r\nV_17 = F_11 ( V_17 ) ^ 0x80008000 ;\r\nV_2 -= 4 ;\r\nV_19 += V_21 ;\r\n}\r\n* V_15 ++ = V_17 ;\r\nV_5 -= 4 ;\r\nV_19 -= V_24 ;\r\n}\r\nV_26 = V_17 ;\r\n}\r\nV_20 = V_19 ;\r\nV_14 -= V_2 ;\r\n* V_4 += V_25 - V_5 ;\r\nreturn V_14 ;\r\n}\r\nstatic void * F_20 ( unsigned int V_28 , T_8 V_29 )\r\n{\r\nreturn F_21 ( V_28 , L_1 ) ;\r\n}\r\nstatic void F_22 ( void * V_30 , unsigned int V_28 )\r\n{\r\nF_23 ( V_30 ) ;\r\n}\r\nstatic int T_9 F_24 ( void )\r\n{\r\nV_31 . V_32 = 0 ;\r\nV_31 . V_33 = 1 ;\r\nV_31 . V_32 = 8 ;\r\nif ( F_25 ( V_34 , V_35 , 0 , L_2 ,\r\nV_35 ) )\r\nreturn 0 ;\r\nV_31 . V_36 |= 0x20 ;\r\nV_31 . V_37 |= 0x20 ;\r\nreturn 1 ;\r\n}\r\nstatic void F_26 ( void )\r\n{\r\nV_31 . V_32 = 0 ;\r\nV_31 . V_36 &= ~ 0x20 ;\r\nF_27 ( V_34 , V_35 ) ;\r\n}\r\nstatic int F_28 ( int V_38 )\r\n{\r\nV_7 . V_38 = F_29 ( V_38 ) ;\r\nF_30 ( F_31 ( V_7 . V_38 ) ) ;\r\nreturn F_32 ( V_7 . V_38 ) ;\r\n}\r\nstatic int F_33 ( int V_39 )\r\n{\r\nV_7 . V_39 = F_29 ( V_39 ) ;\r\nF_30 ( F_34 ( V_7 . V_39 ) ) ;\r\nreturn F_32 ( V_7 . V_39 ) ;\r\n}\r\nstatic void F_35 ( void )\r\n{\r\nV_40 . V_41 = V_42 ;\r\nF_30 ( V_43 ) ;\r\n}\r\nstatic void F_36 ( void )\r\n{\r\nint V_44 , V_45 , V_46 ;\r\nconst int V_47 [ 4 ] = { 50066 , 25033 , 12517 , 6258 } ;\r\nV_46 = - 1 ;\r\nfor ( V_45 = 0 ; V_45 < F_37 ( V_47 ) ; V_45 ++ )\r\nif ( ( 100 * abs ( V_7 . V_8 . V_23 - V_47 [ V_45 ] ) / V_47 [ V_45 ] ) < V_48 )\r\nV_46 = V_45 ;\r\nif ( V_46 > - 1 ) {\r\nV_7 . V_8 . V_23 = V_47 [ V_46 ] ;\r\nV_7 . V_49 = & V_50 ;\r\n} else\r\nV_7 . V_49 = & V_51 ;\r\nF_35 () ;\r\nV_7 . V_22 = V_7 . V_8 ;\r\nif ( V_7 . V_22 . V_23 > 50066 ) {\r\nV_7 . V_22 . V_23 = 50066 ;\r\nV_44 = V_52 ;\r\nV_7 . V_49 = & V_50 ;\r\n} else if ( V_7 . V_22 . V_23 > 25033 ) {\r\nV_7 . V_22 . V_23 = 50066 ;\r\nV_44 = V_52 ;\r\n} else if ( V_7 . V_22 . V_23 > 12517 ) {\r\nV_7 . V_22 . V_23 = 25033 ;\r\nV_44 = V_53 ;\r\n} else if ( V_7 . V_22 . V_23 > 6258 ) {\r\nV_7 . V_22 . V_23 = 12517 ;\r\nV_44 = V_54 ;\r\n} else {\r\nV_7 . V_22 . V_23 = 6258 ;\r\nV_44 = V_55 ;\r\n}\r\nV_40 . V_44 = ( V_7 . V_22 . V_16 ?\r\nV_56 : V_57 ) |\r\nV_58 | V_44 ;\r\nV_20 = - V_7 . V_8 . V_23 ;\r\n}\r\nstatic int F_38 ( int V_9 )\r\n{\r\nswitch ( V_9 ) {\r\ncase V_59 :\r\nreturn V_7 . V_8 . V_9 ;\r\ncase V_10 :\r\ncase V_60 :\r\ncase V_61 :\r\ncase V_62 :\r\nbreak;\r\ndefault:\r\nV_9 = V_61 ;\r\n}\r\nV_7 . V_8 . V_9 = V_9 ;\r\nV_7 . V_8 . V_28 = 8 ;\r\nif ( V_7 . V_63 == V_64 ) {\r\nV_7 . V_65 . V_9 = V_9 ;\r\nV_7 . V_65 . V_28 = 8 ;\r\n}\r\nF_36 () ;\r\nreturn V_9 ;\r\n}\r\nstatic int F_39 ( int V_66 )\r\n{\r\nV_7 . V_67 = F_40 ( V_66 & 0xff ) ;\r\nF_30 ( F_41 ( V_7 . V_67 ) ) ;\r\nV_7 . V_68 = F_40 ( ( V_66 & 0xff00 ) >> 8 ) ;\r\nF_30 ( F_42 ( V_7 . V_68 ) ) ;\r\nreturn F_43 ( V_7 . V_67 ) |\r\n( F_43 ( V_7 . V_68 ) << 8 ) ;\r\n}\r\nstatic int F_44 ( int V_69 )\r\n{\r\nV_7 . V_69 = F_45 ( V_69 ) ;\r\nF_30 ( F_46 ( V_7 . V_69 ) ) ;\r\nreturn F_47 ( V_7 . V_69 ) ;\r\n}\r\nstatic void F_48 ( void )\r\n{\r\nV_40 . V_41 = V_42 ;\r\nV_40 . V_44 = V_52 | V_56 | V_58 ;\r\nV_40 . V_70 = 0 ;\r\nV_40 . V_71 = 0x0 ;\r\nV_40 . V_72 = 0x0000 ;\r\nV_40 . V_73 = 0x0000 ;\r\nV_40 . V_74 = 1 ;\r\nV_40 . V_75 = 3 ;\r\n}\r\nstatic void F_49 ( void )\r\n{\r\nint V_76 , V_45 , V_46 ;\r\nconst int V_47 [ 8 ] = { 49170 , 32780 , 24585 , 19668 , 16390 , 12292 , 9834 , 8195 } ;\r\nV_46 = - 1 ;\r\nfor ( V_45 = 0 ; V_45 < F_37 ( V_47 ) ; V_45 ++ )\r\nif ( ( 100 * abs ( V_7 . V_8 . V_23 - V_47 [ V_45 ] ) / V_47 [ V_45 ] ) < V_48 )\r\nV_46 = V_45 ;\r\nif ( V_46 > - 1 ) {\r\nV_7 . V_8 . V_23 = V_47 [ V_46 ] ;\r\nV_7 . V_49 = & V_77 ;\r\n} else\r\nV_7 . V_49 = & V_78 ;\r\nF_48 () ;\r\nV_7 . V_22 = V_7 . V_8 ;\r\nif ( V_7 . V_22 . V_28 == 16 ) {\r\nV_7 . V_22 . V_16 = 1 ;\r\n}\r\nif ( V_7 . V_22 . V_23 > 49170 ) {\r\nV_7 . V_22 . V_23 = 49170 ;\r\nV_76 = 1 ;\r\nV_7 . V_49 = & V_77 ;\r\n} else if ( V_7 . V_22 . V_23 > 32780 ) {\r\nV_7 . V_22 . V_23 = 49170 ;\r\nV_76 = 1 ;\r\n} else if ( V_7 . V_22 . V_23 > 24585 ) {\r\nV_7 . V_22 . V_23 = 32780 ;\r\nV_76 = 2 ;\r\n} else if ( V_7 . V_22 . V_23 > 19668 ) {\r\nV_7 . V_22 . V_23 = 24585 ;\r\nV_76 = 3 ;\r\n} else if ( V_7 . V_22 . V_23 > 16390 ) {\r\nV_7 . V_22 . V_23 = 19668 ;\r\nV_76 = 4 ;\r\n} else if ( V_7 . V_22 . V_23 > 12292 ) {\r\nV_7 . V_22 . V_23 = 16390 ;\r\nV_76 = 5 ;\r\n} else if ( V_7 . V_22 . V_23 > 9834 ) {\r\nV_7 . V_22 . V_23 = 12292 ;\r\nV_76 = 7 ;\r\n} else if ( V_7 . V_22 . V_23 > 8195 ) {\r\nV_7 . V_22 . V_23 = 9834 ;\r\nV_76 = 9 ;\r\n} else {\r\nV_7 . V_22 . V_23 = 8195 ;\r\nV_76 = 11 ;\r\n}\r\nV_40 . V_70 = V_76 ;\r\nV_40 . V_71 = 0x4 ;\r\nV_40 . V_79 = 0x0 ;\r\nV_40 . V_72 = 0x0001 ;\r\nV_40 . V_73 = 0x0000 ;\r\nV_40 . V_80 = 0 ;\r\nV_40 . V_74 = 2 ;\r\nV_40 . V_75 = 0 ;\r\nV_40 . V_44 = ( V_7 . V_22 . V_16 ?\r\nV_56 : V_57 ) |\r\n( ( V_7 . V_22 . V_28 == 8 ) ?\r\nV_58 : V_81 ) |\r\nV_55 ;\r\nV_20 = - V_7 . V_8 . V_23 ;\r\n}\r\nstatic int F_50 ( int V_9 )\r\n{\r\nint V_28 ;\r\nswitch ( V_9 ) {\r\ncase V_59 :\r\nreturn V_7 . V_8 . V_9 ;\r\ncase V_10 :\r\ncase V_60 :\r\ncase V_62 :\r\ncase V_61 :\r\nV_28 = 8 ;\r\nbreak;\r\ncase V_82 :\r\ncase V_83 :\r\ncase V_84 :\r\ncase V_85 :\r\nV_28 = 16 ;\r\nbreak;\r\ndefault:\r\nV_28 = 8 ;\r\nV_9 = V_61 ;\r\n}\r\nV_7 . V_8 . V_9 = V_9 ;\r\nV_7 . V_8 . V_28 = V_28 ;\r\nif ( V_7 . V_63 == V_64 ) {\r\nV_7 . V_65 . V_9 = V_9 ;\r\nV_7 . V_65 . V_28 = V_7 . V_8 . V_28 ;\r\n}\r\nF_49 () ;\r\nreturn V_9 ;\r\n}\r\nstatic int F_51 ( int V_66 )\r\n{\r\nV_7 . V_67 = F_52 ( V_66 & 0xff ) ;\r\nV_7 . V_68 = F_52 ( ( V_66 & 0xff00 ) >> 8 ) ;\r\nV_40 . V_86 = V_7 . V_67 << 8 | V_7 . V_68 << 4 ;\r\nreturn F_53 ( V_7 . V_67 ) |\r\nF_53 ( V_7 . V_68 ) << 8 ;\r\n}\r\nstatic void F_54 ( int V_87 )\r\n{\r\nchar * V_88 , * V_89 ;\r\nV_88 = V_90 . V_91 [ V_90 . V_92 ] ;\r\nV_89 = V_88 + ( ( V_90 . V_13 == V_87 ) ? V_90 . V_93\r\n: V_90 . V_94 ) ;\r\nF_55 ( F_56 ( V_89 - 1 ) + 1 ) ;\r\nF_57 ( F_56 ( V_88 ) ) ;\r\nV_90 . V_92 = ( V_90 . V_92 + 1 ) % V_90 . V_95 ;\r\nV_90 . V_96 ++ ;\r\nV_40 . V_41 = V_97 | V_98 ;\r\n}\r\nstatic void F_58 ( void )\r\n{\r\nF_59 ( V_34 ) ;\r\nif ( V_90 . V_96 == 2 ||\r\nV_90 . V_13 <= 0 ) {\r\nF_60 ( V_34 ) ;\r\nreturn;\r\n}\r\nif ( V_90 . V_96 == 0 ) {\r\nif ( V_90 . V_13 == 1 &&\r\nV_90 . V_93 < V_90 . V_94 &&\r\n! V_90 . V_99 ) {\r\nF_60 ( V_34 ) ;\r\nreturn;\r\n}\r\nF_54 ( 1 ) ;\r\nif ( V_90 . V_13 == 1 ) {\r\nF_60 ( V_34 ) ;\r\nreturn;\r\n}\r\nif ( V_90 . V_13 == 2 &&\r\nV_90 . V_93 < V_90 . V_94 &&\r\n! V_90 . V_99 ) {\r\nF_60 ( V_34 ) ;\r\nreturn;\r\n}\r\nF_54 ( 2 ) ;\r\n} else {\r\nif ( V_90 . V_13 == 2 &&\r\nV_90 . V_93 < V_90 . V_94 &&\r\n! V_90 . V_99 ) {\r\nF_60 ( V_34 ) ;\r\nreturn;\r\n}\r\nF_54 ( 2 ) ;\r\n}\r\nF_60 ( V_34 ) ;\r\n}\r\nstatic T_10 V_35 ( int V_100 , void * V_101 )\r\n{\r\n#if 0\r\nstatic int cnt;\r\nif (write_sq.active == 2)\r\nif (++cnt == 10) {\r\ncnt = 0;\r\nreturn IRQ_HANDLED;\r\n}\r\n#endif\r\nF_61 ( & V_7 . V_102 ) ;\r\nif ( V_103 && V_104 ) {\r\nV_103 = 0 ;\r\ngoto V_105;\r\n}\r\nif ( ! V_90 . V_96 ) {\r\nF_62 ( V_90 . V_106 ) ;\r\ngoto V_105;\r\n}\r\nV_90 . V_13 -- ;\r\nV_90 . V_96 -- ;\r\nif ( ! V_90 . V_96 ) {\r\nV_40 . V_41 = V_42 ;\r\nV_103 = 1 ;\r\n}\r\nF_62 ( V_90 . V_107 ) ;\r\nif ( ( V_90 . V_96 != 1 ) || ( V_90 . V_13 != 1 ) )\r\nF_58 () ;\r\nif ( ! V_90 . V_96 ) F_62 ( V_90 . V_106 ) ;\r\nV_105:\r\nF_63 ( & V_7 . V_102 ) ;\r\nreturn V_108 ;\r\n}\r\nstatic void T_9 F_64 ( void )\r\n{\r\nF_30 ( F_46 ( 0 ) ) ;\r\nV_7 . V_67 = 0 ;\r\nF_30 ( F_41 ( 0 ) ) ;\r\nV_7 . V_68 = 0 ;\r\nF_30 ( F_42 ( 0 ) ) ;\r\nF_30 ( F_34 ( 0 ) ) ;\r\nF_30 ( F_31 ( 0 ) ) ;\r\n}\r\nstatic void T_9 F_65 ( void )\r\n{\r\nV_7 . V_67 = ( V_40 . V_86 & 0xf00 ) >> 8 ;\r\nV_7 . V_68 = ( V_40 . V_86 & 0xf0 ) >> 4 ;\r\n}\r\nstatic int F_66 ( T_7 V_109 , T_6 V_110 )\r\n{\r\nint V_17 ;\r\nunsigned long V_29 ;\r\nswitch ( V_109 ) {\r\ncase V_111 :\r\nif ( V_104 || V_112 ) {\r\nint V_113 ;\r\nF_67 ( & V_7 . V_102 , V_29 ) ;\r\nV_114 . V_115 = 14 ;\r\nV_113 = V_114 . V_115 ;\r\nF_68 ( & V_7 . V_102 , V_29 ) ;\r\nreturn F_69 ( V_110 , V_113 & 0x40 ? 0 : 100 ) ;\r\n}\r\nbreak;\r\ncase V_116 :\r\nF_70 ( V_110 , V_17 ) ;\r\nreturn F_69 ( V_110 , F_71 ( V_17 ) ) ;\r\ncase V_117 :\r\nif ( V_104 || V_112 ) {\r\nint V_113 ;\r\nF_70 ( V_110 , V_17 ) ;\r\nF_67 ( & V_7 . V_102 , V_29 ) ;\r\nV_114 . V_115 = 14 ;\r\nV_113 = ( V_114 . V_115 & ~ 0x40 ) |\r\n( V_17 < 50 ? 0x40 : 0 ) ;\r\nV_114 . V_118 = V_113 ;\r\nF_68 ( & V_7 . V_102 , V_29 ) ;\r\nreturn F_69 ( V_110 , V_113 & 0x40 ? 0 : 100 ) ;\r\n}\r\n}\r\nreturn - V_119 ;\r\n}\r\nstatic int F_72 ( T_7 V_109 , T_6 V_110 )\r\n{\r\nint V_17 ;\r\nswitch ( V_109 ) {\r\ncase V_120 :\r\nreturn F_69 ( V_110 , 0 ) ;\r\ncase V_121 :\r\nreturn F_69 ( V_110 ,\r\nV_122 | V_123 | V_124 |\r\n( V_112 ? V_125 : 0 ) ) ;\r\ncase V_126 :\r\nreturn F_69 ( V_110 , V_122 ) ;\r\ncase V_127 :\r\nreturn F_69 ( V_110 ,\r\nF_43 ( V_7 . V_67 ) |\r\n( F_43 ( V_7 . V_68 ) << 8 ) ) ;\r\ncase V_128 :\r\nreturn F_69 ( V_110 , F_32 ( V_7 . V_38 ) ) ;\r\ncase V_129 :\r\nreturn F_69 ( V_110 , F_32 ( V_7 . V_39 ) ) ;\r\ncase V_130 :\r\nreturn F_69 ( V_110 , F_47 ( V_7 . V_69 ) ) ;\r\ncase V_131 :\r\nF_70 ( V_110 , V_17 ) ;\r\nreturn F_69 ( V_110 , F_73 ( V_17 ) ) ;\r\ncase V_132 :\r\nF_70 ( V_110 , V_17 ) ;\r\nreturn F_69 ( V_110 , F_74 ( V_17 ) ) ;\r\ncase V_133 :\r\nF_70 ( V_110 , V_17 ) ;\r\nreturn F_69 ( V_110 , F_75 ( V_17 ) ) ;\r\n}\r\nreturn F_66 ( V_109 , V_110 ) ;\r\n}\r\nstatic int F_76 ( T_7 V_109 , T_6 V_110 )\r\n{\r\nint V_17 ;\r\nswitch ( V_109 ) {\r\ncase V_120 :\r\nreturn F_69 ( V_110 , V_134 ) ;\r\ncase V_121 :\r\nreturn F_69 ( V_110 , V_122 | V_134 | V_125 ) ;\r\ncase V_126 :\r\nreturn F_69 ( V_110 , V_122 | V_134 ) ;\r\ncase V_127 :\r\nreturn F_69 ( V_110 ,\r\nF_53 ( V_7 . V_67 ) |\r\nF_53 ( V_7 . V_68 ) << 8 ) ;\r\ncase V_135 :\r\nreturn F_69 ( V_110 , V_136 ) ;\r\ncase V_137 :\r\nF_70 ( V_110 , V_17 ) ;\r\nV_40 . V_138 =\r\nF_77 ( V_17 & 0xff ) << 4 |\r\nF_77 ( V_17 >> 8 & 0xff ) ;\r\ncase V_139 :\r\nreturn F_69 ( V_110 ,\r\nF_78 ( V_40 . V_138 >> 4 & 0xf ) |\r\nF_78 ( V_40 . V_138 & 0xf ) << 8 ) ;\r\n}\r\nreturn F_66 ( V_109 , V_110 ) ;\r\n}\r\nstatic int F_79 ( void )\r\n{\r\nV_103 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_80 ( T_11 V_44 )\r\n{\r\nV_103 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_81 ( char * V_140 , T_4 V_141 )\r\n{\r\nint V_142 = 0 ;\r\nV_142 += sprintf ( V_140 + V_142 , L_3 ,\r\nV_7 . V_67 ) ;\r\nV_142 += sprintf ( V_140 + V_142 , L_4 ,\r\nV_7 . V_68 ) ;\r\nV_142 += sprintf ( V_140 + V_142 , L_5 ,\r\nV_7 . V_38 ) ;\r\nV_142 += sprintf ( V_140 + V_142 , L_6 ,\r\nV_7 . V_39 ) ;\r\nif ( V_142 >= V_141 ) {\r\nF_82 ( V_143 L_7 ) ;\r\nV_142 = V_141 ;\r\n}\r\nreturn V_142 ;\r\n}\r\nstatic int F_83 ( char * V_140 , T_4 V_141 )\r\n{\r\nint V_142 = 0 ;\r\nV_142 += sprintf ( V_140 + V_142 , L_8 ,\r\nV_7 . V_67 ) ;\r\nV_142 += sprintf ( V_140 + V_142 , L_9 ,\r\nV_7 . V_68 ) ;\r\nif ( V_142 >= V_141 ) {\r\nF_82 ( V_143 L_7 ) ;\r\nV_142 = V_141 ;\r\n}\r\nreturn V_142 ;\r\n}\r\nstatic int T_9 F_84 ( void )\r\n{\r\nif ( V_144 && F_85 ( V_145 ) ) {\r\nif ( F_85 ( V_146 ) ) {\r\nV_7 . V_147 = V_148 ;\r\nV_7 . V_147 . V_149 = V_150 ;\r\nV_7 . V_147 . V_151 = V_152 ;\r\nV_104 = 1 ;\r\n} else if ( F_85 ( V_153 ) ) {\r\nV_7 . V_147 = V_154 ;\r\nV_7 . V_147 . V_149 = V_150 ;\r\nV_7 . V_147 . V_151 = V_155 ;\r\nV_104 = 0 ;\r\n} else\r\nreturn - V_156 ;\r\nif ( ( V_31 . V_36 & V_31 . V_37 & 0x20 ) == 0 )\r\nreturn F_86 () ;\r\nelse {\r\nF_82 ( L_10 ) ;\r\nreturn - V_157 ;\r\n}\r\n}\r\nreturn - V_156 ;\r\n}\r\nstatic void T_12 F_87 ( void )\r\n{\r\nF_88 () ;\r\n}
