

================================================================
== Vitis HLS Report for 'C_IO_L2_in_5_x1'
================================================================
* Date:           Sun Sep 18 13:59:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  3152380|  78695932|  10.507 ms|  0.262 sec|  3152380|  78695932|     none|
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+---------+----------+
        |                                                                                                    |  Latency (cycles)  |   Iteration   |  Initiation Interval  |   Trip  |          |
        |                                              Loop Name                                             |   min   |    max   |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +----------------------------------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+---------+----------+
        |- C_IO_L2_in_5_x1_loop_1_C_IO_L2_in_5_x1_loop_2                                                     |     6648|  75550200|  277 ~ 3147925|          -|          -|       24|        no|
        | + C_IO_L2_in_5_x1_loop_3                                                                           |      274|      2192|            274|          -|          -|    1 ~ 8|        no|
        |  ++ C_IO_L2_in_5_x1_loop_4                                                                         |      272|       272|             34|          -|          -|        8|        no|
        |   +++ C_IO_L2_in_5_x1_loop_5                                                                       |       32|        32|              2|          -|          -|       16|        no|
        |  ++ C_IO_L2_in_5_x1_loop_6                                                                         |      272|       272|             34|          -|          -|        8|        no|
        |   +++ C_IO_L2_in_5_x1_loop_7                                                                       |       32|        32|              2|          -|          -|       16|        no|
        | + C_IO_L2_in_5_x1_loop_8_C_IO_L2_in_5_x1_loop_10_C_IO_L2_in_5_x1_loop_11_C_IO_L2_in_5_x1_loop_12   |  3145729|   3145729|              5|          3|          3|  1048576|       yes|
        | + C_IO_L2_in_5_x1_loop_14                                                                          |      274|      2192|            274|          -|          -|    1 ~ 8|        no|
        |  ++ C_IO_L2_in_5_x1_loop_15                                                                        |      272|       272|             34|          -|          -|        8|        no|
        |   +++ C_IO_L2_in_5_x1_loop_16                                                                      |       32|        32|              2|          -|          -|       16|        no|
        |  ++ C_IO_L2_in_5_x1_loop_17                                                                        |      272|       272|             34|          -|          -|        8|        no|
        |   +++ C_IO_L2_in_5_x1_loop_18                                                                      |       32|        32|              2|          -|          -|       16|        no|
        | + C_IO_L2_in_5_x1_loop_19_C_IO_L2_in_5_x1_loop_21_C_IO_L2_in_5_x1_loop_22_C_IO_L2_in_5_x1_loop_23  |  3145729|   3145729|              5|          3|          3|  1048576|       yes|
        |- C_IO_L2_in_5_x1_loop_25_C_IO_L2_in_5_x1_loop_27_C_IO_L2_in_5_x1_loop_28_C_IO_L2_in_5_x1_loop_29   |  3145729|   3145729|              5|          3|          3|  1048576|       yes|
        +----------------------------------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5
  * Pipeline-1: initiation interval (II) = 3, depth = 5
  * Pipeline-2: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 3
  Pipeline-0 : II = 3, D = 5, States = { 9 10 11 12 13 }
  Pipeline-1 : II = 3, D = 5, States = { 21 22 23 24 25 }
  Pipeline-2 : II = 3, D = 5, States = { 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 15 26 
3 --> 4 14 9 
4 --> 5 7 3 
5 --> 6 4 
6 --> 5 
7 --> 8 4 
8 --> 7 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 2 
15 --> 16 14 21 
16 --> 17 19 15 
17 --> 18 16 
18 --> 17 
19 --> 20 16 
20 --> 19 
21 --> 22 
22 --> 14 23 
23 --> 24 
24 --> 25 
25 --> 21 
26 --> 27 
27 --> 31 28 
28 --> 29 
29 --> 30 
30 --> 26 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_5_x1126, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_6_x123, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_5_x122, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_5_x1126, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_6_x123, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_5_x122, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_C_ping_V = alloca i64 1" [./dut.cpp:18082]   --->   Operation 38 'alloca' 'local_C_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%local_C_pong_V = alloca i64 1" [./dut.cpp:18083]   --->   Operation 39 'alloca' 'local_C_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_split_V_10 = alloca i64 1" [./dut.cpp:18135]   --->   Operation 40 'alloca' 'data_split_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_split_V_9 = alloca i64 1" [./dut.cpp:18208]   --->   Operation 41 'alloca' 'data_split_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:18251]   --->   Operation 42 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln18082 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:18082]   --->   Operation 43 'specmemcore' 'specmemcore_ln18082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln18083 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:18083]   --->   Operation 44 'specmemcore' 'specmemcore_ln18083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_split_V_9_addr = getelementptr i256 %data_split_V_9, i64 0, i64 0" [./dut.cpp:18231]   --->   Operation 45 'getelementptr' 'data_split_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_split_V_9_addr_1 = getelementptr i256 %data_split_V_9, i64 0, i64 1" [./dut.cpp:18231]   --->   Operation 46 'getelementptr' 'data_split_V_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_split_V_10_addr = getelementptr i256 %data_split_V_10, i64 0, i64 0" [./dut.cpp:18158]   --->   Operation 47 'getelementptr' 'data_split_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_split_V_10_addr_1 = getelementptr i256 %data_split_V_10, i64 0, i64 1" [./dut.cpp:18158]   --->   Operation 48 'getelementptr' 'data_split_V_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln18092 = br void" [./dut.cpp:18092]   --->   Operation 49 'br' 'br_ln18092' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten215 = phi i5 0, void, i5 %add_ln890_109, void %.loopexit1220"   --->   Operation 50 'phi' 'indvar_flatten215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_1135, void %.loopexit1220"   --->   Operation 51 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1220"   --->   Operation 52 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%arb_5 = phi i1 0, void, i1 %arb, void %.loopexit1220"   --->   Operation 53 'phi' 'arb_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln890_109 = add i5 %indvar_flatten215, i5 1"   --->   Operation 54 'add' 'add_ln890_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten215, i5 24"   --->   Operation 55 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split66, void %.preheader.preheader"   --->   Operation 56 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_1_C_IO_L2_in_5_x1_loop_2_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.49ns)   --->   "%icmp_ln890463 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 59 'icmp' 'icmp_ln890463' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.27ns)   --->   "%select_ln18092 = select i1 %icmp_ln890463, i3 0, i3 %c1_V" [./dut.cpp:18092]   --->   Operation 60 'select' 'select_ln18092' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.12ns)   --->   "%or_ln18092 = or i1 %icmp_ln890463, i1 %intra_trans_en" [./dut.cpp:18092]   --->   Operation 61 'or' 'or_ln18092' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln18092)   --->   "%xor_ln18092 = xor i1 %icmp_ln890463, i1 1" [./dut.cpp:18092]   --->   Operation 62 'xor' 'xor_ln18092' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18092 = and i1 %arb_5, i1 %xor_ln18092" [./dut.cpp:18092]   --->   Operation 63 'and' 'and_ln18092' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln18093 = specloopname void @_ssdm_op_SpecLoopName, void @empty_989" [./dut.cpp:18093]   --->   Operation 64 'specloopname' 'specloopname_ln18093' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln18092, i3 0" [./dut.cpp:18092]   --->   Operation 65 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.70ns)   --->   "%add_i_i780_cast = sub i6 41, i6 %p_shl" [./dut.cpp:18092]   --->   Operation 66 'sub' 'add_i_i780_cast' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln18097 = br i1 %and_ln18092, void %.preheader16.preheader, void %.preheader10.preheader" [./dut.cpp:18097]   --->   Operation 67 'br' 'br_ln18097' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln18099 = br void %.preheader16" [./dut.cpp:18099]   --->   Operation 68 'br' 'br_ln18099' <Predicate = (!icmp_ln890 & !and_ln18092)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln18172 = br void %.preheader10" [./dut.cpp:18172]   --->   Operation 69 'br' 'br_ln18172' <Predicate = (!icmp_ln890 & and_ln18092)> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i256 %data_split_V, i64 0, i64 0" [./dut.cpp:18274]   --->   Operation 70 'getelementptr' 'data_split_V_addr' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%data_split_V_addr_286 = getelementptr i256 %data_split_V, i64 0, i64 1" [./dut.cpp:18274]   --->   Operation 71 'getelementptr' 'data_split_V_addr_286' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln18255 = br void" [./dut.cpp:18255]   --->   Operation 72 'br' 'br_ln18255' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%c3_25 = phi i4 %c3_27, void %.loopexit1216, i4 5, void %.preheader16.preheader"   --->   Operation 73 'phi' 'c3_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_25, i32 3" [./dut.cpp:18099]   --->   Operation 74 'bitselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln18099 = br i1 %tmp_484, void %.split49, void %.loopexit" [./dut.cpp:18099]   --->   Operation 75 'br' 'br_ln18099' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp_484)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1041"   --->   Operation 77 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp_484)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln886_3 = zext i4 %c3_25"   --->   Operation 78 'zext' 'zext_ln886_3' <Predicate = (!tmp_484)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.61ns)   --->   "%icmp_ln886_3 = icmp_ugt  i6 %zext_ln886_3, i6 %add_i_i780_cast"   --->   Operation 79 'icmp' 'icmp_ln886_3' <Predicate = (!tmp_484)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln18101 = br i1 %icmp_ln886_3, void, void %.loopexit" [./dut.cpp:18101]   --->   Operation 80 'br' 'br_ln18101' <Predicate = (!tmp_484)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.65ns)   --->   "%icmp_ln18104 = icmp_eq  i4 %c3_25, i4 5" [./dut.cpp:18104]   --->   Operation 81 'icmp' 'icmp_ln18104' <Predicate = (!tmp_484 & !icmp_ln886_3)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln18104 = br i1 %icmp_ln18104, void %.preheader13.preheader, void %.preheader14.preheader" [./dut.cpp:18104]   --->   Operation 82 'br' 'br_ln18104' <Predicate = (!tmp_484 & !icmp_ln886_3)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader13"   --->   Operation 83 'br' 'br_ln890' <Predicate = (!tmp_484 & !icmp_ln886_3 & !icmp_ln18104)> <Delay = 0.38>
ST_3 : Operation 84 [1/1] (0.38ns)   --->   "%br_ln18114 = br void %.preheader14" [./dut.cpp:18114]   --->   Operation 84 'br' 'br_ln18114' <Predicate = (!tmp_484 & !icmp_ln886_3 & icmp_ln18104)> <Delay = 0.38>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln18138 = br i1 %or_ln18092, void %.loopexit1220, void %.preheader11.preheader.preheader" [./dut.cpp:18138]   --->   Operation 85 'br' 'br_ln18138' <Predicate = (icmp_ln886_3) | (tmp_484)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln18146 = br void %.preheader11.preheader" [./dut.cpp:18146]   --->   Operation 86 'br' 'br_ln18146' <Predicate = (icmp_ln886_3 & or_ln18092) | (tmp_484 & or_ln18092)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%c4_V_11 = phi i4 %add_ln691_1142, void, i4 0, void %.preheader13.preheader"   --->   Operation 87 'phi' 'c4_V_11' <Predicate = (!icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln691_1142 = add i4 %c4_V_11, i4 1"   --->   Operation 88 'add' 'add_ln691_1142' <Predicate = (!icmp_ln18104)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.65ns)   --->   "%icmp_ln890_1084 = icmp_eq  i4 %c4_V_11, i4 8"   --->   Operation 89 'icmp' 'icmp_ln890_1084' <Predicate = (!icmp_ln18104)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln18119 = br i1 %icmp_ln890_1084, void %.split43, void %.loopexit1216.loopexit" [./dut.cpp:18119]   --->   Operation 91 'br' 'br_ln18119' <Predicate = (!icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln18119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_988" [./dut.cpp:18119]   --->   Operation 92 'specloopname' 'specloopname_ln18119' <Predicate = (!icmp_ln18104 & !icmp_ln890_1084)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.38ns)   --->   "%br_ln18121 = br void" [./dut.cpp:18121]   --->   Operation 93 'br' 'br_ln18121' <Predicate = (!icmp_ln18104 & !icmp_ln890_1084)> <Delay = 0.38>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1216"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln18104 & icmp_ln890_1084)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%c4_V_10 = phi i4 %add_ln691_1140, void, i4 0, void %.preheader14.preheader"   --->   Operation 95 'phi' 'c4_V_10' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln691_1140 = add i4 %c4_V_10, i4 1"   --->   Operation 96 'add' 'add_ln691_1140' <Predicate = (icmp_ln18104)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln18114 = trunc i4 %c4_V_10" [./dut.cpp:18114]   --->   Operation 97 'trunc' 'trunc_ln18114' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_643_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18114, i4 0"   --->   Operation 98 'bitconcatenate' 'tmp_643_cast' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.65ns)   --->   "%icmp_ln890_1083 = icmp_eq  i4 %c4_V_10, i4 8"   --->   Operation 99 'icmp' 'icmp_ln890_1083' <Predicate = (icmp_ln18104)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln18105 = br i1 %icmp_ln890_1083, void %.split47, void %.loopexit1216.loopexit519" [./dut.cpp:18105]   --->   Operation 101 'br' 'br_ln18105' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln18105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_259" [./dut.cpp:18105]   --->   Operation 102 'specloopname' 'specloopname_ln18105' <Predicate = (icmp_ln18104 & !icmp_ln890_1083)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.38ns)   --->   "%br_ln18107 = br void" [./dut.cpp:18107]   --->   Operation 103 'br' 'br_ln18107' <Predicate = (icmp_ln18104 & !icmp_ln890_1083)> <Delay = 0.38>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1216"   --->   Operation 104 'br' 'br_ln0' <Predicate = (icmp_ln18104 & icmp_ln890_1083)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.70ns)   --->   "%c3_27 = add i4 %c3_25, i4 1" [./dut.cpp:18099]   --->   Operation 105 'add' 'c3_27' <Predicate = (icmp_ln18104 & icmp_ln890_1083) | (!icmp_ln18104 & icmp_ln890_1084)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader16"   --->   Operation 106 'br' 'br_ln0' <Predicate = (icmp_ln18104 & icmp_ln890_1083) | (!icmp_ln18104 & icmp_ln890_1084)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%c5_V_59 = phi i5 %add_ln691_1143, void %.split41, i5 0, void %.split43"   --->   Operation 107 'phi' 'c5_V_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln691_1143 = add i5 %c5_V_59, i5 1"   --->   Operation 108 'add' 'add_ln691_1143' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.63ns)   --->   "%icmp_ln890_1096 = icmp_eq  i5 %c5_V_59, i5 16"   --->   Operation 109 'icmp' 'icmp_ln890_1096' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln18121 = br i1 %icmp_ln890_1096, void %.split41, void" [./dut.cpp:18121]   --->   Operation 111 'br' 'br_ln18121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader13"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln890_1096)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln18121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1029" [./dut.cpp:18121]   --->   Operation 113 'specloopname' 'specloopname_ln18121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.21ns)   --->   "%tmp_490 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'read' 'tmp_490' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 115 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123, i512 %tmp_490" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 116 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.70>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%c5_V_58 = phi i5 %add_ln691_1141, void %.split45, i5 0, void %.split47"   --->   Operation 117 'phi' 'c5_V_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.70ns)   --->   "%add_ln691_1141 = add i5 %c5_V_58, i5 1"   --->   Operation 118 'add' 'add_ln691_1141' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln18114 = zext i5 %c5_V_58" [./dut.cpp:18114]   --->   Operation 119 'zext' 'zext_ln18114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.70ns)   --->   "%add_ln18114 = add i7 %tmp_643_cast, i7 %zext_ln18114" [./dut.cpp:18114]   --->   Operation 120 'add' 'add_ln18114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln18114_1 = zext i7 %add_ln18114" [./dut.cpp:18114]   --->   Operation 121 'zext' 'zext_ln18114_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18114_1" [./dut.cpp:18114]   --->   Operation 122 'getelementptr' 'local_C_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.63ns)   --->   "%icmp_ln890_1095 = icmp_eq  i5 %c5_V_58, i5 16"   --->   Operation 123 'icmp' 'icmp_ln890_1095' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 124 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln18107 = br i1 %icmp_ln890_1095, void %.split45, void" [./dut.cpp:18107]   --->   Operation 125 'br' 'br_ln18107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader14"   --->   Operation 126 'br' 'br_ln0' <Predicate = (icmp_ln890_1095)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.41>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln18107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1052" [./dut.cpp:18107]   --->   Operation 127 'specloopname' 'specloopname_ln18107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.21ns)   --->   "%tmp_489 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'read' 'tmp_489' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 129 [1/1] (1.20ns)   --->   "%store_ln18114 = store i512 %tmp_489, i7 %local_C_pong_V_addr" [./dut.cpp:18114]   --->   Operation 129 'store' 'store_ln18114' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 130 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 2.32>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%indvar_flatten99 = phi i21 %add_ln18139, void %.preheader11, i21 0, void %.preheader11.preheader.preheader" [./dut.cpp:18139]   --->   Operation 131 'phi' 'indvar_flatten99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%indvar_flatten55 = phi i15 %select_ln890_96, void %.preheader11, i15 0, void %.preheader11.preheader.preheader"   --->   Operation 132 'phi' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i14 %select_ln890_95, void %.preheader11, i14 0, void %.preheader11.preheader.preheader"   --->   Operation 133 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%c6_V_98 = phi i6 %select_ln890_91, void %.preheader11, i6 0, void %.preheader11.preheader.preheader"   --->   Operation 134 'phi' 'c6_V_98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 %select_ln890_94, void %.preheader11, i9 0, void %.preheader11.preheader.preheader"   --->   Operation 135 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%c7_V_72 = phi i4 %select_ln890_93, void %.preheader11, i4 0, void %.preheader11.preheader.preheader"   --->   Operation 136 'phi' 'c7_V_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%c8_V_4 = phi i5 %select_ln691_4, void %.preheader11, i5 0, void %.preheader11.preheader.preheader"   --->   Operation 137 'phi' 'c8_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.81ns)   --->   "%add_ln18139 = add i21 %indvar_flatten99, i21 1" [./dut.cpp:18139]   --->   Operation 138 'add' 'add_ln18139' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%div_i_i1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_98, i32 1, i32 4"   --->   Operation 139 'partselect' 'div_i_i1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_98"   --->   Operation 140 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%empty_2594 = trunc i4 %c7_V_72"   --->   Operation 141 'trunc' 'empty_2594' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.73ns)   --->   "%icmp_ln18139 = icmp_eq  i21 %indvar_flatten99, i21 1048576" [./dut.cpp:18139]   --->   Operation 142 'icmp' 'icmp_ln18139' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln18139 = br i1 %icmp_ln18139, void %.preheader11, void %.loopexit1220.loopexit518" [./dut.cpp:18139]   --->   Operation 143 'br' 'br_ln18139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.66ns)   --->   "%icmp_ln890_1089 = icmp_eq  i15 %indvar_flatten55, i15 8192"   --->   Operation 144 'icmp' 'icmp_ln890_1089' <Predicate = (!icmp_ln18139)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.12ns)   --->   "%xor_ln18139 = xor i1 %icmp_ln890_1089, i1 1" [./dut.cpp:18139]   --->   Operation 145 'xor' 'xor_ln18139' <Predicate = (!icmp_ln18139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.63ns)   --->   "%icmp_ln890_1090 = icmp_eq  i5 %c8_V_4, i5 16"   --->   Operation 146 'icmp' 'icmp_ln890_1090' <Predicate = (!icmp_ln18139)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln18146)   --->   "%and_ln18139 = and i1 %icmp_ln890_1090, i1 %xor_ln18139" [./dut.cpp:18139]   --->   Operation 147 'and' 'and_ln18139' <Predicate = (!icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.59ns)   --->   "%icmp_ln890_1091 = icmp_eq  i9 %indvar_flatten, i9 128"   --->   Operation 148 'icmp' 'icmp_ln890_1091' <Predicate = (!icmp_ln18139)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln18145_1)   --->   "%and_ln18139_1 = and i1 %icmp_ln890_1091, i1 %xor_ln18139" [./dut.cpp:18139]   --->   Operation 149 'and' 'and_ln18139_1' <Predicate = (!icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.65ns)   --->   "%icmp_ln890_1092 = icmp_eq  i14 %indvar_flatten19, i14 4096"   --->   Operation 150 'icmp' 'icmp_ln890_1092' <Predicate = (!icmp_ln18139)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.12ns)   --->   "%and_ln18139_2 = and i1 %icmp_ln890_1092, i1 %xor_ln18139" [./dut.cpp:18139]   --->   Operation 151 'and' 'and_ln18139_2' <Predicate = (!icmp_ln18139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.12ns)   --->   "%or_ln18145 = or i1 %and_ln18139_2, i1 %icmp_ln890_1089" [./dut.cpp:18145]   --->   Operation 152 'or' 'or_ln18145' <Predicate = (!icmp_ln18139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.29ns)   --->   "%select_ln18145 = select i1 %or_ln18145, i6 0, i6 %c6_V_98" [./dut.cpp:18145]   --->   Operation 153 'select' 'select_ln18145' <Predicate = (!icmp_ln18139)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln18146_1)   --->   "%xor_ln18145_1 = xor i1 %or_ln18145, i1 1" [./dut.cpp:18145]   --->   Operation 154 'xor' 'xor_ln18145_1' <Predicate = (!icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln18146_1)   --->   "%and_ln18145_2 = and i1 %empty, i1 %xor_ln18145_1" [./dut.cpp:18145]   --->   Operation 155 'and' 'and_ln18145_2' <Predicate = (!icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln18145_1)   --->   "%xor_ln18145 = xor i1 %icmp_ln890_1092, i1 1" [./dut.cpp:18145]   --->   Operation 156 'xor' 'xor_ln18145' <Predicate = (!icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18145_1 = or i1 %icmp_ln890_1089, i1 %xor_ln18145" [./dut.cpp:18145]   --->   Operation 157 'or' 'or_ln18145_1' <Predicate = (!icmp_ln18139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln18146)   --->   "%and_ln18145 = and i1 %and_ln18139, i1 %or_ln18145_1" [./dut.cpp:18145]   --->   Operation 158 'and' 'and_ln18145' <Predicate = (!icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18145_1 = and i1 %and_ln18139_1, i1 %or_ln18145_1" [./dut.cpp:18145]   --->   Operation 159 'and' 'and_ln18145_1' <Predicate = (!icmp_ln18139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.70ns)   --->   "%add_ln691_1132 = add i6 %select_ln18145, i6 1"   --->   Operation 160 'add' 'add_ln691_1132' <Predicate = (!icmp_ln18139)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln18146_1)   --->   "%or_ln18146 = or i1 %and_ln18145_1, i1 %and_ln18139_2" [./dut.cpp:18146]   --->   Operation 161 'or' 'or_ln18146' <Predicate = (!icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18146_1 = or i1 %or_ln18146, i1 %icmp_ln890_1089" [./dut.cpp:18146]   --->   Operation 162 'or' 'or_ln18146_1' <Predicate = (!icmp_ln18139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.35ns)   --->   "%select_ln18146 = select i1 %or_ln18146_1, i4 0, i4 %c7_V_72" [./dut.cpp:18146]   --->   Operation 163 'select' 'select_ln18146' <Predicate = (!icmp_ln18139)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%div_i_i639_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1132, i32 1, i32 4"   --->   Operation 164 'partselect' 'div_i_i639_mid1' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln18146_1)   --->   "%empty_2595 = trunc i6 %add_ln691_1132"   --->   Operation 165 'trunc' 'empty_2595' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18146_1 = select i1 %and_ln18145_1, i1 %empty_2595, i1 %and_ln18145_2" [./dut.cpp:18146]   --->   Operation 166 'select' 'select_ln18146_1' <Predicate = (!icmp_ln18139)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln18146)   --->   "%xor_ln18146 = xor i1 %and_ln18145_1, i1 1" [./dut.cpp:18146]   --->   Operation 167 'xor' 'xor_ln18146' <Predicate = (!icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18146 = and i1 %and_ln18145, i1 %xor_ln18146" [./dut.cpp:18146]   --->   Operation 168 'and' 'and_ln18146' <Predicate = (!icmp_ln18139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.29ns)   --->   "%select_ln890_91 = select i1 %and_ln18145_1, i6 %add_ln691_1132, i6 %select_ln18145"   --->   Operation 169 'select' 'select_ln890_91' <Predicate = (!icmp_ln18139)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.70ns)   --->   "%add_ln691_1134 = add i5 %c8_V_4, i5 1"   --->   Operation 170 'add' 'add_ln691_1134' <Predicate = (!icmp_ln18139)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.71ns)   --->   "%add_ln890_106 = add i9 %indvar_flatten, i9 1"   --->   Operation 171 'add' 'add_ln890_106' <Predicate = (!icmp_ln18139)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.30ns)   --->   "%select_ln890_94 = select i1 %or_ln18146_1, i9 1, i9 %add_ln890_106"   --->   Operation 172 'select' 'select_ln890_94' <Predicate = (!icmp_ln18139)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln890_107 = add i14 %indvar_flatten19, i14 1"   --->   Operation 173 'add' 'add_ln890_107' <Predicate = (!icmp_ln18139)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.77ns)   --->   "%add_ln890_108 = add i15 %indvar_flatten55, i15 1"   --->   Operation 174 'add' 'add_ln890_108' <Predicate = (!icmp_ln18139)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.29ns)   --->   "%select_ln890_96 = select i1 %icmp_ln890_1089, i15 1, i15 %add_ln890_108"   --->   Operation 175 'select' 'select_ln890_96' <Predicate = (!icmp_ln18139)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 4> <Delay = 2.25>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_637_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_2594, i4 %div_i_i1" [./dut.cpp:18148]   --->   Operation 176 'bitconcatenate' 'tmp_637_cast' <Predicate = (!or_ln18145 & !and_ln18145_1 & !and_ln18146)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln18146_2)   --->   "%select_ln18145_1 = select i1 %or_ln18145, i7 0, i7 %tmp_637_cast" [./dut.cpp:18145]   --->   Operation 177 'select' 'select_ln18145_1' <Predicate = (!icmp_ln18139 & !and_ln18145_1 & !and_ln18146)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln18146_2)   --->   "%zext_ln18146 = zext i4 %div_i_i639_mid1" [./dut.cpp:18146]   --->   Operation 178 'zext' 'zext_ln18146' <Predicate = (!icmp_ln18139 & and_ln18145_1 & !and_ln18146)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln18146_2 = select i1 %and_ln18145_1, i7 %zext_ln18146, i7 %select_ln18145_1" [./dut.cpp:18146]   --->   Operation 179 'select' 'select_ln18146_2' <Predicate = (!icmp_ln18139 & !and_ln18146)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.70ns)   --->   "%add_ln691_1133 = add i4 %select_ln18146, i4 1"   --->   Operation 180 'add' 'add_ln691_1133' <Predicate = (!icmp_ln18139)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_92)   --->   "%select_ln18145_2 = select i1 %or_ln18145, i4 0, i4 %div_i_i1" [./dut.cpp:18145]   --->   Operation 181 'select' 'select_ln18145_2' <Predicate = (!icmp_ln18139 & !and_ln18145_1 & and_ln18146)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_92)   --->   "%select_ln18146_3 = select i1 %and_ln18145_1, i4 %div_i_i639_mid1, i4 %select_ln18145_2" [./dut.cpp:18146]   --->   Operation 182 'select' 'select_ln18146_3' <Predicate = (!icmp_ln18139 & and_ln18146)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_92)   --->   "%trunc_ln890_4 = trunc i4 %add_ln691_1133"   --->   Operation 183 'trunc' 'trunc_ln890_4' <Predicate = (!icmp_ln18139 & and_ln18146)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_92)   --->   "%tmp_647_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln890_4, i4 %select_ln18146_3"   --->   Operation 184 'bitconcatenate' 'tmp_647_cast' <Predicate = (!icmp_ln18139 & and_ln18146)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln890_92 = select i1 %and_ln18146, i7 %tmp_647_cast, i7 %select_ln18146_2"   --->   Operation 185 'select' 'select_ln890_92' <Predicate = (!icmp_ln18139)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%select_ln890_97_cast = zext i7 %select_ln890_92"   --->   Operation 186 'zext' 'select_ln890_97_cast' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_18 = getelementptr i512 %local_C_ping_V, i64 0, i64 %select_ln890_97_cast"   --->   Operation 187 'getelementptr' 'local_C_ping_V_addr_18' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_10 : Operation 188 [2/2] (1.20ns)   --->   "%local_C_ping_V_load_17 = load i7 %local_C_ping_V_addr_18"   --->   Operation 188 'load' 'local_C_ping_V_load_17' <Predicate = (!icmp_ln18139)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_10 : Operation 189 [1/1] (0.35ns)   --->   "%select_ln890_93 = select i1 %and_ln18146, i4 %add_ln691_1133, i4 %select_ln18146"   --->   Operation 189 'select' 'select_ln890_93' <Predicate = (!icmp_ln18139)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_4)   --->   "%or_ln691_9 = or i1 %and_ln18146, i1 %and_ln18145_1"   --->   Operation 190 'or' 'or_ln691_9' <Predicate = (!icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_4)   --->   "%or_ln691_10 = or i1 %or_ln691_9, i1 %or_ln18145"   --->   Operation 191 'or' 'or_ln691_10' <Predicate = (!icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln691_4 = select i1 %or_ln691_10, i5 1, i5 %add_ln691_1134"   --->   Operation 192 'select' 'select_ln691_4' <Predicate = (!icmp_ln18139)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.34ns)   --->   "%select_ln890_95 = select i1 %or_ln18145, i14 1, i14 %add_ln890_107"   --->   Operation 193 'select' 'select_ln890_95' <Predicate = (!icmp_ln18139)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 5> <Delay = 1.94>
ST_11 : Operation 194 [1/2] (1.20ns)   --->   "%local_C_ping_V_load_17 = load i7 %local_C_ping_V_addr_18"   --->   Operation 194 'load' 'local_C_ping_V_load_17' <Predicate = (!icmp_ln18139)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln674_31 = trunc i512 %local_C_ping_V_load_17"   --->   Operation 195 'trunc' 'trunc_ln674_31' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.74ns)   --->   "%store_ln18158 = store i256 %trunc_ln674_31, i1 %data_split_V_10_addr" [./dut.cpp:18158]   --->   Operation 196 'store' 'store_ln18158' <Predicate = (!icmp_ln18139)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_C_ping_V_load_17, i32 256, i32 511"   --->   Operation 197 'partselect' 'p_Result_1' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.74ns)   --->   "%store_ln18158 = store i256 %p_Result_1, i1 %data_split_V_10_addr_1" [./dut.cpp:18158]   --->   Operation 198 'store' 'store_ln18158' <Predicate = (!icmp_ln18139)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 12 <SV = 6> <Delay = 0.74>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln18146_1 = zext i1 %select_ln18146_1" [./dut.cpp:18146]   --->   Operation 199 'zext' 'zext_ln18146_1' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%data_split_V_10_addr_2 = getelementptr i256 %data_split_V_10, i64 0, i64 %zext_ln18146_1" [./dut.cpp:18146]   --->   Operation 200 'getelementptr' 'data_split_V_10_addr_2' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_12 : Operation 201 [2/2] (0.74ns)   --->   "%data_split_V_10_load = load i1 %data_split_V_10_addr_2" [./dut.cpp:18162]   --->   Operation 201 'load' 'data_split_V_10_load' <Predicate = (!icmp_ln18139)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 13 <SV = 7> <Delay = 1.96>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_8_C_IO_L2_in_5_x1_loop_10_C_IO_L2_in_5_x1_loop_11_C_IO_L2_in_5_x1_loop_12_str"   --->   Operation 202 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 203 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_9_C_IO_L2_in_5_x1_loop_11_C_IO_L2_in_5_x1_loop_12_str"   --->   Operation 204 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_10_C_IO_L2_in_5_x1_loop_11_C_IO_L2_in_5_x1_loop_12_str"   --->   Operation 205 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_11_C_IO_L2_in_5_x1_loop_12_str"   --->   Operation 206 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%specpipeline_ln18150 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:18150]   --->   Operation 207 'specpipeline' 'specpipeline_ln18150' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln18150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_990" [./dut.cpp:18150]   --->   Operation 208 'specloopname' 'specloopname_ln18150' <Predicate = (!icmp_ln18139)> <Delay = 0.00>
ST_13 : Operation 209 [1/2] (0.74ns)   --->   "%data_split_V_10_load = load i1 %data_split_V_10_addr_2" [./dut.cpp:18162]   --->   Operation 209 'load' 'data_split_V_10_load' <Predicate = (!icmp_ln18139)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_13 : Operation 210 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %data_split_V_10_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 210 'write' 'write_ln174' <Predicate = (!icmp_ln18139)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11.preheader"   --->   Operation 211 'br' 'br_ln0' <Predicate = (!icmp_ln18139)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.57>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1220"   --->   Operation 212 'br' 'br_ln0' <Predicate = (!and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1220"   --->   Operation 213 'br' 'br_ln0' <Predicate = (and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node arb)   --->   "%xor_ln18245 = xor i1 %arb_5, i1 1" [./dut.cpp:18245]   --->   Operation 214 'xor' 'xor_ln18245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (0.12ns) (out node of the LUT)   --->   "%arb = or i1 %icmp_ln890463, i1 %xor_ln18245" [./dut.cpp:18245]   --->   Operation 215 'or' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.57ns)   --->   "%add_ln691_1135 = add i3 %select_ln18092, i3 1"   --->   Operation 216 'add' 'add_ln691_1135' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 217 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 2> <Delay = 0.74>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%c3 = phi i4 %c3_26, void %.loopexit1218, i4 5, void %.preheader10.preheader"   --->   Operation 218 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3" [./dut.cpp:18172]   --->   Operation 219 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln18172 = br i1 %tmp, void %.split26, void %.loopexit1135" [./dut.cpp:18172]   --->   Operation 220 'br' 'br_ln18172' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 221 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_293"   --->   Operation 222 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 223 'zext' 'zext_ln886' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i780_cast"   --->   Operation 224 'icmp' 'icmp_ln886' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln18174 = br i1 %icmp_ln886, void, void %.loopexit1135" [./dut.cpp:18174]   --->   Operation 225 'br' 'br_ln18174' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.65ns)   --->   "%icmp_ln18177 = icmp_eq  i4 %c3, i4 5" [./dut.cpp:18177]   --->   Operation 226 'icmp' 'icmp_ln18177' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln18177 = br i1 %icmp_ln18177, void %.preheader7.preheader, void %.preheader8.preheader" [./dut.cpp:18177]   --->   Operation 227 'br' 'br_ln18177' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader7"   --->   Operation 228 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & !icmp_ln18177)> <Delay = 0.38>
ST_15 : Operation 229 [1/1] (0.38ns)   --->   "%br_ln18187 = br void %.preheader8" [./dut.cpp:18187]   --->   Operation 229 'br' 'br_ln18187' <Predicate = (!tmp & !icmp_ln886 & icmp_ln18177)> <Delay = 0.38>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln18211 = br i1 %or_ln18092, void %.loopexit1220, void %.preheader6.preheader.preheader" [./dut.cpp:18211]   --->   Operation 230 'br' 'br_ln18211' <Predicate = (icmp_ln886) | (tmp)> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.38ns)   --->   "%br_ln18219 = br void %.preheader6.preheader" [./dut.cpp:18219]   --->   Operation 231 'br' 'br_ln18219' <Predicate = (or_ln18092 & icmp_ln886) | (or_ln18092 & tmp)> <Delay = 0.38>

State 16 <SV = 3> <Delay = 0.70>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%c4_V_9 = phi i4 %add_ln691_1138, void, i4 0, void %.preheader7.preheader"   --->   Operation 232 'phi' 'c4_V_9' <Predicate = (!icmp_ln18177)> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.70ns)   --->   "%add_ln691_1138 = add i4 %c4_V_9, i4 1"   --->   Operation 233 'add' 'add_ln691_1138' <Predicate = (!icmp_ln18177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 234 [1/1] (0.65ns)   --->   "%icmp_ln890_1082 = icmp_eq  i4 %c4_V_9, i4 8"   --->   Operation 234 'icmp' 'icmp_ln890_1082' <Predicate = (!icmp_ln18177)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 235 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18177)> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln18192 = br i1 %icmp_ln890_1082, void %.split20, void %.loopexit1218.loopexit" [./dut.cpp:18192]   --->   Operation 236 'br' 'br_ln18192' <Predicate = (!icmp_ln18177)> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%specloopname_ln18192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_741" [./dut.cpp:18192]   --->   Operation 237 'specloopname' 'specloopname_ln18192' <Predicate = (!icmp_ln18177 & !icmp_ln890_1082)> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.38ns)   --->   "%br_ln18194 = br void" [./dut.cpp:18194]   --->   Operation 238 'br' 'br_ln18194' <Predicate = (!icmp_ln18177 & !icmp_ln890_1082)> <Delay = 0.38>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1218"   --->   Operation 239 'br' 'br_ln0' <Predicate = (!icmp_ln18177 & icmp_ln890_1082)> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_1136, void, i4 0, void %.preheader8.preheader"   --->   Operation 240 'phi' 'c4_V' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.70ns)   --->   "%add_ln691_1136 = add i4 %c4_V, i4 1"   --->   Operation 241 'add' 'add_ln691_1136' <Predicate = (icmp_ln18177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln18187 = trunc i4 %c4_V" [./dut.cpp:18187]   --->   Operation 242 'trunc' 'trunc_ln18187' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_638_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18187, i4 0"   --->   Operation 243 'bitconcatenate' 'tmp_638_cast' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (0.65ns)   --->   "%icmp_ln890_1081 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 244 'icmp' 'icmp_ln890_1081' <Predicate = (icmp_ln18177)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 245 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln18178 = br i1 %icmp_ln890_1081, void %.split24, void %.loopexit1218.loopexit517" [./dut.cpp:18178]   --->   Operation 246 'br' 'br_ln18178' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%specloopname_ln18178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1175" [./dut.cpp:18178]   --->   Operation 247 'specloopname' 'specloopname_ln18178' <Predicate = (icmp_ln18177 & !icmp_ln890_1081)> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.38ns)   --->   "%br_ln18180 = br void" [./dut.cpp:18180]   --->   Operation 248 'br' 'br_ln18180' <Predicate = (icmp_ln18177 & !icmp_ln890_1081)> <Delay = 0.38>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1218"   --->   Operation 249 'br' 'br_ln0' <Predicate = (icmp_ln18177 & icmp_ln890_1081)> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (0.70ns)   --->   "%c3_26 = add i4 %c3, i4 1" [./dut.cpp:18172]   --->   Operation 250 'add' 'c3_26' <Predicate = (icmp_ln18177 & icmp_ln890_1081) | (!icmp_ln18177 & icmp_ln890_1082)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10"   --->   Operation 251 'br' 'br_ln0' <Predicate = (icmp_ln18177 & icmp_ln890_1081) | (!icmp_ln18177 & icmp_ln890_1082)> <Delay = 0.00>

State 17 <SV = 4> <Delay = 0.70>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%c5_V_57 = phi i5 %add_ln691_1139, void %.split18, i5 0, void %.split20"   --->   Operation 252 'phi' 'c5_V_57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.70ns)   --->   "%add_ln691_1139 = add i5 %c5_V_57, i5 1"   --->   Operation 253 'add' 'add_ln691_1139' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 254 [1/1] (0.63ns)   --->   "%icmp_ln890_1094 = icmp_eq  i5 %c5_V_57, i5 16"   --->   Operation 254 'icmp' 'icmp_ln890_1094' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 255 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln18194 = br i1 %icmp_ln890_1094, void %.split18, void" [./dut.cpp:18194]   --->   Operation 256 'br' 'br_ln18194' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 257 'br' 'br_ln0' <Predicate = (icmp_ln890_1094)> <Delay = 0.00>

State 18 <SV = 5> <Delay = 2.43>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "%specloopname_ln18194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1112" [./dut.cpp:18194]   --->   Operation 258 'specloopname' 'specloopname_ln18194' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (1.21ns)   --->   "%tmp_492 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 259 'read' 'tmp_492' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_18 : Operation 260 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123, i512 %tmp_492" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 260 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 261 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 0.70>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1137, void %.split22, i5 0, void %.split24"   --->   Operation 262 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 263 [1/1] (0.70ns)   --->   "%add_ln691_1137 = add i5 %c5_V, i5 1"   --->   Operation 263 'add' 'add_ln691_1137' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln18187 = zext i5 %c5_V" [./dut.cpp:18187]   --->   Operation 264 'zext' 'zext_ln18187' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 265 [1/1] (0.70ns)   --->   "%add_ln18187 = add i7 %tmp_638_cast, i7 %zext_ln18187" [./dut.cpp:18187]   --->   Operation 265 'add' 'add_ln18187' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln18187_1 = zext i7 %add_ln18187" [./dut.cpp:18187]   --->   Operation 266 'zext' 'zext_ln18187_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_9 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18187_1" [./dut.cpp:18187]   --->   Operation 267 'getelementptr' 'local_C_ping_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (0.63ns)   --->   "%icmp_ln890_1093 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 268 'icmp' 'icmp_ln890_1093' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 269 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln18180 = br i1 %icmp_ln890_1093, void %.split22, void" [./dut.cpp:18180]   --->   Operation 270 'br' 'br_ln18180' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 271 'br' 'br_ln0' <Predicate = (icmp_ln890_1093)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 2.41>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln18180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_175" [./dut.cpp:18180]   --->   Operation 272 'specloopname' 'specloopname_ln18180' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (1.21ns)   --->   "%tmp_491 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 273 'read' 'tmp_491' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_20 : Operation 274 [1/1] (1.20ns)   --->   "%store_ln18187 = store i512 %tmp_491, i7 %local_C_ping_V_addr_9" [./dut.cpp:18187]   --->   Operation 274 'store' 'store_ln18187' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 275 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 21 <SV = 3> <Delay = 2.32>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%indvar_flatten207 = phi i21 %add_ln18212, void %.preheader6, i21 0, void %.preheader6.preheader.preheader" [./dut.cpp:18212]   --->   Operation 276 'phi' 'indvar_flatten207' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%indvar_flatten163 = phi i15 %select_ln890_90, void %.preheader6, i15 0, void %.preheader6.preheader.preheader"   --->   Operation 277 'phi' 'indvar_flatten163' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (0.00ns)   --->   "%indvar_flatten127 = phi i14 %select_ln890_89, void %.preheader6, i14 0, void %.preheader6.preheader.preheader"   --->   Operation 278 'phi' 'indvar_flatten127' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%c6_V_97 = phi i6 %select_ln890_85, void %.preheader6, i6 0, void %.preheader6.preheader.preheader"   --->   Operation 279 'phi' 'c6_V_97' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%indvar_flatten108 = phi i9 %select_ln890_88, void %.preheader6, i9 0, void %.preheader6.preheader.preheader"   --->   Operation 280 'phi' 'indvar_flatten108' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%c7_V_71 = phi i4 %select_ln890_87, void %.preheader6, i4 0, void %.preheader6.preheader.preheader"   --->   Operation 281 'phi' 'c7_V_71' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%c8_V_3 = phi i5 %select_ln691_3, void %.preheader6, i5 0, void %.preheader6.preheader.preheader"   --->   Operation 282 'phi' 'c8_V_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (0.81ns)   --->   "%add_ln18212 = add i21 %indvar_flatten207, i21 1" [./dut.cpp:18212]   --->   Operation 283 'add' 'add_ln18212' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%div_i_i9 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_97, i32 1, i32 4"   --->   Operation 284 'partselect' 'div_i_i9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%empty_2596 = trunc i6 %c6_V_97"   --->   Operation 285 'trunc' 'empty_2596' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%empty_2597 = trunc i4 %c7_V_71"   --->   Operation 286 'trunc' 'empty_2597' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (0.73ns)   --->   "%icmp_ln18212 = icmp_eq  i21 %indvar_flatten207, i21 1048576" [./dut.cpp:18212]   --->   Operation 287 'icmp' 'icmp_ln18212' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln18212 = br i1 %icmp_ln18212, void %.preheader6, void %.loopexit1220.loopexit" [./dut.cpp:18212]   --->   Operation 288 'br' 'br_ln18212' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (0.66ns)   --->   "%icmp_ln890_1085 = icmp_eq  i15 %indvar_flatten163, i15 8192"   --->   Operation 289 'icmp' 'icmp_ln890_1085' <Predicate = (!icmp_ln18212)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 290 [1/1] (0.12ns)   --->   "%xor_ln18212 = xor i1 %icmp_ln890_1085, i1 1" [./dut.cpp:18212]   --->   Operation 290 'xor' 'xor_ln18212' <Predicate = (!icmp_ln18212)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 291 [1/1] (0.63ns)   --->   "%icmp_ln890_1086 = icmp_eq  i5 %c8_V_3, i5 16"   --->   Operation 291 'icmp' 'icmp_ln890_1086' <Predicate = (!icmp_ln18212)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln18219)   --->   "%and_ln18212 = and i1 %icmp_ln890_1086, i1 %xor_ln18212" [./dut.cpp:18212]   --->   Operation 292 'and' 'and_ln18212' <Predicate = (!icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 293 [1/1] (0.59ns)   --->   "%icmp_ln890_1087 = icmp_eq  i9 %indvar_flatten108, i9 128"   --->   Operation 293 'icmp' 'icmp_ln890_1087' <Predicate = (!icmp_ln18212)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln18218_1)   --->   "%and_ln18212_1 = and i1 %icmp_ln890_1087, i1 %xor_ln18212" [./dut.cpp:18212]   --->   Operation 294 'and' 'and_ln18212_1' <Predicate = (!icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 295 [1/1] (0.65ns)   --->   "%icmp_ln890_1088 = icmp_eq  i14 %indvar_flatten127, i14 4096"   --->   Operation 295 'icmp' 'icmp_ln890_1088' <Predicate = (!icmp_ln18212)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 296 [1/1] (0.12ns)   --->   "%and_ln18212_2 = and i1 %icmp_ln890_1088, i1 %xor_ln18212" [./dut.cpp:18212]   --->   Operation 296 'and' 'and_ln18212_2' <Predicate = (!icmp_ln18212)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 297 [1/1] (0.12ns)   --->   "%or_ln18218 = or i1 %and_ln18212_2, i1 %icmp_ln890_1085" [./dut.cpp:18218]   --->   Operation 297 'or' 'or_ln18218' <Predicate = (!icmp_ln18212)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 298 [1/1] (0.29ns)   --->   "%select_ln18218 = select i1 %or_ln18218, i6 0, i6 %c6_V_97" [./dut.cpp:18218]   --->   Operation 298 'select' 'select_ln18218' <Predicate = (!icmp_ln18212)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln18219_1)   --->   "%xor_ln18218_1 = xor i1 %or_ln18218, i1 1" [./dut.cpp:18218]   --->   Operation 299 'xor' 'xor_ln18218_1' <Predicate = (!icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln18219_1)   --->   "%and_ln18218_2 = and i1 %empty_2596, i1 %xor_ln18218_1" [./dut.cpp:18218]   --->   Operation 300 'and' 'and_ln18218_2' <Predicate = (!icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node or_ln18218_1)   --->   "%xor_ln18218 = xor i1 %icmp_ln890_1088, i1 1" [./dut.cpp:18218]   --->   Operation 301 'xor' 'xor_ln18218' <Predicate = (!icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 302 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18218_1 = or i1 %icmp_ln890_1085, i1 %xor_ln18218" [./dut.cpp:18218]   --->   Operation 302 'or' 'or_ln18218_1' <Predicate = (!icmp_ln18212)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln18219)   --->   "%and_ln18218 = and i1 %and_ln18212, i1 %or_ln18218_1" [./dut.cpp:18218]   --->   Operation 303 'and' 'and_ln18218' <Predicate = (!icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 304 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18218_1 = and i1 %and_ln18212_1, i1 %or_ln18218_1" [./dut.cpp:18218]   --->   Operation 304 'and' 'and_ln18218_1' <Predicate = (!icmp_ln18212)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 305 [1/1] (0.70ns)   --->   "%add_ln691_1129 = add i6 %select_ln18218, i6 1"   --->   Operation 305 'add' 'add_ln691_1129' <Predicate = (!icmp_ln18212)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node or_ln18219_1)   --->   "%or_ln18219 = or i1 %and_ln18218_1, i1 %and_ln18212_2" [./dut.cpp:18219]   --->   Operation 306 'or' 'or_ln18219' <Predicate = (!icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 307 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18219_1 = or i1 %or_ln18219, i1 %icmp_ln890_1085" [./dut.cpp:18219]   --->   Operation 307 'or' 'or_ln18219_1' <Predicate = (!icmp_ln18212)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 308 [1/1] (0.35ns)   --->   "%select_ln18219 = select i1 %or_ln18219_1, i4 0, i4 %c7_V_71" [./dut.cpp:18219]   --->   Operation 308 'select' 'select_ln18219' <Predicate = (!icmp_ln18212)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 309 [1/1] (0.00ns)   --->   "%div_i_i383_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1129, i32 1, i32 4"   --->   Operation 309 'partselect' 'div_i_i383_mid1' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln18219_1)   --->   "%empty_2598 = trunc i6 %add_ln691_1129"   --->   Operation 310 'trunc' 'empty_2598' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_21 : Operation 311 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18219_1 = select i1 %and_ln18218_1, i1 %empty_2598, i1 %and_ln18218_2" [./dut.cpp:18219]   --->   Operation 311 'select' 'select_ln18219_1' <Predicate = (!icmp_ln18212)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln18219)   --->   "%xor_ln18219 = xor i1 %and_ln18218_1, i1 1" [./dut.cpp:18219]   --->   Operation 312 'xor' 'xor_ln18219' <Predicate = (!icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 313 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18219 = and i1 %and_ln18218, i1 %xor_ln18219" [./dut.cpp:18219]   --->   Operation 313 'and' 'and_ln18219' <Predicate = (!icmp_ln18212)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [1/1] (0.29ns)   --->   "%select_ln890_85 = select i1 %and_ln18218_1, i6 %add_ln691_1129, i6 %select_ln18218"   --->   Operation 314 'select' 'select_ln890_85' <Predicate = (!icmp_ln18212)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 315 [1/1] (0.70ns)   --->   "%add_ln691_1131 = add i5 %c8_V_3, i5 1"   --->   Operation 315 'add' 'add_ln691_1131' <Predicate = (!icmp_ln18212)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 316 [1/1] (0.71ns)   --->   "%add_ln890_103 = add i9 %indvar_flatten108, i9 1"   --->   Operation 316 'add' 'add_ln890_103' <Predicate = (!icmp_ln18212)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 317 [1/1] (0.30ns)   --->   "%select_ln890_88 = select i1 %or_ln18219_1, i9 1, i9 %add_ln890_103"   --->   Operation 317 'select' 'select_ln890_88' <Predicate = (!icmp_ln18212)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 318 [1/1] (0.76ns)   --->   "%add_ln890_104 = add i14 %indvar_flatten127, i14 1"   --->   Operation 318 'add' 'add_ln890_104' <Predicate = (!icmp_ln18212)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 319 [1/1] (0.77ns)   --->   "%add_ln890_105 = add i15 %indvar_flatten163, i15 1"   --->   Operation 319 'add' 'add_ln890_105' <Predicate = (!icmp_ln18212)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 320 [1/1] (0.29ns)   --->   "%select_ln890_90 = select i1 %icmp_ln890_1085, i15 1, i15 %add_ln890_105"   --->   Operation 320 'select' 'select_ln890_90' <Predicate = (!icmp_ln18212)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 4> <Delay = 2.25>
ST_22 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_636_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_2597, i4 %div_i_i9" [./dut.cpp:18221]   --->   Operation 321 'bitconcatenate' 'tmp_636_cast' <Predicate = (!or_ln18218 & !and_ln18218_1 & !and_ln18219)> <Delay = 0.00>
ST_22 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln18219_2)   --->   "%select_ln18218_1 = select i1 %or_ln18218, i7 0, i7 %tmp_636_cast" [./dut.cpp:18218]   --->   Operation 322 'select' 'select_ln18218_1' <Predicate = (!icmp_ln18212 & !and_ln18218_1 & !and_ln18219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln18219_2)   --->   "%zext_ln18219 = zext i4 %div_i_i383_mid1" [./dut.cpp:18219]   --->   Operation 323 'zext' 'zext_ln18219' <Predicate = (!icmp_ln18212 & and_ln18218_1 & !and_ln18219)> <Delay = 0.00>
ST_22 : Operation 324 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln18219_2 = select i1 %and_ln18218_1, i7 %zext_ln18219, i7 %select_ln18218_1" [./dut.cpp:18219]   --->   Operation 324 'select' 'select_ln18219_2' <Predicate = (!icmp_ln18212 & !and_ln18219)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 325 [1/1] (0.70ns)   --->   "%add_ln691_1130 = add i4 %select_ln18219, i4 1"   --->   Operation 325 'add' 'add_ln691_1130' <Predicate = (!icmp_ln18212)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_86)   --->   "%select_ln18218_2 = select i1 %or_ln18218, i4 0, i4 %div_i_i9" [./dut.cpp:18218]   --->   Operation 326 'select' 'select_ln18218_2' <Predicate = (!icmp_ln18212 & !and_ln18218_1 & and_ln18219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_86)   --->   "%select_ln18219_3 = select i1 %and_ln18218_1, i4 %div_i_i383_mid1, i4 %select_ln18218_2" [./dut.cpp:18219]   --->   Operation 327 'select' 'select_ln18219_3' <Predicate = (!icmp_ln18212 & and_ln18219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_86)   --->   "%trunc_ln890_3 = trunc i4 %add_ln691_1130"   --->   Operation 328 'trunc' 'trunc_ln890_3' <Predicate = (!icmp_ln18212 & and_ln18219)> <Delay = 0.00>
ST_22 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_86)   --->   "%tmp_642_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln890_3, i4 %select_ln18219_3"   --->   Operation 329 'bitconcatenate' 'tmp_642_cast' <Predicate = (!icmp_ln18212 & and_ln18219)> <Delay = 0.00>
ST_22 : Operation 330 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln890_86 = select i1 %and_ln18219, i7 %tmp_642_cast, i7 %select_ln18219_2"   --->   Operation 330 'select' 'select_ln890_86' <Predicate = (!icmp_ln18212)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 331 [1/1] (0.00ns)   --->   "%select_ln890_90_cast = zext i7 %select_ln890_86"   --->   Operation 331 'zext' 'select_ln890_90_cast' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr_11 = getelementptr i512 %local_C_pong_V, i64 0, i64 %select_ln890_90_cast"   --->   Operation 332 'getelementptr' 'local_C_pong_V_addr_11' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_22 : Operation 333 [2/2] (1.20ns)   --->   "%local_C_pong_V_load = load i7 %local_C_pong_V_addr_11"   --->   Operation 333 'load' 'local_C_pong_V_load' <Predicate = (!icmp_ln18212)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_22 : Operation 334 [1/1] (0.35ns)   --->   "%select_ln890_87 = select i1 %and_ln18219, i4 %add_ln691_1130, i4 %select_ln18219"   --->   Operation 334 'select' 'select_ln890_87' <Predicate = (!icmp_ln18212)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_3)   --->   "%or_ln691_7 = or i1 %and_ln18219, i1 %and_ln18218_1"   --->   Operation 335 'or' 'or_ln691_7' <Predicate = (!icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_3)   --->   "%or_ln691_8 = or i1 %or_ln691_7, i1 %or_ln18218"   --->   Operation 336 'or' 'or_ln691_8' <Predicate = (!icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 337 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln691_3 = select i1 %or_ln691_8, i5 1, i5 %add_ln691_1131"   --->   Operation 337 'select' 'select_ln691_3' <Predicate = (!icmp_ln18212)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 338 [1/1] (0.34ns)   --->   "%select_ln890_89 = select i1 %or_ln18218, i14 1, i14 %add_ln890_104"   --->   Operation 338 'select' 'select_ln890_89' <Predicate = (!icmp_ln18212)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 5> <Delay = 1.94>
ST_23 : Operation 339 [1/2] (1.20ns)   --->   "%local_C_pong_V_load = load i7 %local_C_pong_V_addr_11"   --->   Operation 339 'load' 'local_C_pong_V_load' <Predicate = (!icmp_ln18212)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_23 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln674_30 = trunc i512 %local_C_pong_V_load"   --->   Operation 340 'trunc' 'trunc_ln674_30' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_23 : Operation 341 [1/1] (0.74ns)   --->   "%store_ln18231 = store i256 %trunc_ln674_30, i1 %data_split_V_9_addr" [./dut.cpp:18231]   --->   Operation 341 'store' 'store_ln18231' <Predicate = (!icmp_ln18212)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%p_Result_4484_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_C_pong_V_load, i32 256, i32 511"   --->   Operation 342 'partselect' 'p_Result_4484_1' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (0.74ns)   --->   "%store_ln18231 = store i256 %p_Result_4484_1, i1 %data_split_V_9_addr_1" [./dut.cpp:18231]   --->   Operation 343 'store' 'store_ln18231' <Predicate = (!icmp_ln18212)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 24 <SV = 6> <Delay = 0.74>
ST_24 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln18219_1 = zext i1 %select_ln18219_1" [./dut.cpp:18219]   --->   Operation 344 'zext' 'zext_ln18219_1' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_24 : Operation 345 [1/1] (0.00ns)   --->   "%data_split_V_9_addr_2 = getelementptr i256 %data_split_V_9, i64 0, i64 %zext_ln18219_1" [./dut.cpp:18219]   --->   Operation 345 'getelementptr' 'data_split_V_9_addr_2' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_24 : Operation 346 [2/2] (0.74ns)   --->   "%data_split_V_9_load = load i1 %data_split_V_9_addr_2" [./dut.cpp:18235]   --->   Operation 346 'load' 'data_split_V_9_load' <Predicate = (!icmp_ln18212)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 25 <SV = 7> <Delay = 1.96>
ST_25 : Operation 347 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_19_C_IO_L2_in_5_x1_loop_21_C_IO_L2_in_5_x1_loop_22_C_IO_L2_in_5_x1_loop_23_str"   --->   Operation 347 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_25 : Operation 348 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 348 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_25 : Operation 349 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_20_C_IO_L2_in_5_x1_loop_22_C_IO_L2_in_5_x1_loop_23_str"   --->   Operation 349 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_25 : Operation 350 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_21_C_IO_L2_in_5_x1_loop_22_C_IO_L2_in_5_x1_loop_23_str"   --->   Operation 350 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_22_C_IO_L2_in_5_x1_loop_23_str"   --->   Operation 351 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (0.00ns)   --->   "%specpipeline_ln18223 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:18223]   --->   Operation 352 'specpipeline' 'specpipeline_ln18223' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_25 : Operation 353 [1/1] (0.00ns)   --->   "%specloopname_ln18223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1366" [./dut.cpp:18223]   --->   Operation 353 'specloopname' 'specloopname_ln18223' <Predicate = (!icmp_ln18212)> <Delay = 0.00>
ST_25 : Operation 354 [1/2] (0.74ns)   --->   "%data_split_V_9_load = load i1 %data_split_V_9_addr_2" [./dut.cpp:18235]   --->   Operation 354 'load' 'data_split_V_9_load' <Predicate = (!icmp_ln18212)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_25 : Operation 355 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %data_split_V_9_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 355 'write' 'write_ln174' <Predicate = (!icmp_ln18212)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_25 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 356 'br' 'br_ln0' <Predicate = (!icmp_ln18212)> <Delay = 0.00>

State 26 <SV = 2> <Delay = 2.32>
ST_26 : Operation 357 [1/1] (0.00ns)   --->   "%indvar_flatten323 = phi i21 0, void %.preheader.preheader, i21 %add_ln18255, void %.preheader" [./dut.cpp:18255]   --->   Operation 357 'phi' 'indvar_flatten323' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 358 [1/1] (0.00ns)   --->   "%indvar_flatten279 = phi i15 0, void %.preheader.preheader, i15 %select_ln890_84, void %.preheader"   --->   Operation 358 'phi' 'indvar_flatten279' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 359 [1/1] (0.00ns)   --->   "%indvar_flatten243 = phi i14 0, void %.preheader.preheader, i14 %select_ln890_83, void %.preheader"   --->   Operation 359 'phi' 'indvar_flatten243' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 360 [1/1] (0.00ns)   --->   "%c6_V = phi i6 0, void %.preheader.preheader, i6 %select_ln890, void %.preheader"   --->   Operation 360 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 361 [1/1] (0.00ns)   --->   "%indvar_flatten224 = phi i9 0, void %.preheader.preheader, i9 %select_ln890_82, void %.preheader"   --->   Operation 361 'phi' 'indvar_flatten224' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 362 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.preheader.preheader, i4 %select_ln890_81, void %.preheader"   --->   Operation 362 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 363 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.preheader.preheader, i5 %select_ln691, void %.preheader"   --->   Operation 363 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 364 [1/1] (0.81ns)   --->   "%add_ln18255 = add i21 %indvar_flatten323, i21 1" [./dut.cpp:18255]   --->   Operation 364 'add' 'add_ln18255' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 365 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 365 'partselect' 'div_i_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 366 [1/1] (0.00ns)   --->   "%empty_2599 = trunc i6 %c6_V"   --->   Operation 366 'trunc' 'empty_2599' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 367 [1/1] (0.00ns)   --->   "%empty_2600 = trunc i4 %c7_V"   --->   Operation 367 'trunc' 'empty_2600' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 368 [1/1] (0.73ns)   --->   "%icmp_ln18255 = icmp_eq  i21 %indvar_flatten323, i21 1048576" [./dut.cpp:18255]   --->   Operation 368 'icmp' 'icmp_ln18255' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln18255 = br i1 %icmp_ln18255, void %.preheader, void %.loopexit1214" [./dut.cpp:18255]   --->   Operation 369 'br' 'br_ln18255' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 370 [1/1] (0.66ns)   --->   "%icmp_ln890_1077 = icmp_eq  i15 %indvar_flatten279, i15 8192"   --->   Operation 370 'icmp' 'icmp_ln890_1077' <Predicate = (!icmp_ln18255)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 371 [1/1] (0.12ns)   --->   "%xor_ln18255 = xor i1 %icmp_ln890_1077, i1 1" [./dut.cpp:18255]   --->   Operation 371 'xor' 'xor_ln18255' <Predicate = (!icmp_ln18255)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 372 [1/1] (0.63ns)   --->   "%icmp_ln890_1078 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 372 'icmp' 'icmp_ln890_1078' <Predicate = (!icmp_ln18255)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln18262)   --->   "%and_ln18255 = and i1 %icmp_ln890_1078, i1 %xor_ln18255" [./dut.cpp:18255]   --->   Operation 373 'and' 'and_ln18255' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 374 [1/1] (0.59ns)   --->   "%icmp_ln890_1079 = icmp_eq  i9 %indvar_flatten224, i9 128"   --->   Operation 374 'icmp' 'icmp_ln890_1079' <Predicate = (!icmp_ln18255)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln18261_1)   --->   "%and_ln18255_1 = and i1 %icmp_ln890_1079, i1 %xor_ln18255" [./dut.cpp:18255]   --->   Operation 375 'and' 'and_ln18255_1' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 376 [1/1] (0.65ns)   --->   "%icmp_ln890_1080 = icmp_eq  i14 %indvar_flatten243, i14 4096"   --->   Operation 376 'icmp' 'icmp_ln890_1080' <Predicate = (!icmp_ln18255)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 377 [1/1] (0.12ns)   --->   "%and_ln18255_2 = and i1 %icmp_ln890_1080, i1 %xor_ln18255" [./dut.cpp:18255]   --->   Operation 377 'and' 'and_ln18255_2' <Predicate = (!icmp_ln18255)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 378 [1/1] (0.12ns)   --->   "%or_ln18261 = or i1 %and_ln18255_2, i1 %icmp_ln890_1077" [./dut.cpp:18261]   --->   Operation 378 'or' 'or_ln18261' <Predicate = (!icmp_ln18255)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 379 [1/1] (0.29ns)   --->   "%select_ln18261 = select i1 %or_ln18261, i6 0, i6 %c6_V" [./dut.cpp:18261]   --->   Operation 379 'select' 'select_ln18261' <Predicate = (!icmp_ln18255)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln18262_1)   --->   "%xor_ln18261_1 = xor i1 %or_ln18261, i1 1" [./dut.cpp:18261]   --->   Operation 380 'xor' 'xor_ln18261_1' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln18262_1)   --->   "%and_ln18261_2 = and i1 %empty_2599, i1 %xor_ln18261_1" [./dut.cpp:18261]   --->   Operation 381 'and' 'and_ln18261_2' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln18261_1)   --->   "%xor_ln18261 = xor i1 %icmp_ln890_1080, i1 1" [./dut.cpp:18261]   --->   Operation 382 'xor' 'xor_ln18261' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 383 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18261_1 = or i1 %icmp_ln890_1077, i1 %xor_ln18261" [./dut.cpp:18261]   --->   Operation 383 'or' 'or_ln18261_1' <Predicate = (!icmp_ln18255)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln18262)   --->   "%and_ln18261 = and i1 %and_ln18255, i1 %or_ln18261_1" [./dut.cpp:18261]   --->   Operation 384 'and' 'and_ln18261' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 385 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18261_1 = and i1 %and_ln18255_1, i1 %or_ln18261_1" [./dut.cpp:18261]   --->   Operation 385 'and' 'and_ln18261_1' <Predicate = (!icmp_ln18255)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 386 [1/1] (0.70ns)   --->   "%add_ln691 = add i6 %select_ln18261, i6 1"   --->   Operation 386 'add' 'add_ln691' <Predicate = (!icmp_ln18255)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node or_ln18262_1)   --->   "%or_ln18262 = or i1 %and_ln18261_1, i1 %and_ln18255_2" [./dut.cpp:18262]   --->   Operation 387 'or' 'or_ln18262' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 388 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18262_1 = or i1 %or_ln18262, i1 %icmp_ln890_1077" [./dut.cpp:18262]   --->   Operation 388 'or' 'or_ln18262_1' <Predicate = (!icmp_ln18255)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 389 [1/1] (0.35ns)   --->   "%select_ln18262 = select i1 %or_ln18262_1, i4 0, i4 %c7_V" [./dut.cpp:18262]   --->   Operation 389 'select' 'select_ln18262' <Predicate = (!icmp_ln18255)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 390 [1/1] (0.00ns)   --->   "%div_i_i214_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4"   --->   Operation 390 'partselect' 'div_i_i214_mid1' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_26 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln18262_1)   --->   "%empty_2601 = trunc i6 %add_ln691"   --->   Operation 391 'trunc' 'empty_2601' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_26 : Operation 392 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18262_1 = select i1 %and_ln18261_1, i1 %empty_2601, i1 %and_ln18261_2" [./dut.cpp:18262]   --->   Operation 392 'select' 'select_ln18262_1' <Predicate = (!icmp_ln18255)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln18262)   --->   "%xor_ln18262 = xor i1 %and_ln18261_1, i1 1" [./dut.cpp:18262]   --->   Operation 393 'xor' 'xor_ln18262' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 394 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18262 = and i1 %and_ln18261, i1 %xor_ln18262" [./dut.cpp:18262]   --->   Operation 394 'and' 'and_ln18262' <Predicate = (!icmp_ln18255)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 395 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %and_ln18261_1, i6 %add_ln691, i6 %select_ln18261"   --->   Operation 395 'select' 'select_ln890' <Predicate = (!icmp_ln18255)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 396 [1/1] (0.70ns)   --->   "%add_ln691_1128 = add i5 %c8_V, i5 1"   --->   Operation 396 'add' 'add_ln691_1128' <Predicate = (!icmp_ln18255)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 397 [1/1] (0.71ns)   --->   "%add_ln890 = add i9 %indvar_flatten224, i9 1"   --->   Operation 397 'add' 'add_ln890' <Predicate = (!icmp_ln18255)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 398 [1/1] (0.30ns)   --->   "%select_ln890_82 = select i1 %or_ln18262_1, i9 1, i9 %add_ln890"   --->   Operation 398 'select' 'select_ln890_82' <Predicate = (!icmp_ln18255)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 399 [1/1] (0.76ns)   --->   "%add_ln890_101 = add i14 %indvar_flatten243, i14 1"   --->   Operation 399 'add' 'add_ln890_101' <Predicate = (!icmp_ln18255)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 400 [1/1] (0.77ns)   --->   "%add_ln890_102 = add i15 %indvar_flatten279, i15 1"   --->   Operation 400 'add' 'add_ln890_102' <Predicate = (!icmp_ln18255)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 401 [1/1] (0.29ns)   --->   "%select_ln890_84 = select i1 %icmp_ln890_1077, i15 1, i15 %add_ln890_102"   --->   Operation 401 'select' 'select_ln890_84' <Predicate = (!icmp_ln18255)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 3> <Delay = 2.25>
ST_27 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_631_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_2600, i4 %div_i_i" [./dut.cpp:18264]   --->   Operation 402 'bitconcatenate' 'tmp_631_cast' <Predicate = (!or_ln18261 & !and_ln18261_1 & !and_ln18262)> <Delay = 0.00>
ST_27 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln18262_2)   --->   "%select_ln18261_1 = select i1 %or_ln18261, i7 0, i7 %tmp_631_cast" [./dut.cpp:18261]   --->   Operation 403 'select' 'select_ln18261_1' <Predicate = (!icmp_ln18255 & !and_ln18261_1 & !and_ln18262)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln18262_2)   --->   "%zext_ln18262 = zext i4 %div_i_i214_mid1" [./dut.cpp:18262]   --->   Operation 404 'zext' 'zext_ln18262' <Predicate = (!icmp_ln18255 & and_ln18261_1 & !and_ln18262)> <Delay = 0.00>
ST_27 : Operation 405 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln18262_2 = select i1 %and_ln18261_1, i7 %zext_ln18262, i7 %select_ln18261_1" [./dut.cpp:18262]   --->   Operation 405 'select' 'select_ln18262_2' <Predicate = (!icmp_ln18255 & !and_ln18262)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 406 [1/1] (0.70ns)   --->   "%add_ln691_1127 = add i4 %select_ln18262, i4 1"   --->   Operation 406 'add' 'add_ln691_1127' <Predicate = (!icmp_ln18255)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_80)   --->   "%select_ln18261_2 = select i1 %or_ln18261, i4 0, i4 %div_i_i" [./dut.cpp:18261]   --->   Operation 407 'select' 'select_ln18261_2' <Predicate = (!icmp_ln18255 & !and_ln18261_1 & and_ln18262)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_80)   --->   "%select_ln18262_3 = select i1 %and_ln18261_1, i4 %div_i_i214_mid1, i4 %select_ln18261_2" [./dut.cpp:18262]   --->   Operation 408 'select' 'select_ln18262_3' <Predicate = (!icmp_ln18255 & and_ln18262)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_80)   --->   "%trunc_ln890 = trunc i4 %add_ln691_1127"   --->   Operation 409 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln18255 & and_ln18262)> <Delay = 0.00>
ST_27 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_80)   --->   "%tmp_635_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln890, i4 %select_ln18262_3"   --->   Operation 410 'bitconcatenate' 'tmp_635_cast' <Predicate = (!icmp_ln18255 & and_ln18262)> <Delay = 0.00>
ST_27 : Operation 411 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln890_80 = select i1 %and_ln18262, i7 %tmp_635_cast, i7 %select_ln18262_2"   --->   Operation 411 'select' 'select_ln890_80' <Predicate = (!icmp_ln18255)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 412 [1/1] (0.00ns)   --->   "%select_ln890_83_cast = zext i7 %select_ln890_80"   --->   Operation 412 'zext' 'select_ln890_83_cast' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_27 : Operation 413 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %select_ln890_83_cast"   --->   Operation 413 'getelementptr' 'local_C_ping_V_addr' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_27 : Operation 414 [2/2] (1.20ns)   --->   "%local_C_ping_V_load = load i7 %local_C_ping_V_addr"   --->   Operation 414 'load' 'local_C_ping_V_load' <Predicate = (!icmp_ln18255)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_27 : Operation 415 [1/1] (0.35ns)   --->   "%select_ln890_81 = select i1 %and_ln18262, i4 %add_ln691_1127, i4 %select_ln18262"   --->   Operation 415 'select' 'select_ln890_81' <Predicate = (!icmp_ln18255)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln691)   --->   "%or_ln691 = or i1 %and_ln18262, i1 %and_ln18261_1"   --->   Operation 416 'or' 'or_ln691' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln691)   --->   "%or_ln691_6 = or i1 %or_ln691, i1 %or_ln18261"   --->   Operation 417 'or' 'or_ln691_6' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 418 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln691 = select i1 %or_ln691_6, i5 1, i5 %add_ln691_1128"   --->   Operation 418 'select' 'select_ln691' <Predicate = (!icmp_ln18255)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 419 [1/1] (0.34ns)   --->   "%select_ln890_83 = select i1 %or_ln18261, i14 1, i14 %add_ln890_101"   --->   Operation 419 'select' 'select_ln890_83' <Predicate = (!icmp_ln18255)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 4> <Delay = 1.94>
ST_28 : Operation 420 [1/2] (1.20ns)   --->   "%local_C_ping_V_load = load i7 %local_C_ping_V_addr"   --->   Operation 420 'load' 'local_C_ping_V_load' <Predicate = (!icmp_ln18255)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_28 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %local_C_ping_V_load"   --->   Operation 421 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_28 : Operation 422 [1/1] (0.74ns)   --->   "%store_ln18274 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18274]   --->   Operation 422 'store' 'store_ln18274' <Predicate = (!icmp_ln18255)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_28 : Operation 423 [1/1] (0.00ns)   --->   "%p_Result_4485_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_C_ping_V_load, i32 256, i32 511"   --->   Operation 423 'partselect' 'p_Result_4485_1' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_28 : Operation 424 [1/1] (0.74ns)   --->   "%store_ln18274 = store i256 %p_Result_4485_1, i1 %data_split_V_addr_286" [./dut.cpp:18274]   --->   Operation 424 'store' 'store_ln18274' <Predicate = (!icmp_ln18255)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 29 <SV = 5> <Delay = 0.74>
ST_29 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln18262_1 = zext i1 %select_ln18262_1" [./dut.cpp:18262]   --->   Operation 425 'zext' 'zext_ln18262_1' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_29 : Operation 426 [1/1] (0.00ns)   --->   "%data_split_V_addr229 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln18262_1" [./dut.cpp:18262]   --->   Operation 426 'getelementptr' 'data_split_V_addr229' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_29 : Operation 427 [2/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr229" [./dut.cpp:18278]   --->   Operation 427 'load' 'data_split_V_load' <Predicate = (!icmp_ln18255)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 30 <SV = 6> <Delay = 1.96>
ST_30 : Operation 428 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_25_C_IO_L2_in_5_x1_loop_27_C_IO_L2_in_5_x1_loop_28_C_IO_L2_in_5_x1_loop_29_str"   --->   Operation 428 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_30 : Operation 429 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 429 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_30 : Operation 430 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_26_C_IO_L2_in_5_x1_loop_28_C_IO_L2_in_5_x1_loop_29_str"   --->   Operation 430 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_30 : Operation 431 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_27_C_IO_L2_in_5_x1_loop_28_C_IO_L2_in_5_x1_loop_29_str"   --->   Operation 431 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_30 : Operation 432 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_28_C_IO_L2_in_5_x1_loop_29_str"   --->   Operation 432 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_30 : Operation 433 [1/1] (0.00ns)   --->   "%specpipeline_ln18266 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:18266]   --->   Operation 433 'specpipeline' 'specpipeline_ln18266' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_30 : Operation 434 [1/1] (0.00ns)   --->   "%specloopname_ln18266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1045" [./dut.cpp:18266]   --->   Operation 434 'specloopname' 'specloopname_ln18266' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_30 : Operation 435 [1/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr229" [./dut.cpp:18278]   --->   Operation 435 'load' 'data_split_V_load' <Predicate = (!icmp_ln18255)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_30 : Operation 436 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %data_split_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 436 'write' 'write_ln174' <Predicate = (!icmp_ln18255)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_30 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 437 'br' 'br_ln0' <Predicate = (!icmp_ln18255)> <Delay = 0.00>

State 31 <SV = 4> <Delay = 0.00>
ST_31 : Operation 438 [1/1] (0.00ns)   --->   "%ret_ln18324 = ret" [./dut.cpp:18324]   --->   Operation 438 'ret' 'ret_ln18324' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten215') with incoming values : ('add_ln890_109') [23]  (0.387 ns)

 <State 2>: 1.48ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1135') [24]  (0 ns)
	'icmp' operation ('icmp_ln890463') [33]  (0.5 ns)
	'select' operation ('select_ln18092', ./dut.cpp:18092) [34]  (0.278 ns)
	'sub' operation ('add_i_i780_cast', ./dut.cpp:18092) [40]  (0.706 ns)

 <State 3>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:18099) [45]  (0 ns)
	'icmp' operation ('icmp_ln18104', ./dut.cpp:18104) [55]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 4>: 0.708ns
The critical path consists of the following:
	'add' operation ('c3', ./dut.cpp:18099) [116]  (0.708 ns)

 <State 5>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1143') [69]  (0 ns)
	'add' operation ('add_ln691_1143') [70]  (0.707 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [76]  (1.22 ns)
	fifo write on port 'fifo_C_C_IO_L2_in_6_x123' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [77]  (1.22 ns)

 <State 7>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1141') [97]  (0 ns)
	'add' operation ('add_ln691_1141') [98]  (0.707 ns)

 <State 8>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [108]  (1.22 ns)
	'store' operation ('store_ln18114', ./dut.cpp:18114) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_pong.V', ./dut.cpp:18083 [109]  (1.2 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten55') with incoming values : ('select_ln890_96') [124]  (0 ns)
	'icmp' operation ('icmp_ln890_1089') [140]  (0.664 ns)
	'xor' operation ('xor_ln18139', ./dut.cpp:18139) [141]  (0.122 ns)
	'and' operation ('and_ln18139_2', ./dut.cpp:18139) [147]  (0.122 ns)
	'or' operation ('or_ln18145', ./dut.cpp:18145) [149]  (0.122 ns)
	'select' operation ('select_ln18145', ./dut.cpp:18145) [150]  (0.293 ns)
	'add' operation ('add_ln691_1132') [158]  (0.706 ns)
	'select' operation ('select_ln890_91') [171]  (0.293 ns)

 <State 10>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln691_1133') [172]  (0.708 ns)
	'select' operation ('select_ln890_92') [178]  (0.351 ns)
	'getelementptr' operation ('local_C_ping_V_addr_18') [180]  (0 ns)
	'load' operation ('local_C_ping_V_load_17') on array 'local_C_ping.V', ./dut.cpp:18082 [181]  (1.2 ns)

 <State 11>: 1.95ns
The critical path consists of the following:
	'load' operation ('local_C_ping_V_load_17') on array 'local_C_ping.V', ./dut.cpp:18082 [181]  (1.2 ns)
	'store' operation ('store_ln18158', ./dut.cpp:18158) of variable 'trunc_ln674_31' on array 'data_split.V', ./dut.cpp:18135 [186]  (0.746 ns)

 <State 12>: 0.746ns
The critical path consists of the following:
	'getelementptr' operation ('data_split_V_10_addr_2', ./dut.cpp:18146) [189]  (0 ns)
	'load' operation ('data_split_V_10_load', ./dut.cpp:18162) on array 'data_split.V', ./dut.cpp:18135 [190]  (0.746 ns)

 <State 13>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_10_load', ./dut.cpp:18162) on array 'data_split.V', ./dut.cpp:18135 [190]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_5_x1126' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [191]  (1.22 ns)

 <State 14>: 0.572ns
The critical path consists of the following:
	'add' operation ('add_ln691_1135') [371]  (0.572 ns)

 <State 15>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:18172) [208]  (0 ns)
	'icmp' operation ('icmp_ln18177', ./dut.cpp:18177) [218]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 16>: 0.708ns
The critical path consists of the following:
	'add' operation ('c3', ./dut.cpp:18172) [279]  (0.708 ns)

 <State 17>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1139') [232]  (0 ns)
	'add' operation ('add_ln691_1139') [233]  (0.707 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [239]  (1.22 ns)
	fifo write on port 'fifo_C_C_IO_L2_in_6_x123' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [240]  (1.22 ns)

 <State 19>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1137') [260]  (0 ns)
	'add' operation ('add_ln691_1137') [261]  (0.707 ns)

 <State 20>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [271]  (1.22 ns)
	'store' operation ('store_ln18187', ./dut.cpp:18187) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_ping.V', ./dut.cpp:18082 [272]  (1.2 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten163') with incoming values : ('select_ln890_90') [287]  (0 ns)
	'icmp' operation ('icmp_ln890_1085') [303]  (0.664 ns)
	'xor' operation ('xor_ln18212', ./dut.cpp:18212) [304]  (0.122 ns)
	'and' operation ('and_ln18212_2', ./dut.cpp:18212) [310]  (0.122 ns)
	'or' operation ('or_ln18218', ./dut.cpp:18218) [312]  (0.122 ns)
	'select' operation ('select_ln18218', ./dut.cpp:18218) [313]  (0.293 ns)
	'add' operation ('add_ln691_1129') [321]  (0.706 ns)
	'select' operation ('select_ln890_85') [334]  (0.293 ns)

 <State 22>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln691_1130') [335]  (0.708 ns)
	'select' operation ('select_ln890_86') [341]  (0.351 ns)
	'getelementptr' operation ('local_C_pong_V_addr_11') [343]  (0 ns)
	'load' operation ('local_C_pong_V_load') on array 'local_C_pong.V', ./dut.cpp:18083 [344]  (1.2 ns)

 <State 23>: 1.95ns
The critical path consists of the following:
	'load' operation ('local_C_pong_V_load') on array 'local_C_pong.V', ./dut.cpp:18083 [344]  (1.2 ns)
	'store' operation ('store_ln18231', ./dut.cpp:18231) of variable 'trunc_ln674_30' on array 'data_split.V', ./dut.cpp:18208 [349]  (0.746 ns)

 <State 24>: 0.746ns
The critical path consists of the following:
	'getelementptr' operation ('data_split_V_9_addr_2', ./dut.cpp:18219) [352]  (0 ns)
	'load' operation ('data_split_V_9_load', ./dut.cpp:18235) on array 'data_split.V', ./dut.cpp:18208 [353]  (0.746 ns)

 <State 25>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_9_load', ./dut.cpp:18235) on array 'data_split.V', ./dut.cpp:18208 [353]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_5_x1126' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [354]  (1.22 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten279') with incoming values : ('select_ln890_84') [379]  (0 ns)
	'icmp' operation ('icmp_ln890_1077') [395]  (0.664 ns)
	'xor' operation ('xor_ln18255', ./dut.cpp:18255) [396]  (0.122 ns)
	'and' operation ('and_ln18255_2', ./dut.cpp:18255) [402]  (0.122 ns)
	'or' operation ('or_ln18261', ./dut.cpp:18261) [404]  (0.122 ns)
	'select' operation ('select_ln18261', ./dut.cpp:18261) [405]  (0.293 ns)
	'add' operation ('add_ln691') [413]  (0.706 ns)
	'select' operation ('select_ln890') [426]  (0.293 ns)

 <State 27>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln691_1127') [427]  (0.708 ns)
	'select' operation ('select_ln890_80') [433]  (0.351 ns)
	'getelementptr' operation ('local_C_ping_V_addr') [435]  (0 ns)
	'load' operation ('local_C_ping_V_load') on array 'local_C_ping.V', ./dut.cpp:18082 [436]  (1.2 ns)

 <State 28>: 1.95ns
The critical path consists of the following:
	'load' operation ('local_C_ping_V_load') on array 'local_C_ping.V', ./dut.cpp:18082 [436]  (1.2 ns)
	'store' operation ('store_ln18274', ./dut.cpp:18274) of variable 'trunc_ln674' on array 'data_split.V', ./dut.cpp:18251 [441]  (0.746 ns)

 <State 29>: 0.746ns
The critical path consists of the following:
	'getelementptr' operation ('data_split_V_addr229', ./dut.cpp:18262) [444]  (0 ns)
	'load' operation ('data_split_V_load', ./dut.cpp:18278) on array 'data_split.V', ./dut.cpp:18251 [445]  (0.746 ns)

 <State 30>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:18278) on array 'data_split.V', ./dut.cpp:18251 [445]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_5_x1126' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [446]  (1.22 ns)

 <State 31>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
