###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Fri Aug 26 06:09:31 2022
#  Design:            Design_Top
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix Design_Top_postCTS -outDir timingReports
###############################################################
Path 1: MET Removal Check with Pin u_RST_Sync/u_Multi_Flop_Synchronizer/Q_
reg[0]/CK 
Endpoint:   u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.539
  Arrival Time                  0.578
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |                              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst                     |           |       |   0.000 |   -0.039 | 
     | FE_PHC22_scan_rst/A                              |  ^   | scan_rst                     | DLY4X1M   | 0.000 |   0.000 |   -0.039 | 
     | FE_PHC22_scan_rst/Y                              |  ^   | FE_PHN22_scan_rst            | DLY4X1M   | 0.405 |   0.405 |    0.366 | 
     | u_MUX2_RST/FE_PHC27_scan_rst/A                   |  ^   | FE_PHN22_scan_rst            | BUFX2M    | 0.000 |   0.405 |    0.366 | 
     | u_MUX2_RST/FE_PHC27_scan_rst/Y                   |  ^   | u_MUX2_RST/FE_PHN27_scan_rst | BUFX2M    | 0.050 |   0.455 |    0.416 | 
     | u_MUX2_RST/U1/B                                  |  ^   | u_MUX2_RST/FE_PHN27_scan_rst | MX2X2M    | 0.000 |   0.455 |    0.416 | 
     | u_MUX2_RST/U1/Y                                  |  ^   | RST_MUX                      | MX2X2M    | 0.123 |   0.578 |    0.539 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/RN |  ^   | RST_MUX                      | SDFFRQX2M | 0.000 |   0.578 |    0.539 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                  |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk            |            |       |   0.000 |    0.039 | 
     | scan_clk__L1_I0/A                                |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.039 | 
     | scan_clk__L1_I0/Y                                |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.057 | 
     | scan_clk__L2_I0/A                                |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.057 | 
     | scan_clk__L2_I0/Y                                |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.070 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.070 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.156 | 
     | UART_CLK_MUX__L1_I0/A                            |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.156 | 
     | UART_CLK_MUX__L1_I0/Y                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.210 | 
     | UART_CLK_MUX__L2_I0/A                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.210 | 
     | UART_CLK_MUX__L2_I0/Y                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.219 |    0.257 | 
     | UART_CLK_MUX__L3_I0/A                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.219 |    0.257 | 
     | UART_CLK_MUX__L3_I0/Y                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.305 | 
     | UART_CLK_MUX__L4_I0/A                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.305 | 
     | UART_CLK_MUX__L4_I0/Y                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.354 | 
     | UART_CLK_MUX__L5_I0/A                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.354 | 
     | UART_CLK_MUX__L5_I0/Y                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.399 | 
     | UART_CLK_MUX__L6_I0/A                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.399 | 
     | UART_CLK_MUX__L6_I0/Y                            |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.457 | 
     | UART_CLK_MUX__L7_I0/A                            |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.459 | 
     | UART_CLK_MUX__L7_I0/Y                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.481 | 
     | UART_CLK_MUX__L8_I0/A                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.481 | 
     | UART_CLK_MUX__L8_I0/Y                            |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.498 | 
     | UART_CLK_MUX__L9_I1/A                            |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.498 | 
     | UART_CLK_MUX__L9_I1/Y                            |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.551 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.512 |    0.551 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin u_RST_Sync/u_Multi_Flop_Synchronizer/sync_
reg/CK 
Endpoint:   u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.539
  Arrival Time                  0.578
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |                              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst                     |           |       |   0.000 |   -0.039 | 
     | FE_PHC22_scan_rst/A                              |  ^   | scan_rst                     | DLY4X1M   | 0.000 |   0.000 |   -0.039 | 
     | FE_PHC22_scan_rst/Y                              |  ^   | FE_PHN22_scan_rst            | DLY4X1M   | 0.405 |   0.405 |    0.366 | 
     | u_MUX2_RST/FE_PHC27_scan_rst/A                   |  ^   | FE_PHN22_scan_rst            | BUFX2M    | 0.000 |   0.405 |    0.366 | 
     | u_MUX2_RST/FE_PHC27_scan_rst/Y                   |  ^   | u_MUX2_RST/FE_PHN27_scan_rst | BUFX2M    | 0.050 |   0.455 |    0.416 | 
     | u_MUX2_RST/U1/B                                  |  ^   | u_MUX2_RST/FE_PHN27_scan_rst | MX2X2M    | 0.000 |   0.455 |    0.416 | 
     | u_MUX2_RST/U1/Y                                  |  ^   | RST_MUX                      | MX2X2M    | 0.123 |   0.578 |    0.539 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/RN |  ^   | RST_MUX                      | SDFFRQX2M | 0.000 |   0.578 |    0.539 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                  |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk            |            |       |   0.000 |    0.039 | 
     | scan_clk__L1_I0/A                                |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.039 | 
     | scan_clk__L1_I0/Y                                |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.057 | 
     | scan_clk__L2_I0/A                                |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.057 | 
     | scan_clk__L2_I0/Y                                |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.070 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.070 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.156 | 
     | UART_CLK_MUX__L1_I0/A                            |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.156 | 
     | UART_CLK_MUX__L1_I0/Y                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.210 | 
     | UART_CLK_MUX__L2_I0/A                            |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.210 | 
     | UART_CLK_MUX__L2_I0/Y                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.219 |    0.257 | 
     | UART_CLK_MUX__L3_I0/A                            |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.219 |    0.257 | 
     | UART_CLK_MUX__L3_I0/Y                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.305 | 
     | UART_CLK_MUX__L4_I0/A                            |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.305 | 
     | UART_CLK_MUX__L4_I0/Y                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.354 | 
     | UART_CLK_MUX__L5_I0/A                            |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.354 | 
     | UART_CLK_MUX__L5_I0/Y                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.399 | 
     | UART_CLK_MUX__L6_I0/A                            |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.399 | 
     | UART_CLK_MUX__L6_I0/Y                            |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.457 | 
     | UART_CLK_MUX__L7_I0/A                            |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.459 | 
     | UART_CLK_MUX__L7_I0/Y                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.481 | 
     | UART_CLK_MUX__L8_I0/A                            |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.481 | 
     | UART_CLK_MUX__L8_I0/Y                            |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.498 | 
     | UART_CLK_MUX__L9_I1/A                            |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.498 | 
     | UART_CLK_MUX__L9_I1/Y                            |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.551 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.512 |    0.551 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_REG_File/Memory_reg[4][6]/CK 
Endpoint:   u_REG_File/Memory_reg[4][6]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.366
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.403
  Arrival Time                  0.460
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                |      |                           |           |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | SI[1]                          |  ^   | SI[1]                     |           |       |   0.000 |   -0.057 | 
     | u_REG_File/FE_PHC23_SI_1_/A    |  ^   | SI[1]                     | DLY4X1M   | 0.000 |   0.000 |   -0.057 | 
     | u_REG_File/FE_PHC23_SI_1_/Y    |  ^   | u_REG_File/FE_PHN23_SI_1_ | DLY4X1M   | 0.351 |   0.351 |    0.294 | 
     | u_REG_File/FE_PHC29_SI_1_/A    |  ^   | u_REG_File/FE_PHN23_SI_1_ | DLY1X1M   | 0.000 |   0.351 |    0.294 | 
     | u_REG_File/FE_PHC29_SI_1_/Y    |  ^   | u_REG_File/FE_PHN29_SI_1_ | DLY1X1M   | 0.109 |   0.460 |    0.403 | 
     | u_REG_File/Memory_reg[4][6]/SI |  ^   | u_REG_File/FE_PHN29_SI_1_ | SDFFRQX1M | 0.000 |   0.460 |    0.403 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.057 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.057 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.075 | 
     | scan_clk__L2_I1/A              |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.075 | 
     | scan_clk__L2_I1/Y              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.125 | 
     | scan_clk__L3_I0/A              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.125 | 
     | scan_clk__L3_I0/Y              |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.189 | 
     | scan_clk__L4_I0/A              |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.191 | 
     | scan_clk__L4_I0/Y              |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.211 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.211 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.281 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.281 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.344 | 
     | REF_CLK_MUX__L2_I0/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.345 | 
     | REF_CLK_MUX__L2_I0/Y           |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.421 | 
     | u_REG_File/Memory_reg[4][6]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.366 |    0.423 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_ALU/ALU_Out_reg[0]/CK 
Endpoint:   u_ALU/ALU_Out_reg[0]/SI (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: SI[2]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                -0.058
  Arrival Time                  0.000
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |           Pin           | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                         |      |       |           |       |  Time   |   Time   | 
     |-------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[2]                   |  ^   | SI[2] |           |       |   0.000 |   -0.058 | 
     | u_ALU/ALU_Out_reg[0]/SI |  ^   | SI[2] | SDFFRQX2M | 0.000 |   0.000 |   -0.058 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |    0.058 | 
     | u_ALU/ALU_Out_reg[0]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |    0.058 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/
Q_reg[0]/CK 
Endpoint:   u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[0]/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.366
+ Removal                      -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.394
  Arrival Time                  0.578
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst                     |           |       |   0.000 |   -0.184 | 
     | FE_PHC22_scan_rst/A                                |  ^   | scan_rst                     | DLY4X1M   | 0.000 |   0.000 |   -0.184 | 
     | FE_PHC22_scan_rst/Y                                |  ^   | FE_PHN22_scan_rst            | DLY4X1M   | 0.405 |   0.405 |    0.221 | 
     | u_MUX2_RST/FE_PHC27_scan_rst/A                     |  ^   | FE_PHN22_scan_rst            | BUFX2M    | 0.000 |   0.405 |    0.221 | 
     | u_MUX2_RST/FE_PHC27_scan_rst/Y                     |  ^   | u_MUX2_RST/FE_PHN27_scan_rst | BUFX2M    | 0.050 |   0.455 |    0.271 | 
     | u_MUX2_RST/U1/B                                    |  ^   | u_MUX2_RST/FE_PHN27_scan_rst | MX2X2M    | 0.000 |   0.455 |    0.271 | 
     | u_MUX2_RST/U1/Y                                    |  ^   | RST_MUX                      | MX2X2M    | 0.123 |   0.578 |    0.394 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[ |  ^   | RST_MUX                      | SDFFRQX2M | 0.000 |   0.578 |    0.394 | 
     | 0]/RN                                              |      |                              |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.184 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.184 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.202 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.202 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.252 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.252 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.316 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.318 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.339 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.339 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.408 | 
     | REF_CLK_MUX__L1_I0/A                               |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.408 | 
     | REF_CLK_MUX__L1_I0/Y                               |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.472 | 
     | REF_CLK_MUX__L2_I0/A                               |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.472 | 
     | REF_CLK_MUX__L2_I0/Y                               |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.548 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[ |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX2M  | 0.002 |   0.366 |    0.551 | 
     | 0]/CK                                              |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/
sync_reg/CK 
Endpoint:   u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_reg/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.366
+ Removal                      -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.390
  Arrival Time                  0.578
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst                     |           |       |   0.000 |   -0.188 | 
     | FE_PHC22_scan_rst/A                                |  ^   | scan_rst                     | DLY4X1M   | 0.000 |   0.000 |   -0.188 | 
     | FE_PHC22_scan_rst/Y                                |  ^   | FE_PHN22_scan_rst            | DLY4X1M   | 0.405 |   0.405 |    0.217 | 
     | u_MUX2_RST/FE_PHC27_scan_rst/A                     |  ^   | FE_PHN22_scan_rst            | BUFX2M    | 0.000 |   0.405 |    0.217 | 
     | u_MUX2_RST/FE_PHC27_scan_rst/Y                     |  ^   | u_MUX2_RST/FE_PHN27_scan_rst | BUFX2M    | 0.050 |   0.455 |    0.267 | 
     | u_MUX2_RST/U1/B                                    |  ^   | u_MUX2_RST/FE_PHN27_scan_rst | MX2X2M    | 0.000 |   0.455 |    0.267 | 
     | u_MUX2_RST/U1/Y                                    |  ^   | RST_MUX                      | MX2X2M    | 0.123 |   0.578 |    0.390 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_r |  ^   | RST_MUX                      | SDFFRQX1M | 0.000 |   0.578 |    0.390 | 
     | eg/RN                                              |      |                              |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.188 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.188 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.206 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.206 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.256 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.256 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.320 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.322 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.154 |    0.342 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.154 |    0.342 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.412 | 
     | REF_CLK_MUX__L1_I0/A                               |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.412 | 
     | REF_CLK_MUX__L1_I0/Y                               |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.475 | 
     | REF_CLK_MUX__L2_I0/A                               |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.476 | 
     | REF_CLK_MUX__L2_I0/Y                               |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.552 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_r |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.366 |    0.554 | 
     | eg/CK                                              |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_
Counter/edge_cnt_reg[4]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.549
  Arrival Time                  0.745
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.197 | 
     | FE_PHC22_scan_rst/A                                |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.197 | 
     | FE_PHC22_scan_rst/Y                                |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.208 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.208 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.547 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.002 |   0.745 |    0.549 | 
     | e_cnt_reg[4]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk            |            |       |   0.000 |    0.197 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.197 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.214 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.214 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.227 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.227 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.313 | 
     | UART_CLK_MUX__L1_I0/A                              |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.313 | 
     | UART_CLK_MUX__L1_I0/Y                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.368 | 
     | UART_CLK_MUX__L2_I0/A                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.368 | 
     | UART_CLK_MUX__L2_I0/Y                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.415 | 
     | UART_CLK_MUX__L3_I0/A                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.415 | 
     | UART_CLK_MUX__L3_I0/Y                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.463 | 
     | UART_CLK_MUX__L4_I0/A                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.463 | 
     | UART_CLK_MUX__L4_I0/Y                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.511 | 
     | UART_CLK_MUX__L5_I0/A                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.511 | 
     | UART_CLK_MUX__L5_I0/Y                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.557 | 
     | UART_CLK_MUX__L6_I0/A                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.557 | 
     | UART_CLK_MUX__L6_I0/Y                              |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.615 | 
     | UART_CLK_MUX__L7_I0/A                              |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.617 | 
     | UART_CLK_MUX__L7_I0/Y                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.639 | 
     | UART_CLK_MUX__L8_I0/A                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.639 | 
     | UART_CLK_MUX__L8_I0/Y                              |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.655 | 
     | UART_CLK_MUX__L9_I1/A                              |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.655 | 
     | UART_CLK_MUX__L9_I1/Y                              |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.709 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.000 |   0.512 |    0.709 | 
     | e_cnt_reg[4]/CK                                    |      |                     |            |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_
Counter/edge_cnt_reg[3]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.549
  Arrival Time                  0.746
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.197 | 
     | FE_PHC22_scan_rst/A                                |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.197 | 
     | FE_PHC22_scan_rst/Y                                |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.208 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.208 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.547 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.002 |   0.746 |    0.549 | 
     | e_cnt_reg[3]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk            |            |       |   0.000 |    0.197 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.197 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.215 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.215 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.228 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.228 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.314 | 
     | UART_CLK_MUX__L1_I0/A                              |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.314 | 
     | UART_CLK_MUX__L1_I0/Y                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.368 | 
     | UART_CLK_MUX__L2_I0/A                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.368 | 
     | UART_CLK_MUX__L2_I0/Y                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.415 | 
     | UART_CLK_MUX__L3_I0/A                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.415 | 
     | UART_CLK_MUX__L3_I0/Y                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.463 | 
     | UART_CLK_MUX__L4_I0/A                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.463 | 
     | UART_CLK_MUX__L4_I0/Y                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.512 | 
     | UART_CLK_MUX__L5_I0/A                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.512 | 
     | UART_CLK_MUX__L5_I0/Y                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.557 | 
     | UART_CLK_MUX__L6_I0/A                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.557 | 
     | UART_CLK_MUX__L6_I0/Y                              |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.615 | 
     | UART_CLK_MUX__L7_I0/A                              |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.617 | 
     | UART_CLK_MUX__L7_I0/Y                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.639 | 
     | UART_CLK_MUX__L8_I0/A                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.639 | 
     | UART_CLK_MUX__L8_I0/Y                              |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.656 | 
     | UART_CLK_MUX__L9_I1/A                              |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.656 | 
     | UART_CLK_MUX__L9_I1/Y                              |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.709 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.512 |    0.709 | 
     | e_cnt_reg[3]/CK                                    |      |                     |            |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_
Counter/finish_reg/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/RN (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                     (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.549
  Arrival Time                  0.747
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.198 | 
     | FE_PHC22_scan_rst/A                                |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.198 | 
     | FE_PHC22_scan_rst/Y                                |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.207 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.207 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.546 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/fin |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.003 |   0.747 |    0.549 | 
     | ish_reg/RN                                         |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk            |            |       |   0.000 |    0.198 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.198 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.215 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.215 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.229 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.229 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.314 | 
     | UART_CLK_MUX__L1_I0/A                              |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.314 | 
     | UART_CLK_MUX__L1_I0/Y                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.369 | 
     | UART_CLK_MUX__L2_I0/A                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.369 | 
     | UART_CLK_MUX__L2_I0/Y                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.416 | 
     | UART_CLK_MUX__L3_I0/A                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.416 | 
     | UART_CLK_MUX__L3_I0/Y                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.464 | 
     | UART_CLK_MUX__L4_I0/A                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.464 | 
     | UART_CLK_MUX__L4_I0/Y                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.513 | 
     | UART_CLK_MUX__L5_I0/A                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.513 | 
     | UART_CLK_MUX__L5_I0/Y                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.558 | 
     | UART_CLK_MUX__L6_I0/A                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.558 | 
     | UART_CLK_MUX__L6_I0/Y                              |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.616 | 
     | UART_CLK_MUX__L7_I0/A                              |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.618 | 
     | UART_CLK_MUX__L7_I0/Y                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.640 | 
     | UART_CLK_MUX__L8_I0/A                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.640 | 
     | UART_CLK_MUX__L8_I0/Y                              |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.656 | 
     | UART_CLK_MUX__L9_I1/A                              |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.656 | 
     | UART_CLK_MUX__L9_I1/Y                              |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.710 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/fin |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.000 |   0.512 |    0.710 | 
     | ish_reg/CK                                         |      |                     |            |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_
Counter/edge_cnt_reg[2]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.549
  Arrival Time                  0.747
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.198 | 
     | FE_PHC22_scan_rst/A                                |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.198 | 
     | FE_PHC22_scan_rst/Y                                |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.207 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.207 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.545 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.003 |   0.747 |    0.549 | 
     | e_cnt_reg[2]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk            |            |       |   0.000 |    0.198 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.198 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.229 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.229 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/A                              |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/Y                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.369 | 
     | UART_CLK_MUX__L2_I0/A                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.369 | 
     | UART_CLK_MUX__L2_I0/Y                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/A                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/Y                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/A                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/Y                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.513 | 
     | UART_CLK_MUX__L5_I0/A                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.513 | 
     | UART_CLK_MUX__L5_I0/Y                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.558 | 
     | UART_CLK_MUX__L6_I0/A                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.558 | 
     | UART_CLK_MUX__L6_I0/Y                              |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.616 | 
     | UART_CLK_MUX__L7_I0/A                              |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.618 | 
     | UART_CLK_MUX__L7_I0/Y                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.640 | 
     | UART_CLK_MUX__L8_I0/A                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.640 | 
     | UART_CLK_MUX__L8_I0/Y                              |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/A                              |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/Y                              |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.710 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.000 |   0.512 |    0.710 | 
     | e_cnt_reg[2]/CK                                    |      |                     |            |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_
Counter/edge_cnt_reg[1]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.549
  Arrival Time                  0.747
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.198 | 
     | FE_PHC22_scan_rst/A                                |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.198 | 
     | FE_PHC22_scan_rst/Y                                |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.207 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.207 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.545 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.003 |   0.747 |    0.549 | 
     | e_cnt_reg[1]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk            |            |       |   0.000 |    0.198 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.198 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.229 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.229 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/A                              |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/Y                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.369 | 
     | UART_CLK_MUX__L2_I0/A                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.369 | 
     | UART_CLK_MUX__L2_I0/Y                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/A                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/Y                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/A                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/Y                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.513 | 
     | UART_CLK_MUX__L5_I0/A                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.513 | 
     | UART_CLK_MUX__L5_I0/Y                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/A                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/Y                              |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.617 | 
     | UART_CLK_MUX__L7_I0/A                              |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.618 | 
     | UART_CLK_MUX__L7_I0/Y                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/A                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/Y                              |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/A                              |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/Y                              |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.710 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.000 |   0.512 |    0.711 | 
     | e_cnt_reg[1]/CK                                    |      |                     |            |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin u_UART/u_RX1/u_RX_FSM/Error_REG_reg/CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/Error_REG_reg/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.549
  Arrival Time                  0.747
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                        |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                               |  ^   | scan_rst              |           |       |   0.000 |   -0.198 | 
     | FE_PHC22_scan_rst/A                    |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.198 | 
     | FE_PHC22_scan_rst/Y                    |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.207 | 
     | u_MUX2_UART_RST/U1/B                   |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.207 | 
     | u_MUX2_UART_RST/U1/Y                   |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.545 | 
     | u_UART/u_RX1/u_RX_FSM/Error_REG_reg/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.003 |   0.747 |    0.549 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                        |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                               |  ^   | scan_clk            |            |       |   0.000 |    0.198 | 
     | scan_clk__L1_I0/A                      |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.198 | 
     | scan_clk__L1_I0/Y                      |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/A                      |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/Y                      |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.229 | 
     | u_MUX2_RX_CLOCK/U1/B                   |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.229 | 
     | u_MUX2_RX_CLOCK/U1/Y                   |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/A                  |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/Y                  |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.369 | 
     | UART_CLK_MUX__L2_I0/A                  |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.369 | 
     | UART_CLK_MUX__L2_I0/Y                  |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/A                  |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/Y                  |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/A                  |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/Y                  |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.513 | 
     | UART_CLK_MUX__L5_I0/A                  |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.513 | 
     | UART_CLK_MUX__L5_I0/Y                  |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/A                  |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/Y                  |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.617 | 
     | UART_CLK_MUX__L7_I0/A                  |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.618 | 
     | UART_CLK_MUX__L7_I0/Y                  |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/A                  |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/Y                  |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/A                  |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/Y                  |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.710 | 
     | u_UART/u_RX1/u_RX_FSM/Error_REG_reg/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.000 |   0.512 |    0.711 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/
CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.549
  Arrival Time                  0.747
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                              |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                     |  ^   | scan_rst              |           |       |   0.000 |   -0.199 | 
     | FE_PHC22_scan_rst/A                          |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.199 | 
     | FE_PHC22_scan_rst/Y                          |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.206 | 
     | u_MUX2_UART_RST/U1/B                         |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.206 | 
     | u_MUX2_UART_RST/U1/Y                         |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.545 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.747 |    0.549 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                     |  ^   | scan_clk            |            |       |   0.000 |    0.199 | 
     | scan_clk__L1_I0/A                            |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.199 | 
     | scan_clk__L1_I0/Y                            |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/A                            |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/Y                            |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.229 | 
     | u_MUX2_RX_CLOCK/U1/B                         |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.229 | 
     | u_MUX2_RX_CLOCK/U1/Y                         |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/A                        |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/Y                        |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.369 | 
     | UART_CLK_MUX__L2_I0/A                        |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.369 | 
     | UART_CLK_MUX__L2_I0/Y                        |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/A                        |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/Y                        |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/A                        |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/Y                        |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.513 | 
     | UART_CLK_MUX__L5_I0/A                        |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.513 | 
     | UART_CLK_MUX__L5_I0/Y                        |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/A                        |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/Y                        |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.617 | 
     | UART_CLK_MUX__L7_I0/A                        |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.619 | 
     | UART_CLK_MUX__L7_I0/Y                        |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/A                        |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/Y                        |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/A                        |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/Y                        |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.710 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.000 |   0.512 |    0.711 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_
Counter/edge_cnt_reg[0]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.549
  Arrival Time                  0.747
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.199 | 
     | FE_PHC22_scan_rst/A                                |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.199 | 
     | FE_PHC22_scan_rst/Y                                |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.206 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.206 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.545 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.747 |    0.549 | 
     | e_cnt_reg[0]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk            |            |       |   0.000 |    0.199 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.199 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.229 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.229 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/A                              |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/Y                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.370 | 
     | UART_CLK_MUX__L2_I0/A                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.370 | 
     | UART_CLK_MUX__L2_I0/Y                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/A                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/Y                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/A                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/Y                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.513 | 
     | UART_CLK_MUX__L5_I0/A                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.513 | 
     | UART_CLK_MUX__L5_I0/Y                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/A                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/Y                              |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.617 | 
     | UART_CLK_MUX__L7_I0/A                              |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.619 | 
     | UART_CLK_MUX__L7_I0/Y                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/A                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/Y                              |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/A                              |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/Y                              |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.711 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.000 |   0.512 |    0.711 | 
     | e_cnt_reg[0]/CK                                    |      |                     |            |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/
CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.549
  Arrival Time                  0.748
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                              |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                     |  ^   | scan_rst              |           |       |   0.000 |   -0.199 | 
     | FE_PHC22_scan_rst/A                          |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.199 | 
     | FE_PHC22_scan_rst/Y                          |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.206 | 
     | u_MUX2_UART_RST/U1/B                         |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.206 | 
     | u_MUX2_UART_RST/U1/Y                         |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.545 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.748 |    0.549 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                     |  ^   | scan_clk            |            |       |   0.000 |    0.199 | 
     | scan_clk__L1_I0/A                            |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.199 | 
     | scan_clk__L1_I0/Y                            |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/A                            |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/Y                            |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.230 | 
     | u_MUX2_RX_CLOCK/U1/B                         |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.230 | 
     | u_MUX2_RX_CLOCK/U1/Y                         |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/A                        |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/Y                        |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.370 | 
     | UART_CLK_MUX__L2_I0/A                        |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.370 | 
     | UART_CLK_MUX__L2_I0/Y                        |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/A                        |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/Y                        |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/A                        |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/Y                        |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.514 | 
     | UART_CLK_MUX__L5_I0/A                        |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.514 | 
     | UART_CLK_MUX__L5_I0/Y                        |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/A                        |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/Y                        |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.617 | 
     | UART_CLK_MUX__L7_I0/A                        |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.619 | 
     | UART_CLK_MUX__L7_I0/Y                        |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/A                        |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/Y                        |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/A                        |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/Y                        |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.711 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.512 |    0.711 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/
CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.549
  Arrival Time                  0.748
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                              |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                     |  ^   | scan_rst              |           |       |   0.000 |   -0.199 | 
     | FE_PHC22_scan_rst/A                          |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.199 | 
     | FE_PHC22_scan_rst/Y                          |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.206 | 
     | u_MUX2_UART_RST/U1/B                         |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.206 | 
     | u_MUX2_UART_RST/U1/Y                         |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.545 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.748 |    0.549 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                     |  ^   | scan_clk            |            |       |   0.000 |    0.199 | 
     | scan_clk__L1_I0/A                            |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.199 | 
     | scan_clk__L1_I0/Y                            |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/A                            |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.216 | 
     | scan_clk__L2_I0/Y                            |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.230 | 
     | u_MUX2_RX_CLOCK/U1/B                         |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.230 | 
     | u_MUX2_RX_CLOCK/U1/Y                         |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/A                        |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.315 | 
     | UART_CLK_MUX__L1_I0/Y                        |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.370 | 
     | UART_CLK_MUX__L2_I0/A                        |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.370 | 
     | UART_CLK_MUX__L2_I0/Y                        |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/A                        |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/Y                        |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/A                        |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/Y                        |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.514 | 
     | UART_CLK_MUX__L5_I0/A                        |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.514 | 
     | UART_CLK_MUX__L5_I0/Y                        |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/A                        |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/Y                        |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.617 | 
     | UART_CLK_MUX__L7_I0/A                        |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.619 | 
     | UART_CLK_MUX__L7_I0/Y                        |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/A                        |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/Y                        |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/A                        |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/Y                        |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.711 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.512 |    0.711 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/CK 
Endpoint:   u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.549
  Arrival Time                  0.748
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                             |      |                       |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                    |  ^   | scan_rst              |           |       |   0.000 |   -0.199 | 
     | FE_PHC22_scan_rst/A                         |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.199 | 
     | FE_PHC22_scan_rst/Y                         |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.206 | 
     | u_MUX2_UART_RST/U1/B                        |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.206 | 
     | u_MUX2_UART_RST/U1/Y                        |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.545 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.748 |    0.549 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk            |            |       |   0.000 |    0.199 | 
     | scan_clk__L1_I0/A                           |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.199 | 
     | scan_clk__L1_I0/Y                           |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.217 | 
     | scan_clk__L2_I0/A                           |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.217 | 
     | scan_clk__L2_I0/Y                           |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.230 | 
     | u_MUX2_RX_CLOCK/U1/B                        |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.230 | 
     | u_MUX2_RX_CLOCK/U1/Y                        |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.316 | 
     | UART_CLK_MUX__L1_I0/A                       |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.316 | 
     | UART_CLK_MUX__L1_I0/Y                       |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.370 | 
     | UART_CLK_MUX__L2_I0/A                       |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.370 | 
     | UART_CLK_MUX__L2_I0/Y                       |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/A                       |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/Y                       |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/A                       |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/Y                       |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.514 | 
     | UART_CLK_MUX__L5_I0/A                       |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.514 | 
     | UART_CLK_MUX__L5_I0/Y                       |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/A                       |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/Y                       |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.617 | 
     | UART_CLK_MUX__L7_I0/A                       |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.619 | 
     | UART_CLK_MUX__L7_I0/Y                       |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/A                       |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/Y                       |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/A                       |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.657 | 
     | UART_CLK_MUX__L9_I1/Y                       |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.711 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.512 |    0.711 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin u_UART/u_RX1/u_Data_Sampling/bits_reg[1]/CK 
Endpoint:   u_UART/u_RX1/u_Data_Sampling/bits_reg[1]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.549
  Arrival Time                  0.748
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                             |      |                       |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                    |  ^   | scan_rst              |           |       |   0.000 |   -0.199 | 
     | FE_PHC22_scan_rst/A                         |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.199 | 
     | FE_PHC22_scan_rst/Y                         |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.206 | 
     | u_MUX2_UART_RST/U1/B                        |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.206 | 
     | u_MUX2_UART_RST/U1/Y                        |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.545 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[1]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.748 |    0.549 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk            |            |       |   0.000 |    0.199 | 
     | scan_clk__L1_I0/A                           |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.199 | 
     | scan_clk__L1_I0/Y                           |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.217 | 
     | scan_clk__L2_I0/A                           |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.217 | 
     | scan_clk__L2_I0/Y                           |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.230 | 
     | u_MUX2_RX_CLOCK/U1/B                        |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.230 | 
     | u_MUX2_RX_CLOCK/U1/Y                        |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.316 | 
     | UART_CLK_MUX__L1_I0/A                       |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.316 | 
     | UART_CLK_MUX__L1_I0/Y                       |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.370 | 
     | UART_CLK_MUX__L2_I0/A                       |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.370 | 
     | UART_CLK_MUX__L2_I0/Y                       |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/A                       |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.417 | 
     | UART_CLK_MUX__L3_I0/Y                       |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/A                       |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.465 | 
     | UART_CLK_MUX__L4_I0/Y                       |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.514 | 
     | UART_CLK_MUX__L5_I0/A                       |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.514 | 
     | UART_CLK_MUX__L5_I0/Y                       |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/A                       |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.559 | 
     | UART_CLK_MUX__L6_I0/Y                       |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.617 | 
     | UART_CLK_MUX__L7_I0/A                       |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.619 | 
     | UART_CLK_MUX__L7_I0/Y                       |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/A                       |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.641 | 
     | UART_CLK_MUX__L8_I0/Y                       |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.658 | 
     | UART_CLK_MUX__L9_I1/A                       |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.658 | 
     | UART_CLK_MUX__L9_I1/Y                       |  ^   | UART_CLK_MUX__L9_N1 | CLKBUFX20M | 0.053 |   0.512 |    0.711 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[1]/CK |  ^   | UART_CLK_MUX__L9_N1 | SDFFRQX2M  | 0.001 |   0.512 |    0.711 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/CK 
Endpoint:   u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.511
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.748
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                             |      |                       |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                    |  ^   | scan_rst              |           |       |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/A                         |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/Y                         |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/B                        |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/Y                        |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.544 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.748 |    0.548 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk            |            |       |   0.000 |    0.200 | 
     | scan_clk__L1_I0/A                           |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | scan_clk__L1_I0/Y                           |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/A                           |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/Y                           |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/B                        |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/Y                        |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/A                       |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/Y                       |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/A                       |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/Y                       |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.418 | 
     | UART_CLK_MUX__L3_I0/A                       |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.418 | 
     | UART_CLK_MUX__L3_I0/Y                       |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.466 | 
     | UART_CLK_MUX__L4_I0/A                       |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.466 | 
     | UART_CLK_MUX__L4_I0/Y                       |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/A                       |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/Y                       |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/A                       |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/Y                       |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.618 | 
     | UART_CLK_MUX__L7_I0/A                       |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.620 | 
     | UART_CLK_MUX__L7_I0/Y                       |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/A                       |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/Y                       |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.658 | 
     | UART_CLK_MUX__L9_I0/A                       |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.658 | 
     | UART_CLK_MUX__L9_I0/Y                       |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.053 |   0.511 |    0.711 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.511 |    0.711 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/
bits_counter_reg[1]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.511
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.748
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/A                                |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/Y                                |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.544 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.748 |    0.548 | 
     | unter_reg[1]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk            |            |       |   0.000 |    0.200 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/A                              |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/Y                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/A                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/Y                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.418 | 
     | UART_CLK_MUX__L3_I0/A                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.418 | 
     | UART_CLK_MUX__L3_I0/Y                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.466 | 
     | UART_CLK_MUX__L4_I0/A                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.466 | 
     | UART_CLK_MUX__L4_I0/Y                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/A                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/Y                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/A                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/Y                              |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.618 | 
     | UART_CLK_MUX__L7_I0/A                              |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.620 | 
     | UART_CLK_MUX__L7_I0/Y                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/A                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/Y                              |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.658 | 
     | UART_CLK_MUX__L9_I0/A                              |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.658 | 
     | UART_CLK_MUX__L9_I0/Y                              |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.053 |   0.511 |    0.711 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.511 |    0.711 | 
     | unter_reg[1]/CK                                    |      |                     |            |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/
bits_counter_reg[2]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.511
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.748
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/A                                |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/Y                                |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.544 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.748 |    0.548 | 
     | unter_reg[2]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk            |            |       |   0.000 |    0.200 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/A                              |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/Y                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/A                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/Y                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.418 | 
     | UART_CLK_MUX__L3_I0/A                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.418 | 
     | UART_CLK_MUX__L3_I0/Y                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.466 | 
     | UART_CLK_MUX__L4_I0/A                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.466 | 
     | UART_CLK_MUX__L4_I0/Y                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/A                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/Y                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/A                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/Y                              |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.618 | 
     | UART_CLK_MUX__L7_I0/A                              |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.620 | 
     | UART_CLK_MUX__L7_I0/Y                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/A                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/Y                              |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.658 | 
     | UART_CLK_MUX__L9_I0/A                              |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.658 | 
     | UART_CLK_MUX__L9_I0/Y                              |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.053 |   0.511 |    0.711 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.511 |    0.711 | 
     | unter_reg[2]/CK                                    |      |                     |            |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin u_UART/u_RX1/u_RX_FSM/data_valid_reg/CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/data_valid_reg/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.748
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                         |      |                       |           |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                |  ^   | scan_rst              |           |       |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/A                     |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/Y                     |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/B                    |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/Y                    |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.544 | 
     | u_UART/u_RX1/u_RX_FSM/data_valid_reg/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.748 |    0.548 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk            |            |       |   0.000 |    0.200 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/B                    |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/Y                    |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/A                   |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/Y                   |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/A                   |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/Y                   |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.418 | 
     | UART_CLK_MUX__L3_I0/A                   |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.418 | 
     | UART_CLK_MUX__L3_I0/Y                   |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.466 | 
     | UART_CLK_MUX__L4_I0/A                   |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.466 | 
     | UART_CLK_MUX__L4_I0/Y                   |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/A                   |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/Y                   |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/A                   |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/Y                   |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.618 | 
     | UART_CLK_MUX__L7_I0/A                   |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.620 | 
     | UART_CLK_MUX__L7_I0/Y                   |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/A                   |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/Y                   |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.658 | 
     | UART_CLK_MUX__L9_I0/A                   |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.658 | 
     | UART_CLK_MUX__L9_I0/Y                   |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.053 |   0.511 |    0.711 | 
     | u_UART/u_RX1/u_RX_FSM/data_valid_reg/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.512 |    0.711 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[0]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[0]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.511
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.748
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/A                        |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/Y                        |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.544 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[0]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.748 |    0.548 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.200 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.418 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.418 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.466 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.466 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.618 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.620 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.053 |   0.511 |    0.711 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[0]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.511 |    0.711 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/
bits_counter_reg[0]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.748
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/A                                |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/Y                                |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.544 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.748 |    0.548 | 
     | unter_reg[0]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk            |            |       |   0.000 |    0.200 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/A                              |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/Y                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/A                              |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/Y                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.418 | 
     | UART_CLK_MUX__L3_I0/A                              |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.418 | 
     | UART_CLK_MUX__L3_I0/Y                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.466 | 
     | UART_CLK_MUX__L4_I0/A                              |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.466 | 
     | UART_CLK_MUX__L4_I0/Y                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/A                              |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/Y                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/A                              |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/Y                              |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.618 | 
     | UART_CLK_MUX__L7_I0/A                              |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.620 | 
     | UART_CLK_MUX__L7_I0/Y                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/A                              |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/Y                              |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/A                              |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/Y                              |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.053 |   0.511 |    0.711 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.512 |    0.712 | 
     | unter_reg[0]/CK                                    |      |                     |            |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[7]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[7]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.748
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/A                        |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/Y                        |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.543 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[7]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.748 |    0.548 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.200 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.560 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.618 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.620 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.642 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.053 |   0.511 |    0.711 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[7]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.512 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[6]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[6]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.748
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/A                        |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/Y                        |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.543 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[6]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.748 |    0.548 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.200 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.561 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.561 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.619 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.620 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.643 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.643 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.053 |   0.511 |    0.712 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[6]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.512 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[4]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[4]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.749
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/A                        |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/Y                        |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.543 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[4]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.749 |    0.548 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.200 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.561 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.561 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.619 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.620 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.643 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.643 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.053 |   0.511 |    0.712 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[4]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.512 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[5]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[5]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.749
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/A                        |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.200 | 
     | FE_PHC22_scan_rst/Y                        |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.205 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.543 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[5]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.749 |    0.548 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.200 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.200 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.561 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.561 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.619 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.620 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.643 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.643 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.053 |   0.511 |    0.712 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[5]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.512 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[1]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[1]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.749
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.201 | 
     | FE_PHC22_scan_rst/A                        |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.201 | 
     | FE_PHC22_scan_rst/Y                        |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.204 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.204 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.543 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[1]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.749 |    0.548 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.201 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.201 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.561 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.561 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.619 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.621 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.643 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.643 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.053 |   0.511 |    0.712 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[1]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.512 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[2]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[2]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.749
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.201 | 
     | FE_PHC22_scan_rst/A                        |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.201 | 
     | FE_PHC22_scan_rst/Y                        |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.204 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.204 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.543 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[2]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.749 |    0.548 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.201 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.201 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.561 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.561 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.619 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.621 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.643 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.643 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.053 |   0.511 |    0.712 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[2]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.512 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[3]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[3]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.512
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.749
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.201 | 
     | FE_PHC22_scan_rst/A                        |  ^   | scan_rst              | DLY4X1M   | 0.000 |   0.000 |   -0.201 | 
     | FE_PHC22_scan_rst/Y                        |  ^   | FE_PHN22_scan_rst     | DLY4X1M   | 0.405 |   0.405 |    0.204 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | FE_PHN22_scan_rst     | MX2X8M    | 0.000 |   0.405 |    0.204 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.339 |   0.744 |    0.543 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[3]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.749 |    0.548 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk            |            |       |   0.000 |    0.201 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk            | CLKINVX40M | 0.000 |   0.000 |    0.201 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0     | CLKINVX40M | 0.018 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/A                          |  v   | scan_clk__L1_N0     | CLKINVX32M | 0.000 |   0.018 |    0.218 | 
     | scan_clk__L2_I0/Y                          |  ^   | scan_clk__L2_N0     | CLKINVX32M | 0.013 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk__L2_N0     | MX2X8M     | 0.000 |   0.031 |    0.231 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX        | MX2X8M     | 0.086 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/A                      |  ^   | UART_CLK_MUX        | CLKBUFX24M | 0.000 |   0.117 |    0.317 | 
     | UART_CLK_MUX__L1_I0/Y                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.054 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/A                      |  ^   | UART_CLK_MUX__L1_N0 | CLKBUFX24M | 0.000 |   0.171 |    0.371 | 
     | UART_CLK_MUX__L2_I0/Y                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.048 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/A                      |  ^   | UART_CLK_MUX__L2_N0 | CLKBUFX24M | 0.000 |   0.218 |    0.419 | 
     | UART_CLK_MUX__L3_I0/Y                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.048 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/A                      |  ^   | UART_CLK_MUX__L3_N0 | CLKBUFX24M | 0.000 |   0.266 |    0.467 | 
     | UART_CLK_MUX__L4_I0/Y                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.048 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/A                      |  ^   | UART_CLK_MUX__L4_N0 | CLKBUFX24M | 0.000 |   0.315 |    0.515 | 
     | UART_CLK_MUX__L5_I0/Y                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.045 |   0.360 |    0.561 | 
     | UART_CLK_MUX__L6_I0/A                      |  ^   | UART_CLK_MUX__L5_N0 | CLKBUFX24M | 0.000 |   0.360 |    0.561 | 
     | UART_CLK_MUX__L6_I0/Y                      |  ^   | UART_CLK_MUX__L6_N0 | CLKBUFX24M | 0.058 |   0.418 |    0.619 | 
     | UART_CLK_MUX__L7_I0/A                      |  ^   | UART_CLK_MUX__L6_N0 | CLKINVX40M | 0.002 |   0.420 |    0.621 | 
     | UART_CLK_MUX__L7_I0/Y                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.022 |   0.442 |    0.643 | 
     | UART_CLK_MUX__L8_I0/A                      |  v   | UART_CLK_MUX__L7_N0 | CLKINVX40M | 0.000 |   0.442 |    0.643 | 
     | UART_CLK_MUX__L8_I0/Y                      |  ^   | UART_CLK_MUX__L8_N0 | CLKINVX40M | 0.016 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/A                      |  ^   | UART_CLK_MUX__L8_N0 | CLKBUFX20M | 0.000 |   0.459 |    0.659 | 
     | UART_CLK_MUX__L9_I0/Y                      |  ^   | UART_CLK_MUX__L9_N0 | CLKBUFX20M | 0.053 |   0.511 |    0.712 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[3]/CK |  ^   | UART_CLK_MUX__L9_N0 | SDFFRQX2M  | 0.000 |   0.512 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin u_REG_File/Memory_reg[3][3]/CK 
Endpoint:   u_REG_File/Memory_reg[3][3]/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.368
+ Removal                       0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.530
  Arrival Time                  0.798
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                |      |                      |           |       |  Time   |   Time   | 
     |--------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst             |           |       |   0.000 |   -0.268 | 
     | FE_PHC22_scan_rst/A            |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.268 | 
     | FE_PHC22_scan_rst/Y            |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.137 | 
     | u_MUX2_REF_RST/U1/B            |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.137 | 
     | u_MUX2_REF_RST/U1/Y            |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.512 | 
     | u_REG_File/Memory_reg[3][3]/SN |  ^   | REF_CLK_Sync_RST_MUX | SDFFSQX1M | 0.017 |   0.798 |    0.530 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.268 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.268 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.286 | 
     | scan_clk__L2_I1/A              |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.286 | 
     | scan_clk__L2_I1/Y              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.336 | 
     | scan_clk__L3_I0/A              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.336 | 
     | scan_clk__L3_I0/Y              |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.400 | 
     | scan_clk__L4_I0/A              |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.402 | 
     | scan_clk__L4_I0/Y              |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.423 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.423 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.492 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.492 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.555 | 
     | REF_CLK_MUX__L2_I1/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.288 |    0.556 | 
     | REF_CLK_MUX__L2_I1/Y           |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.078 |   0.366 |    0.634 | 
     | u_REG_File/Memory_reg[3][3]/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFSQX1M  | 0.002 |   0.368 |    0.636 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin u_REG_File/Memory_reg[2][4]/CK 
Endpoint:   u_REG_File/Memory_reg[2][4]/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.368
+ Removal                       0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.530
  Arrival Time                  0.800
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                |      |                      |           |       |  Time   |   Time   | 
     |--------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst             |           |       |   0.000 |   -0.270 | 
     | FE_PHC22_scan_rst/A            |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.270 | 
     | FE_PHC22_scan_rst/Y            |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.135 | 
     | u_MUX2_REF_RST/U1/B            |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.135 | 
     | u_MUX2_REF_RST/U1/Y            |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.511 | 
     | u_REG_File/Memory_reg[2][4]/SN |  ^   | REF_CLK_Sync_RST_MUX | SDFFSQX1M | 0.019 |   0.800 |    0.530 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.270 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.270 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.288 | 
     | scan_clk__L2_I1/A              |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.288 | 
     | scan_clk__L2_I1/Y              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.338 | 
     | scan_clk__L3_I0/A              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.338 | 
     | scan_clk__L3_I0/Y              |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.402 | 
     | scan_clk__L4_I0/A              |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.404 | 
     | scan_clk__L4_I0/Y              |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.424 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.424 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.494 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.494 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.557 | 
     | REF_CLK_MUX__L2_I1/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.288 |    0.558 | 
     | REF_CLK_MUX__L2_I1/Y           |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.078 |   0.366 |    0.636 | 
     | u_REG_File/Memory_reg[2][4]/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFSQX1M  | 0.002 |   0.368 |    0.638 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin u_REG_File/Memory_reg[2][3]/CK 
Endpoint:   u_REG_File/Memory_reg[2][3]/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.368
+ Removal                       0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.530
  Arrival Time                  0.800
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                |      |                      |           |       |  Time   |   Time   | 
     |--------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst             |           |       |   0.000 |   -0.270 | 
     | FE_PHC22_scan_rst/A            |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.270 | 
     | FE_PHC22_scan_rst/Y            |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.135 | 
     | u_MUX2_REF_RST/U1/B            |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.135 | 
     | u_MUX2_REF_RST/U1/Y            |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.510 | 
     | u_REG_File/Memory_reg[2][3]/SN |  ^   | REF_CLK_Sync_RST_MUX | SDFFSQX1M | 0.020 |   0.800 |    0.530 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.270 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.270 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.288 | 
     | scan_clk__L2_I1/A              |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.288 | 
     | scan_clk__L2_I1/Y              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.338 | 
     | scan_clk__L3_I0/A              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.338 | 
     | scan_clk__L3_I0/Y              |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.402 | 
     | scan_clk__L4_I0/A              |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.404 | 
     | scan_clk__L4_I0/Y              |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.425 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.425 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.494 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.494 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.557 | 
     | REF_CLK_MUX__L2_I1/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.288 |    0.558 | 
     | REF_CLK_MUX__L2_I1/Y           |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.078 |   0.366 |    0.636 | 
     | u_REG_File/Memory_reg[2][3]/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFSQX1M  | 0.002 |   0.368 |    0.638 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin u_REG_File/Memory_reg[2][2]/CK 
Endpoint:   u_REG_File/Memory_reg[2][2]/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.368
+ Removal                       0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.530
  Arrival Time                  0.800
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                |      |                      |           |       |  Time   |   Time   | 
     |--------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst             |           |       |   0.000 |   -0.271 | 
     | FE_PHC22_scan_rst/A            |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.271 | 
     | FE_PHC22_scan_rst/Y            |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.134 | 
     | u_MUX2_REF_RST/U1/B            |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.134 | 
     | u_MUX2_REF_RST/U1/Y            |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.510 | 
     | u_REG_File/Memory_reg[2][2]/SN |  ^   | REF_CLK_Sync_RST_MUX | SDFFSQX1M | 0.020 |   0.800 |    0.530 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.271 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.271 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.288 | 
     | scan_clk__L2_I1/A              |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.288 | 
     | scan_clk__L2_I1/Y              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.338 | 
     | scan_clk__L3_I0/A              |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.338 | 
     | scan_clk__L3_I0/Y              |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.403 | 
     | scan_clk__L4_I0/A              |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.405 | 
     | scan_clk__L4_I0/Y              |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.425 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.425 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.495 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.495 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.558 | 
     | REF_CLK_MUX__L2_I1/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.288 |    0.559 | 
     | REF_CLK_MUX__L2_I1/Y           |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.078 |   0.366 |    0.636 | 
     | u_REG_File/Memory_reg[2][2]/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFSQX1M  | 0.002 |   0.368 |    0.638 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_REG_File/Memory_reg[14][3]/CK 
Endpoint:   u_REG_File/Memory_reg[14][3]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[0]                           (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.369
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.405
  Arrival Time                  0.694
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                           |           |       |  Time   |   Time   | 
     |---------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | SI[0]                           |  ^   | SI[0]                     |           |       |   0.000 |   -0.289 | 
     | u_REG_File/FE_PHC24_SI_0_/A     |  ^   | SI[0]                     | DLY4X1M   | 0.000 |   0.000 |   -0.289 | 
     | u_REG_File/FE_PHC24_SI_0_/Y     |  ^   | u_REG_File/FE_PHN24_SI_0_ | DLY4X1M   | 0.350 |   0.350 |    0.061 | 
     | u_REG_File/FE_PHC28_SI_0_/A     |  ^   | u_REG_File/FE_PHN24_SI_0_ | DLY4X1M   | 0.000 |   0.350 |    0.061 | 
     | u_REG_File/FE_PHC28_SI_0_/Y     |  ^   | u_REG_File/FE_PHN28_SI_0_ | DLY4X1M   | 0.344 |   0.694 |    0.405 | 
     | u_REG_File/Memory_reg[14][3]/SI |  ^   | u_REG_File/FE_PHN28_SI_0_ | SDFFRQX1M | 0.000 |   0.694 |    0.405 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.289 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.289 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.307 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.307 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.357 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.357 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.421 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.423 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.154 |    0.444 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.154 |    0.444 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.513 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.513 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.576 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.288 |    0.577 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.080 |   0.368 |    0.657 | 
     | u_REG_File/Memory_reg[14][3]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.369 |    0.658 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin u_REG_File/Memory_reg[15][6]/CK 
Endpoint:   u_REG_File/Memory_reg[15][6]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.366
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.403
  Arrival Time                  0.783
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.381 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.381 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.024 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.024 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.400 | 
     | u_REG_File/Memory_reg[15][6]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.003 |   0.783 |    0.403 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.381 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.398 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.398 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.448 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.448 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.513 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.514 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.154 |    0.535 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.154 |    0.535 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.605 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.605 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.668 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.668 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.745 | 
     | u_REG_File/Memory_reg[15][6]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.366 |    0.747 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin u_REG_File/Memory_reg[15][5]/CK 
Endpoint:   u_REG_File/Memory_reg[15][5]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.366
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.403
  Arrival Time                  0.783
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.381 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.381 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.024 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.024 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.400 | 
     | u_REG_File/Memory_reg[15][5]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.003 |   0.783 |    0.403 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.381 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.398 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.398 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.448 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.448 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.513 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.515 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.154 |    0.535 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.154 |    0.535 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.605 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.605 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.668 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.668 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.745 | 
     | u_REG_File/Memory_reg[15][5]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.366 |    0.747 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin u_REG_File/Memory_reg[13][6]/CK 
Endpoint:   u_REG_File/Memory_reg[13][6]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.366
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.403
  Arrival Time                  0.783
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.381 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.381 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.024 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.024 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.400 | 
     | u_REG_File/Memory_reg[13][6]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.003 |   0.783 |    0.403 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.381 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.398 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.398 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.448 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.448 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.513 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.515 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.154 |    0.535 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.154 |    0.535 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.605 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.605 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.668 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.668 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.745 | 
     | u_REG_File/Memory_reg[13][6]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.366 |    0.747 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin u_REG_File/Memory_reg[15][7]/CK 
Endpoint:   u_REG_File/Memory_reg[15][7]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.365
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.402
  Arrival Time                  0.784
  Slack Time                    0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.383 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.383 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.022 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.022 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.398 | 
     | u_REG_File/Memory_reg[15][7]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.004 |   0.784 |    0.402 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.383 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.383 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.401 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.401 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.451 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.451 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.515 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.517 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.537 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.537 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.607 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.607 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.670 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.671 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.747 | 
     | u_REG_File/Memory_reg[15][7]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.365 |    0.748 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin u_REG_File/Memory_reg[13][7]/CK 
Endpoint:   u_REG_File/Memory_reg[13][7]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.365
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.402
  Arrival Time                  0.786
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.385 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.385 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.020 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.020 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.396 | 
     | u_REG_File/Memory_reg[13][7]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.006 |   0.786 |    0.402 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.385 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.402 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.402 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.452 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.452 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.517 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.518 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.539 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.539 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.609 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.609 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.672 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.672 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.749 | 
     | u_REG_File/Memory_reg[13][7]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.365 |    0.750 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin u_REG_File/Memory_reg[14][7]/CK 
Endpoint:   u_REG_File/Memory_reg[14][7]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.365
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.401
  Arrival Time                  0.787
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.386 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.386 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.019 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.019 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.395 | 
     | u_REG_File/Memory_reg[14][7]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.007 |   0.787 |    0.401 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.386 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.386 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.403 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.403 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.453 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.453 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.518 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.519 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.154 |    0.540 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.154 |    0.540 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.610 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.610 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.673 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.673 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.750 | 
     | u_REG_File/Memory_reg[14][7]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.365 |    0.751 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin u_REG_File/Memory_reg[12][7]/CK 
Endpoint:   u_REG_File/Memory_reg[12][7]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.366
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.402
  Arrival Time                  0.788
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.386 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.386 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.019 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.019 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.395 | 
     | u_REG_File/Memory_reg[12][7]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.008 |   0.788 |    0.402 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.386 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.386 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.403 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.403 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.453 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.453 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.518 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.520 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.540 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.540 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.610 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.610 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.673 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.674 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.750 | 
     | u_REG_File/Memory_reg[12][7]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.366 |    0.752 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin u_REG_File/Memory_reg[13][0]/CK 
Endpoint:   u_REG_File/Memory_reg[13][0]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.366
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.402
  Arrival Time                  0.788
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.386 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.386 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.019 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.019 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.394 | 
     | u_REG_File/Memory_reg[13][0]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.008 |   0.788 |    0.402 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.386 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.386 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.404 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.404 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.454 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.454 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.518 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.520 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.540 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.540 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.610 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.610 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.673 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.674 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.750 | 
     | u_REG_File/Memory_reg[13][0]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.366 |    0.752 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin u_REG_File/Memory_reg[14][0]/CK 
Endpoint:   u_REG_File/Memory_reg[14][0]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.365
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.401
  Arrival Time                  0.789
  Slack Time                    0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.388 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.388 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.017 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.017 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.393 | 
     | u_REG_File/Memory_reg[14][0]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.009 |   0.789 |    0.401 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.388 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.388 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.405 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.405 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.455 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.455 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.520 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.522 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.154 |    0.542 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.154 |    0.542 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.612 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.612 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.675 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.676 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.752 | 
     | u_REG_File/Memory_reg[14][0]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.365 |    0.753 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin u_REG_File/Memory_reg[15][0]/CK 
Endpoint:   u_REG_File/Memory_reg[15][0]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.365
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.402
  Arrival Time                  0.790
  Slack Time                    0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.388 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.388 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.017 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.017 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.392 | 
     | u_REG_File/Memory_reg[15][0]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   0.790 |    0.402 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.388 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.388 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.406 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.406 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.456 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.456 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.521 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.522 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.543 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.543 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.613 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.613 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.676 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.676 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.753 | 
     | u_REG_File/Memory_reg[15][0]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.365 |    0.754 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin u_REG_File/Memory_reg[14][2]/CK 
Endpoint:   u_REG_File/Memory_reg[14][2]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.366
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.403
  Arrival Time                  0.791
  Slack Time                    0.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.389 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.389 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.016 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.016 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.392 | 
     | u_REG_File/Memory_reg[14][2]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.011 |   0.791 |    0.403 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.389 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.389 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.406 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.406 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.456 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.456 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.521 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.522 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.543 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.543 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.613 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.613 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.676 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.676 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.753 | 
     | u_REG_File/Memory_reg[14][2]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.366 |    0.755 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin u_REG_File/Memory_reg[15][1]/CK 
Endpoint:   u_REG_File/Memory_reg[15][1]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.366
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.402
  Arrival Time                  0.792
  Slack Time                    0.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.390 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.390 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.015 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.015 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.391 | 
     | u_REG_File/Memory_reg[15][1]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.012 |   0.792 |    0.402 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.390 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.390 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.407 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.407 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.457 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.457 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.522 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.524 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.544 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.544 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.614 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.614 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.677 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.677 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.754 | 
     | u_REG_File/Memory_reg[15][1]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.366 |    0.756 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin u_REG_File/Memory_reg[13][1]/CK 
Endpoint:   u_REG_File/Memory_reg[13][1]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.366
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.402
  Arrival Time                  0.792
  Slack Time                    0.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.390 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.390 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.015 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.015 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.391 | 
     | u_REG_File/Memory_reg[13][1]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.011 |   0.792 |    0.402 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.390 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.390 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.407 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.407 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.457 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.457 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.522 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.524 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.154 |    0.544 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.154 |    0.544 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.614 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.614 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.677 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.677 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.754 | 
     | u_REG_File/Memory_reg[13][1]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.366 |    0.755 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin u_REG_File/Memory_reg[14][1]/CK 
Endpoint:   u_REG_File/Memory_reg[14][1]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.365
+ Removal                      -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.401
  Arrival Time                  0.791
  Slack Time                    0.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |           |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst             |           |       |   0.000 |   -0.390 | 
     | FE_PHC22_scan_rst/A             |  ^   | scan_rst             | DLY4X1M   | 0.000 |   0.000 |   -0.390 | 
     | FE_PHC22_scan_rst/Y             |  ^   | FE_PHN22_scan_rst    | DLY4X1M   | 0.405 |   0.405 |    0.015 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | FE_PHN22_scan_rst    | MX2X6M    | 0.000 |   0.405 |    0.015 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX | MX2X6M    | 0.375 |   0.780 |    0.391 | 
     | u_REG_File/Memory_reg[14][1]/RN |  ^   | REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   0.791 |    0.401 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk           |            |       |   0.000 |    0.390 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.390 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.018 |   0.018 |    0.407 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0    | CLKBUFX20M | 0.000 |   0.018 |    0.407 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.050 |   0.068 |    0.457 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1    | CLKBUFX20M | 0.000 |   0.068 |    0.457 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0    | CLKBUFX20M | 0.064 |   0.132 |    0.522 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0    | CLKINVX40M | 0.002 |   0.134 |    0.524 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0    | CLKINVX40M | 0.021 |   0.155 |    0.544 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk__L4_N0    | MX2X4M     | 0.000 |   0.155 |    0.544 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.070 |   0.224 |    0.614 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.224 |    0.614 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.063 |   0.287 |    0.677 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.288 |    0.678 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.076 |   0.364 |    0.754 | 
     | u_REG_File/Memory_reg[14][1]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.365 |    0.754 | 
     +-------------------------------------------------------------------------------------------------------+ 

