set this_pll [create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name this_pll]

set_property -dict { 
  GENERATE_SYNTH_CHECKPOINT {1}
} $this_pll

# Default Params
#  CONFIG.Component_Name {this_pll}
#  CONFIG.USER_CLK_FREQ0 {100.0}
#  CONFIG.USER_CLK_FREQ1 {100.0}
#  CONFIG.USER_CLK_FREQ2 {100.0}
#  CONFIG.USER_CLK_FREQ3 {100.0}
#  CONFIG.ENABLE_CLOCK_MONITOR {false}
#  CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {false}
#  CONFIG.ENABLE_USER_CLOCK0 {false}
#  CONFIG.ENABLE_USER_CLOCK1 {false}
#  CONFIG.ENABLE_USER_CLOCK2 {false}
#  CONFIG.ENABLE_USER_CLOCK3 {false}
#  CONFIG.Enable_PLL0 {false}
#  CONFIG.Enable_PLL1 {false}
#  CONFIG.REF_CLK_FREQ {100.0}
#  CONFIG.PRECISION {1}
#  CONFIG.PRIMITIVE {MMCM}
#  CONFIG.PRIMTYPE_SEL {mmcm_adv}
#  CONFIG.CLOCK_MGR_TYPE {auto}
#  CONFIG.USE_FREQ_SYNTH {true}
#  CONFIG.USE_SPREAD_SPECTRUM {false}
#  CONFIG.USE_PHASE_ALIGNMENT {true}
#  CONFIG.USE_MIN_POWER {false}
#  CONFIG.USE_DYN_PHASE_SHIFT {false}
#  CONFIG.USE_DYN_RECONFIG {false}
#  CONFIG.JITTER_SEL {No_Jitter}
#  CONFIG.PRIM_IN_FREQ {100.000}
#  CONFIG.PRIM_IN_TIMEPERIOD {10.000}
#  CONFIG.IN_FREQ_UNITS {Units_MHz}
#  CONFIG.PHASESHIFT_MODE {WAVEFORM}
#  CONFIG.IN_JITTER_UNITS {Units_UI}
#  CONFIG.RELATIVE_INCLK {REL_PRIMARY}
#  CONFIG.USE_INCLK_SWITCHOVER {false}
#  CONFIG.SECONDARY_IN_FREQ {100.000}
#  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000}
#  CONFIG.SECONDARY_PORT {clk_in2}
#  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin}
#  CONFIG.JITTER_OPTIONS {UI}
#  CONFIG.CLKIN1_UI_JITTER {0.010}
#  CONFIG.CLKIN2_UI_JITTER {0.010}
#  CONFIG.PRIM_IN_JITTER {0.010}
#  CONFIG.SECONDARY_IN_JITTER {0.010}
#  CONFIG.CLKIN1_JITTER_PS {100.0}
#  CONFIG.CLKIN2_JITTER_PS {100.0}
#  CONFIG.CLKOUT1_USED {true}
#  CONFIG.CLKOUT2_USED {false}
#  CONFIG.CLKOUT3_USED {false}
#  CONFIG.CLKOUT4_USED {false}
#  CONFIG.CLKOUT5_USED {false}
#  CONFIG.CLKOUT6_USED {false}
#  CONFIG.CLKOUT7_USED {false}
#  CONFIG.NUM_OUT_CLKS {1}
#  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false}
#  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false}
#  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false}
#  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false}
#  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false}
#  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false}
#  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false}
#  CONFIG.PRIMARY_PORT {clk_in1}
#  CONFIG.CLK_OUT1_PORT {clk_out1}
#  CONFIG.CLK_OUT2_PORT {clk_out2}
#  CONFIG.CLK_OUT3_PORT {clk_out3}
#  CONFIG.CLK_OUT4_PORT {clk_out4}
#  CONFIG.CLK_OUT5_PORT {clk_out5}
#  CONFIG.CLK_OUT6_PORT {clk_out6}
#  CONFIG.CLK_OUT7_PORT {clk_out7}
#  CONFIG.DADDR_PORT {daddr}
#  CONFIG.DCLK_PORT {dclk}
#  CONFIG.DRDY_PORT {drdy}
#  CONFIG.DWE_PORT {dwe}
#  CONFIG.DIN_PORT {din}
#  CONFIG.DOUT_PORT {dout}
#  CONFIG.DEN_PORT {den}
#  CONFIG.PSCLK_PORT {psclk}
#  CONFIG.PSEN_PORT {psen}
#  CONFIG.PSINCDEC_PORT {psincdec}
#  CONFIG.PSDONE_PORT {psdone}
#  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000}
#  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000}
#  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000}
#  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100.000}
#  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000}
#  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000}
#  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {100.000}
#  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000}
#  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000}
#  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000}
#  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000}
#  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000}
#  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000}
#  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000}
#  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000}
#  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000}
#  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000}
#  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000}
#  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000}
#  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000}
#  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000}
#  CONFIG.USE_MAX_I_JITTER {false}
#  CONFIG.USE_MIN_O_JITTER {false}
#  CONFIG.CLKOUT1_MATCHED_ROUTING {false}
#  CONFIG.CLKOUT2_MATCHED_ROUTING {false}
#  CONFIG.CLKOUT3_MATCHED_ROUTING {false}
#  CONFIG.CLKOUT4_MATCHED_ROUTING {false}
#  CONFIG.CLKOUT5_MATCHED_ROUTING {false}
#  CONFIG.CLKOUT6_MATCHED_ROUTING {false}
#  CONFIG.CLKOUT7_MATCHED_ROUTING {false}
#  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}
#  CONFIG.CLKOUT1_DRIVES {BUFG}
#  CONFIG.CLKOUT2_DRIVES {BUFG}
#  CONFIG.CLKOUT3_DRIVES {BUFG}
#  CONFIG.CLKOUT4_DRIVES {BUFG}
#  CONFIG.CLKOUT5_DRIVES {BUFG}
#  CONFIG.CLKOUT6_DRIVES {BUFG}
#  CONFIG.CLKOUT7_DRIVES {BUFG}
#  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO}
#  CONFIG.CLKFB_IN_SIGNALING {SINGLE}
#  CONFIG.CLKFB_IN_PORT {clkfb_in}
#  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p}
#  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n}
#  CONFIG.CLKFB_OUT_PORT {clkfb_out}
#  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p}
#  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n}
#  CONFIG.PLATFORM {UNKNOWN}
#  CONFIG.SUMMARY_STRINGS {empty}
#  CONFIG.USE_LOCKED {true}
#  CONFIG.CALC_DONE {empty}
#  CONFIG.USE_RESET {true}
#  CONFIG.USE_POWER_DOWN {false}
#  CONFIG.USE_STATUS {false}
#  CONFIG.USE_FREEZE {false}
#  CONFIG.USE_CLK_VALID {false}
#  CONFIG.USE_INCLK_STOPPED {false}
#  CONFIG.USE_CLKFB_STOPPED {false}
#  CONFIG.RESET_PORT {reset}
#  CONFIG.LOCKED_PORT {locked}
#  CONFIG.POWER_DOWN_PORT {power_down}
#  CONFIG.CLK_VALID_PORT {CLK_VALID}
#  CONFIG.STATUS_PORT {STATUS}
#  CONFIG.CLK_IN_SEL_PORT {clk_in_sel}
#  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped}
#  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped}
#  CONFIG.SS_MODE {CENTER_HIGH}
#  CONFIG.SS_MOD_FREQ {250}
#  CONFIG.SS_MOD_TIME {0.004}
#  CONFIG.OVERRIDE_MMCM {false}
#  CONFIG.MMCM_NOTES {None}
#  CONFIG.MMCM_DIVCLK_DIVIDE {1}
#  CONFIG.MMCM_BANDWIDTH {OPTIMIZED}
#  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000}
#  CONFIG.MMCM_CLKFBOUT_PHASE {0.000}
#  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false}
#  CONFIG.MMCM_CLKIN1_PERIOD {10.000}
#  CONFIG.MMCM_CLKIN2_PERIOD {10.000}
#  CONFIG.MMCM_CLKOUT4_CASCADE {false}
#  CONFIG.MMCM_CLOCK_HOLD {false}
#  CONFIG.MMCM_COMPENSATION {ZHOLD}
#  CONFIG.MMCM_REF_JITTER1 {0.010}
#  CONFIG.MMCM_REF_JITTER2 {0.010}
#  CONFIG.MMCM_STARTUP_WAIT {false}
#  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000}
#  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500}
#  CONFIG.MMCM_CLKOUT0_PHASE {0.000}
#  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false}
#  CONFIG.MMCM_CLKOUT1_DIVIDE {1}
#  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500}
#  CONFIG.MMCM_CLKOUT1_PHASE {0.000}
#  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false}
#  CONFIG.MMCM_CLKOUT2_DIVIDE {1}
#  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500}
#  CONFIG.MMCM_CLKOUT2_PHASE {0.000}
#  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false}
#  CONFIG.MMCM_CLKOUT3_DIVIDE {1}
#  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500}
#  CONFIG.MMCM_CLKOUT3_PHASE {0.000}
#  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false}
#  CONFIG.MMCM_CLKOUT4_DIVIDE {1}
#  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500}
#  CONFIG.MMCM_CLKOUT4_PHASE {0.000}
#  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false}
#  CONFIG.MMCM_CLKOUT5_DIVIDE {1}
#  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500}
#  CONFIG.MMCM_CLKOUT5_PHASE {0.000}
#  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false}
#  CONFIG.MMCM_CLKOUT6_DIVIDE {1}
#  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500}
#  CONFIG.MMCM_CLKOUT6_PHASE {0.000}
#  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false}
#  CONFIG.OVERRIDE_PLL {false}
#  CONFIG.PLL_NOTES {None}
#  CONFIG.PLL_BANDWIDTH {OPTIMIZED}
#  CONFIG.PLL_CLKFBOUT_MULT {4}
#  CONFIG.PLL_CLKFBOUT_PHASE {0.000}
#  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT}
#  CONFIG.PLL_DIVCLK_DIVIDE {1}
#  CONFIG.PLL_CLKIN_PERIOD {10.000}
#  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS}
#  CONFIG.PLL_REF_JITTER {0.010}
#  CONFIG.PLL_CLKOUT0_DIVIDE {1}
#  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500}
#  CONFIG.PLL_CLKOUT0_PHASE {0.000}
#  CONFIG.PLL_CLKOUT1_DIVIDE {1}
#  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500}
#  CONFIG.PLL_CLKOUT1_PHASE {0.000}
#  CONFIG.PLL_CLKOUT2_DIVIDE {1}
#  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500}
#  CONFIG.PLL_CLKOUT2_PHASE {0.000}
#  CONFIG.PLL_CLKOUT3_DIVIDE {1}
#  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500}
#  CONFIG.PLL_CLKOUT3_PHASE {0.000}
#  CONFIG.PLL_CLKOUT4_DIVIDE {1}
#  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500}
#  CONFIG.PLL_CLKOUT4_PHASE {0.000}
#  CONFIG.PLL_CLKOUT5_DIVIDE {1}
#  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500}
#  CONFIG.PLL_CLKOUT5_PHASE {0.000}
#  CONFIG.RESET_TYPE {ACTIVE_HIGH}
#  CONFIG.USE_SAFE_CLOCK_STARTUP {false}
#  CONFIG.USE_CLOCK_SEQUENCING {false}
#  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1}
#  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1}
#  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1}
#  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1}
#  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1}
#  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1}
#  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1}
#  CONFIG.USE_BOARD_FLOW {false}
#  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom}
#  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom}
#  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom}
#  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom}
#  CONFIG.AUTO_PRIMITIVE {MMCM}
#  CONFIG.RESET_BOARD_INTERFACE {Custom}
#  CONFIG.ENABLE_CDDC {false}
#  CONFIG.CDDCDONE_PORT {cddcdone}
#  CONFIG.CDDCREQ_PORT {cddcreq}
#  CONFIG.ENABLE_CLKOUTPHY {false}
#  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000}
#  CONFIG.CLKOUT1_JITTER {130.958}
#  CONFIG.CLKOUT1_PHASE_ERROR {98.575}
#  CONFIG.CLKOUT2_JITTER {0.0}
#  CONFIG.CLKOUT2_PHASE_ERROR {0.0}
#  CONFIG.CLKOUT3_JITTER {0.0}
#  CONFIG.CLKOUT3_PHASE_ERROR {0.0}
#  CONFIG.CLKOUT4_JITTER {0.0}
#  CONFIG.CLKOUT4_PHASE_ERROR {0.0}
#  CONFIG.CLKOUT5_JITTER {0.0}
#  CONFIG.CLKOUT5_PHASE_ERROR {0.0}
#  CONFIG.CLKOUT6_JITTER {0.0}
#  CONFIG.CLKOUT6_PHASE_ERROR {0.0}
#  CONFIG.CLKOUT7_JITTER {0.0}
#  CONFIG.CLKOUT7_PHASE_ERROR {0.0}
#  CONFIG.INPUT_MODE {frequency}
#  CONFIG.INTERFACE_SELECTION {Enable_AXI}
#  CONFIG.AXI_DRP {false}
#  CONFIG.PHASE_DUTY_CONFIG {false}
#  CONFIG.S_AXI_LITE.INSERT_VIP {0}
#  CONFIG.S_AXI_ACLK.INSERT_VIP {0}
#  CONFIG.REF_CLK.INSERT_VIP {0}
#  CONFIG.S_AXI_RESETN.INSERT_VIP {0}
#  CONFIG.RESET.INSERT_VIP {0}
#  CONFIG.RESETN.INSERT_VIP {0}
#  CONFIG.CLOCK_CLK_IN1.INSERT_VIP {0}
#  CONFIG.CLOCK_CLK_OUT1.INSERT_VIP {0}

##################################################################

