#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5edfba980690 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5edfba97bf60 .scope package, "riscv_pkg" "riscv_pkg" 3 6;
 .timescale 0 0;
P_0x5edfba981280 .param/l "BYTE_WIDTH" 1 3 8, +C4<00000000000000000000000000001000>;
P_0x5edfba9812c0 .param/l "CLASS_BRANCH" 1 3 40, C4<1100011>;
P_0x5edfba981300 .param/l "CLASS_JAL" 1 3 41, C4<0100011>;
P_0x5edfba981340 .param/l "CLASS_JALR" 1 3 42, C4<0100011>;
P_0x5edfba981380 .param/l "CLASS_LOAD" 1 3 38, C4<0000011>;
P_0x5edfba9813c0 .param/l "CLASS_OP" 1 3 37, C4<0110011>;
P_0x5edfba981400 .param/l "CLASS_OP_IMM" 1 3 36, C4<0010011>;
P_0x5edfba981440 .param/l "CLASS_STORE" 1 3 39, C4<0100011>;
P_0x5edfba981480 .param/l "DEST_REG_LSB" 1 3 21, +C4<00000000000000000000000000000111>;
P_0x5edfba9814c0 .param/l "DEST_REG_MSB" 1 3 20, +C4<00000000000000000000000000001011>;
P_0x5edfba981500 .param/l "FUNCT3_LSB" 1 3 24, +C4<00000000000000000000000000001100>;
P_0x5edfba981540 .param/l "FUNCT3_MSB" 1 3 23, +C4<00000000000000000000000000001110>;
P_0x5edfba981580 .param/l "FUNCT7_LSB" 1 3 33, +C4<00000000000000000000000000011001>;
P_0x5edfba9815c0 .param/l "FUNCT7_MSB" 1 3 32, +C4<00000000000000000000000000011111>;
P_0x5edfba981600 .param/l "INSTRUCTION_BYTES" 1 3 10, +C4<00000000000000000000000000000100>;
P_0x5edfba981640 .param/l "INSTRUCTION_WIDTH" 1 3 9, +C4<00000000000000000000000000100000>;
P_0x5edfba981680 .param/l "OPCODE_FIELD_WIDTH" 1 3 14, +C4<00000000000000000000000000000111>;
P_0x5edfba9816c0 .param/l "OPCODE_LSB" 1 3 18, +C4<00000000000000000000000000000000>;
P_0x5edfba981700 .param/l "OPCODE_MSB" 1 3 17, +C4<00000000000000000000000000000110>;
P_0x5edfba981740 .param/l "RA" 1 3 46, +C4<00000000000000000000000000000001>;
P_0x5edfba981780 .param/l "REGISTER_COUNT" 1 3 11, +C4<00000000000000000000000000100000>;
P_0x5edfba9817c0 .param/l "REGISTER_INDEX_WIDTH" 1 3 15, +C4<00000000000000000000000000000101>;
P_0x5edfba981800 .param/l "SP" 1 3 47, +C4<00000000000000000000000000000010>;
P_0x5edfba981840 .param/l "SRC_REG1_LSB" 1 3 27, +C4<00000000000000000000000000001111>;
P_0x5edfba981880 .param/l "SRC_REG1_MSB" 1 3 26, +C4<00000000000000000000000000010011>;
P_0x5edfba9818c0 .param/l "SRC_REG2_LSB" 1 3 30, +C4<00000000000000000000000000010100>;
P_0x5edfba981900 .param/l "SRC_REG2_MSB" 1 3 29, +C4<00000000000000000000000000011000>;
P_0x5edfba981940 .param/l "X0" 1 3 45, +C4<00000000000000000000000000000000>;
S_0x5edfba97cb80 .scope package, "tb_pkg" "tb_pkg" 4 1;
 .timescale 0 0;
P_0x5edfba97e640 .param/l "MMIO_DONE_ADDR" 1 4 4, C4<00000000000000000000000100000000>;
P_0x5edfba97e680 .param/l "MMIO_PRINT_ADDR" 1 4 5, C4<00000000000000000000000100000100>;
S_0x5edfba97d900 .scope module, "tb_top" "tb_top" 5 3;
 .timescale 0 0;
v0x5edfba9a4b20_0 .var "clk", 0 0;
v0x5edfba9a4bc0_0 .var "n_rst", 0 0;
S_0x5edfba972440 .scope module, "dut" "top" 5 8, 6 11 0, S_0x5edfba97d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_rst";
P_0x5edfba9725d0 .param/l "XLEN" 0 6 12, +C4<00000000000000000000000000100000>;
v0x5edfba9a4330_0 .net "clk", 0 0, v0x5edfba9a4b20_0;  1 drivers
v0x5edfba9a43d0_0 .net "instruction", 31 0, L_0x5edfba9a5a00;  1 drivers
v0x5edfba9a44e0_0 .net "memory_address", 31 0, v0x5edfba9a1620_0;  1 drivers
v0x5edfba9a45d0_0 .net "memory_read_data", 31 0, L_0x5edfba980240;  1 drivers
v0x5edfba9a46e0_0 .net "memory_write_data", 31 0, v0x5edfba9a17e0_0;  1 drivers
v0x5edfba9a4840_0 .net "memory_write_enable", 0 0, v0x5edfba9a18c0_0;  1 drivers
v0x5edfba9a4930_0 .net "n_rst", 0 0, v0x5edfba9a4bc0_0;  1 drivers
v0x5edfba9a49d0_0 .net "program_counter", 31 0, v0x5edfba9a1a40_0;  1 drivers
S_0x5edfba96f920 .scope module, "cpu" "core" 6 28, 7 3 0, S_0x5edfba972440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_rst";
    .port_info 2 /OUTPUT 32 "program_counter";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "memory_write_enable";
    .port_info 5 /OUTPUT 32 "memory_address";
    .port_info 6 /OUTPUT 32 "memory_write_data";
    .port_info 7 /INPUT 32 "memory_read_data";
P_0x5edfba96fb00 .param/l "XLEN" 0 7 4, +C4<00000000000000000000000000100000>;
v0x5edfba9a0470_0 .net *"_ivl_10", 19 0, L_0x5edfba9a50b0;  1 drivers
v0x5edfba9a0570_0 .net *"_ivl_13", 11 0, L_0x5edfba9a5330;  1 drivers
v0x5edfba9a0650_0 .net *"_ivl_17", 0 0, L_0x5edfba9a5510;  1 drivers
v0x5edfba9a0710_0 .net *"_ivl_18", 19 0, L_0x5edfba9a55b0;  1 drivers
v0x5edfba9a07f0_0 .net *"_ivl_21", 6 0, L_0x5edfba9a58c0;  1 drivers
v0x5edfba9a0920_0 .net *"_ivl_23", 4 0, L_0x5edfba9a5960;  1 drivers
v0x5edfba9a0a00_0 .net *"_ivl_27", 0 0, L_0x5edfba9a5bc0;  1 drivers
v0x5edfba9a0ae0_0 .net *"_ivl_28", 19 0, L_0x5edfba9a5ce0;  1 drivers
v0x5edfba9a0bc0_0 .net *"_ivl_31", 7 0, L_0x5edfba9a5e80;  1 drivers
v0x5edfba9a0ca0_0 .net *"_ivl_33", 0 0, L_0x5edfba9a5fb0;  1 drivers
v0x5edfba9a0d80_0 .net *"_ivl_35", 9 0, L_0x5edfba9a6050;  1 drivers
v0x5edfba9a0e60_0 .net *"_ivl_36", 38 0, L_0x5edfba9a61c0;  1 drivers
v0x5edfba9a0f40_0 .net *"_ivl_9", 0 0, L_0x5edfba9a5010;  1 drivers
v0x5edfba9a1020_0 .net "clk", 0 0, v0x5edfba9a4b20_0;  alias, 1 drivers
v0x5edfba9a10e0_0 .net "destination_register_index", 4 0, L_0x5edfba9a4d70;  1 drivers
v0x5edfba9a11c0_0 .net "immediate_i", 31 0, L_0x5edfba9a53d0;  1 drivers
v0x5edfba9a12a0_0 .net "immediate_j", 31 0, L_0x5edfba9a63b0;  1 drivers
v0x5edfba9a1380_0 .net "immediate_s", 31 0, L_0x5edfba9a5a70;  1 drivers
v0x5edfba9a1460_0 .net "instruction", 31 0, L_0x5edfba9a5a00;  alias, 1 drivers
v0x5edfba9a1540_0 .net "instruction_class", 6 0, L_0x5edfba9a4cd0;  1 drivers
v0x5edfba9a1620_0 .var "memory_address", 31 0;
v0x5edfba9a1700_0 .net "memory_read_data", 31 0, L_0x5edfba980240;  alias, 1 drivers
v0x5edfba9a17e0_0 .var "memory_write_data", 31 0;
v0x5edfba9a18c0_0 .var "memory_write_enable", 0 0;
v0x5edfba9a1980_0 .net "n_rst", 0 0, v0x5edfba9a4bc0_0;  alias, 1 drivers
v0x5edfba9a1a40_0 .var "program_counter", 31 0;
v0x5edfba9a1b20_0 .var "program_counter_next", 31 0;
v0x5edfba9a1c00 .array "registers", 0 31, 31 0;
v0x5edfba9a20c0 .array "registers_next", 0 31, 31 0;
v0x5edfba9a2690_0 .net "source_register_1_index", 4 0, L_0x5edfba9a4ea0;  1 drivers
v0x5edfba9a2770_0 .net "source_register_2_index", 4 0, L_0x5edfba9a4f40;  1 drivers
E_0x5edfba93f7e0 .event posedge, v0x5edfba9a1020_0;
v0x5edfba9a1c00_0 .array/port v0x5edfba9a1c00, 0;
v0x5edfba9a1c00_1 .array/port v0x5edfba9a1c00, 1;
v0x5edfba9a1c00_2 .array/port v0x5edfba9a1c00, 2;
E_0x5edfba93f820/0 .event anyedge, v0x5edfba9a1a40_0, v0x5edfba9a1c00_0, v0x5edfba9a1c00_1, v0x5edfba9a1c00_2;
v0x5edfba9a1c00_3 .array/port v0x5edfba9a1c00, 3;
v0x5edfba9a1c00_4 .array/port v0x5edfba9a1c00, 4;
v0x5edfba9a1c00_5 .array/port v0x5edfba9a1c00, 5;
v0x5edfba9a1c00_6 .array/port v0x5edfba9a1c00, 6;
E_0x5edfba93f820/1 .event anyedge, v0x5edfba9a1c00_3, v0x5edfba9a1c00_4, v0x5edfba9a1c00_5, v0x5edfba9a1c00_6;
v0x5edfba9a1c00_7 .array/port v0x5edfba9a1c00, 7;
v0x5edfba9a1c00_8 .array/port v0x5edfba9a1c00, 8;
v0x5edfba9a1c00_9 .array/port v0x5edfba9a1c00, 9;
v0x5edfba9a1c00_10 .array/port v0x5edfba9a1c00, 10;
E_0x5edfba93f820/2 .event anyedge, v0x5edfba9a1c00_7, v0x5edfba9a1c00_8, v0x5edfba9a1c00_9, v0x5edfba9a1c00_10;
v0x5edfba9a1c00_11 .array/port v0x5edfba9a1c00, 11;
v0x5edfba9a1c00_12 .array/port v0x5edfba9a1c00, 12;
v0x5edfba9a1c00_13 .array/port v0x5edfba9a1c00, 13;
v0x5edfba9a1c00_14 .array/port v0x5edfba9a1c00, 14;
E_0x5edfba93f820/3 .event anyedge, v0x5edfba9a1c00_11, v0x5edfba9a1c00_12, v0x5edfba9a1c00_13, v0x5edfba9a1c00_14;
v0x5edfba9a1c00_15 .array/port v0x5edfba9a1c00, 15;
v0x5edfba9a1c00_16 .array/port v0x5edfba9a1c00, 16;
v0x5edfba9a1c00_17 .array/port v0x5edfba9a1c00, 17;
v0x5edfba9a1c00_18 .array/port v0x5edfba9a1c00, 18;
E_0x5edfba93f820/4 .event anyedge, v0x5edfba9a1c00_15, v0x5edfba9a1c00_16, v0x5edfba9a1c00_17, v0x5edfba9a1c00_18;
v0x5edfba9a1c00_19 .array/port v0x5edfba9a1c00, 19;
v0x5edfba9a1c00_20 .array/port v0x5edfba9a1c00, 20;
v0x5edfba9a1c00_21 .array/port v0x5edfba9a1c00, 21;
v0x5edfba9a1c00_22 .array/port v0x5edfba9a1c00, 22;
E_0x5edfba93f820/5 .event anyedge, v0x5edfba9a1c00_19, v0x5edfba9a1c00_20, v0x5edfba9a1c00_21, v0x5edfba9a1c00_22;
v0x5edfba9a1c00_23 .array/port v0x5edfba9a1c00, 23;
v0x5edfba9a1c00_24 .array/port v0x5edfba9a1c00, 24;
v0x5edfba9a1c00_25 .array/port v0x5edfba9a1c00, 25;
v0x5edfba9a1c00_26 .array/port v0x5edfba9a1c00, 26;
E_0x5edfba93f820/6 .event anyedge, v0x5edfba9a1c00_23, v0x5edfba9a1c00_24, v0x5edfba9a1c00_25, v0x5edfba9a1c00_26;
v0x5edfba9a1c00_27 .array/port v0x5edfba9a1c00, 27;
v0x5edfba9a1c00_28 .array/port v0x5edfba9a1c00, 28;
v0x5edfba9a1c00_29 .array/port v0x5edfba9a1c00, 29;
v0x5edfba9a1c00_30 .array/port v0x5edfba9a1c00, 30;
E_0x5edfba93f820/7 .event anyedge, v0x5edfba9a1c00_27, v0x5edfba9a1c00_28, v0x5edfba9a1c00_29, v0x5edfba9a1c00_30;
v0x5edfba9a1c00_31 .array/port v0x5edfba9a1c00, 31;
E_0x5edfba93f820/8 .event anyedge, v0x5edfba9a1c00_31, v0x5edfba9a1540_0, v0x5edfba9a2690_0, v0x5edfba9a11c0_0;
E_0x5edfba93f820/9 .event anyedge, v0x5edfba9a10e0_0, v0x5edfba9a12a0_0, v0x5edfba9a1380_0, v0x5edfba9a2770_0;
E_0x5edfba93f820 .event/or E_0x5edfba93f820/0, E_0x5edfba93f820/1, E_0x5edfba93f820/2, E_0x5edfba93f820/3, E_0x5edfba93f820/4, E_0x5edfba93f820/5, E_0x5edfba93f820/6, E_0x5edfba93f820/7, E_0x5edfba93f820/8, E_0x5edfba93f820/9;
L_0x5edfba9a4cd0 .part L_0x5edfba9a5a00, 0, 7;
L_0x5edfba9a4d70 .part L_0x5edfba9a5a00, 7, 5;
L_0x5edfba9a4ea0 .part L_0x5edfba9a5a00, 15, 5;
L_0x5edfba9a4f40 .part L_0x5edfba9a5a00, 20, 5;
L_0x5edfba9a5010 .part L_0x5edfba9a5a00, 31, 1;
LS_0x5edfba9a50b0_0_0 .concat [ 1 1 1 1], L_0x5edfba9a5010, L_0x5edfba9a5010, L_0x5edfba9a5010, L_0x5edfba9a5010;
LS_0x5edfba9a50b0_0_4 .concat [ 1 1 1 1], L_0x5edfba9a5010, L_0x5edfba9a5010, L_0x5edfba9a5010, L_0x5edfba9a5010;
LS_0x5edfba9a50b0_0_8 .concat [ 1 1 1 1], L_0x5edfba9a5010, L_0x5edfba9a5010, L_0x5edfba9a5010, L_0x5edfba9a5010;
LS_0x5edfba9a50b0_0_12 .concat [ 1 1 1 1], L_0x5edfba9a5010, L_0x5edfba9a5010, L_0x5edfba9a5010, L_0x5edfba9a5010;
LS_0x5edfba9a50b0_0_16 .concat [ 1 1 1 1], L_0x5edfba9a5010, L_0x5edfba9a5010, L_0x5edfba9a5010, L_0x5edfba9a5010;
LS_0x5edfba9a50b0_1_0 .concat [ 4 4 4 4], LS_0x5edfba9a50b0_0_0, LS_0x5edfba9a50b0_0_4, LS_0x5edfba9a50b0_0_8, LS_0x5edfba9a50b0_0_12;
LS_0x5edfba9a50b0_1_4 .concat [ 4 0 0 0], LS_0x5edfba9a50b0_0_16;
L_0x5edfba9a50b0 .concat [ 16 4 0 0], LS_0x5edfba9a50b0_1_0, LS_0x5edfba9a50b0_1_4;
L_0x5edfba9a5330 .part L_0x5edfba9a5a00, 20, 12;
L_0x5edfba9a53d0 .concat [ 12 20 0 0], L_0x5edfba9a5330, L_0x5edfba9a50b0;
L_0x5edfba9a5510 .part L_0x5edfba9a5a00, 31, 1;
LS_0x5edfba9a55b0_0_0 .concat [ 1 1 1 1], L_0x5edfba9a5510, L_0x5edfba9a5510, L_0x5edfba9a5510, L_0x5edfba9a5510;
LS_0x5edfba9a55b0_0_4 .concat [ 1 1 1 1], L_0x5edfba9a5510, L_0x5edfba9a5510, L_0x5edfba9a5510, L_0x5edfba9a5510;
LS_0x5edfba9a55b0_0_8 .concat [ 1 1 1 1], L_0x5edfba9a5510, L_0x5edfba9a5510, L_0x5edfba9a5510, L_0x5edfba9a5510;
LS_0x5edfba9a55b0_0_12 .concat [ 1 1 1 1], L_0x5edfba9a5510, L_0x5edfba9a5510, L_0x5edfba9a5510, L_0x5edfba9a5510;
LS_0x5edfba9a55b0_0_16 .concat [ 1 1 1 1], L_0x5edfba9a5510, L_0x5edfba9a5510, L_0x5edfba9a5510, L_0x5edfba9a5510;
LS_0x5edfba9a55b0_1_0 .concat [ 4 4 4 4], LS_0x5edfba9a55b0_0_0, LS_0x5edfba9a55b0_0_4, LS_0x5edfba9a55b0_0_8, LS_0x5edfba9a55b0_0_12;
LS_0x5edfba9a55b0_1_4 .concat [ 4 0 0 0], LS_0x5edfba9a55b0_0_16;
L_0x5edfba9a55b0 .concat [ 16 4 0 0], LS_0x5edfba9a55b0_1_0, LS_0x5edfba9a55b0_1_4;
L_0x5edfba9a58c0 .part L_0x5edfba9a5a00, 25, 7;
L_0x5edfba9a5960 .part L_0x5edfba9a5a00, 7, 5;
L_0x5edfba9a5a70 .concat [ 5 7 20 0], L_0x5edfba9a5960, L_0x5edfba9a58c0, L_0x5edfba9a55b0;
L_0x5edfba9a5bc0 .part L_0x5edfba9a5a00, 31, 1;
LS_0x5edfba9a5ce0_0_0 .concat [ 1 1 1 1], L_0x5edfba9a5bc0, L_0x5edfba9a5bc0, L_0x5edfba9a5bc0, L_0x5edfba9a5bc0;
LS_0x5edfba9a5ce0_0_4 .concat [ 1 1 1 1], L_0x5edfba9a5bc0, L_0x5edfba9a5bc0, L_0x5edfba9a5bc0, L_0x5edfba9a5bc0;
LS_0x5edfba9a5ce0_0_8 .concat [ 1 1 1 1], L_0x5edfba9a5bc0, L_0x5edfba9a5bc0, L_0x5edfba9a5bc0, L_0x5edfba9a5bc0;
LS_0x5edfba9a5ce0_0_12 .concat [ 1 1 1 1], L_0x5edfba9a5bc0, L_0x5edfba9a5bc0, L_0x5edfba9a5bc0, L_0x5edfba9a5bc0;
LS_0x5edfba9a5ce0_0_16 .concat [ 1 1 1 1], L_0x5edfba9a5bc0, L_0x5edfba9a5bc0, L_0x5edfba9a5bc0, L_0x5edfba9a5bc0;
LS_0x5edfba9a5ce0_1_0 .concat [ 4 4 4 4], LS_0x5edfba9a5ce0_0_0, LS_0x5edfba9a5ce0_0_4, LS_0x5edfba9a5ce0_0_8, LS_0x5edfba9a5ce0_0_12;
LS_0x5edfba9a5ce0_1_4 .concat [ 4 0 0 0], LS_0x5edfba9a5ce0_0_16;
L_0x5edfba9a5ce0 .concat [ 16 4 0 0], LS_0x5edfba9a5ce0_1_0, LS_0x5edfba9a5ce0_1_4;
L_0x5edfba9a5e80 .part L_0x5edfba9a5a00, 12, 8;
L_0x5edfba9a5fb0 .part L_0x5edfba9a5a00, 20, 1;
L_0x5edfba9a6050 .part L_0x5edfba9a5a00, 21, 10;
L_0x5edfba9a61c0 .concat [ 10 1 8 20], L_0x5edfba9a6050, L_0x5edfba9a5fb0, L_0x5edfba9a5e80, L_0x5edfba9a5ce0;
L_0x5edfba9a63b0 .part L_0x5edfba9a61c0, 0, 32;
S_0x5edfba954770 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 60, 7 60 0, S_0x5edfba96f920;
 .timescale 0 0;
v0x5edfba980360_0 .var/2s "i", 31 0;
S_0x5edfba99ff70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 99, 7 99 0, S_0x5edfba96f920;
 .timescale 0 0;
v0x5edfba97e350_0 .var/2s "i", 31 0;
S_0x5edfba9a01b0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 7 104, 7 104 0, S_0x5edfba96f920;
 .timescale 0 0;
v0x5edfba9a0390_0 .var/2s "i", 31 0;
S_0x5edfba9a2950 .scope module, "ram" "data_ram" 6 49, 8 3 0, S_0x5edfba972440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x5edfba9804d0 .param/l "DEPTH_WORDS" 0 8 5, +C4<00000000000000000000010000000000>;
P_0x5edfba980510 .param/l "XLEN" 0 8 4, +C4<00000000000000000000000000100000>;
L_0x5edfba980240 .functor BUFZ 32, L_0x5edfba9b6b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7406114a80a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5edfba9a2c60_0 .net/2u *"_ivl_0", 31 0, L_0x7406114a80a8;  1 drivers
L_0x7406114a80f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5edfba9a2d40_0 .net *"_ivl_11", 1 0, L_0x7406114a80f0;  1 drivers
v0x5edfba9a2e20_0 .net *"_ivl_2", 31 0, L_0x5edfba9b6950;  1 drivers
v0x5edfba9a2f10_0 .net *"_ivl_6", 31 0, L_0x5edfba9b6b30;  1 drivers
v0x5edfba9a2ff0_0 .net *"_ivl_8", 11 0, L_0x5edfba9b6c00;  1 drivers
v0x5edfba9a3120_0 .net "address", 31 0, v0x5edfba9a1620_0;  alias, 1 drivers
v0x5edfba9a31e0_0 .net "clk", 0 0, v0x5edfba9a4b20_0;  alias, 1 drivers
v0x5edfba9a32b0 .array "memory", 1023 0, 31 0;
v0x5edfba9a3350_0 .net "read_data", 31 0, L_0x5edfba980240;  alias, 1 drivers
v0x5edfba9a3420_0 .net "word_address", 9 0, L_0x5edfba9b6a40;  1 drivers
v0x5edfba9a34e0_0 .net "write_data", 31 0, v0x5edfba9a17e0_0;  alias, 1 drivers
v0x5edfba9a35d0_0 .net "write_enable", 0 0, v0x5edfba9a18c0_0;  alias, 1 drivers
L_0x5edfba9b6950 .arith/div 32, v0x5edfba9a1620_0, L_0x7406114a80a8;
L_0x5edfba9b6a40 .part L_0x5edfba9b6950, 0, 10;
L_0x5edfba9b6b30 .array/port v0x5edfba9a32b0, L_0x5edfba9b6c00;
L_0x5edfba9b6c00 .concat [ 10 2 0 0], L_0x5edfba9b6a40, L_0x7406114a80f0;
S_0x5edfba9a3730 .scope module, "rom" "instruction_rom" 6 44, 9 3 0, S_0x5edfba972440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x5edfba9a38c0 .param/l "DEPTH_WORDS" 0 9 5, +C4<00000000000000000000010000000000>;
P_0x5edfba9a3900 .param/l "XLEN" 0 9 4, +C4<00000000000000000000000000100000>;
L_0x5edfba9a5a00 .functor BUFZ 32, L_0x5edfba9b66a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7406114a8018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5edfba9a3ae0_0 .net/2u *"_ivl_0", 31 0, L_0x7406114a8018;  1 drivers
L_0x7406114a8060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5edfba9a3be0_0 .net *"_ivl_11", 1 0, L_0x7406114a8060;  1 drivers
v0x5edfba9a3cc0_0 .net *"_ivl_2", 31 0, L_0x5edfba9a6120;  1 drivers
v0x5edfba9a3db0_0 .net *"_ivl_6", 31 0, L_0x5edfba9b66a0;  1 drivers
v0x5edfba9a3e90_0 .net *"_ivl_8", 11 0, L_0x5edfba9b6740;  1 drivers
v0x5edfba9a3fc0_0 .net "address", 31 0, v0x5edfba9a1a40_0;  alias, 1 drivers
v0x5edfba9a4080_0 .net "instruction", 31 0, L_0x5edfba9a5a00;  alias, 1 drivers
v0x5edfba9a4150 .array "memory", 1023 0, 31 0;
v0x5edfba9a41f0_0 .net "word_address", 9 0, L_0x5edfba9b65b0;  1 drivers
L_0x5edfba9a6120 .arith/div 32, v0x5edfba9a1a40_0, L_0x7406114a8018;
L_0x5edfba9b65b0 .part L_0x5edfba9a6120, 0, 10;
L_0x5edfba9b66a0 .array/port v0x5edfba9a4150, L_0x5edfba9b6740;
L_0x5edfba9b6740 .concat [ 10 2 0 0], L_0x5edfba9b65b0, L_0x7406114a8060;
    .scope S_0x5edfba96f920;
T_0 ;
Ewait_0 .event/or E_0x5edfba93f820, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5edfba9a1a40_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5edfba9a1b20_0, 0, 32;
    %fork t_1, S_0x5edfba954770;
    %jmp t_0;
    .scope S_0x5edfba954770;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edfba980360_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5edfba980360_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v0x5edfba980360_0;
    %load/vec4a v0x5edfba9a1c00, 4;
    %ix/getv/s 4, v0x5edfba980360_0;
    %store/vec4a v0x5edfba9a20c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5edfba980360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5edfba980360_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x5edfba96f920;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edfba9a18c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edfba9a1620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edfba9a17e0_0, 0, 32;
    %load/vec4 v0x5edfba9a1540_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x5edfba9a2690_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5edfba9a1c00, 4;
    %load/vec4 v0x5edfba9a11c0_0;
    %add;
    %load/vec4 v0x5edfba9a10e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5edfba9a20c0, 4, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x5edfba9a1a40_0;
    %addi 4, 0, 32;
    %load/vec4 v0x5edfba9a10e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5edfba9a20c0, 4, 0;
    %load/vec4 v0x5edfba9a1a40_0;
    %load/vec4 v0x5edfba9a12a0_0;
    %add;
    %store/vec4 v0x5edfba9a1b20_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edfba9a18c0_0, 0, 1;
    %load/vec4 v0x5edfba9a2690_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5edfba9a1c00, 4;
    %load/vec4 v0x5edfba9a1380_0;
    %add;
    %store/vec4 v0x5edfba9a1620_0, 0, 32;
    %load/vec4 v0x5edfba9a2770_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5edfba9a1c00, 4;
    %store/vec4 v0x5edfba9a17e0_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5edfba9a20c0, 4, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5edfba96f920;
T_1 ;
    %wait E_0x5edfba93f7e0;
    %load/vec4 v0x5edfba9a1980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5edfba9a1a40_0, 0;
    %fork t_3, S_0x5edfba99ff70;
    %jmp t_2;
    .scope S_0x5edfba99ff70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edfba97e350_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5edfba97e350_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5edfba97e350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5edfba9a1c00, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5edfba97e350_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5edfba97e350_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x5edfba96f920;
t_2 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5edfba9a1b20_0;
    %assign/vec4 v0x5edfba9a1a40_0, 0;
    %fork t_5, S_0x5edfba9a01b0;
    %jmp t_4;
    .scope S_0x5edfba9a01b0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5edfba9a0390_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x5edfba9a0390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.5, 5;
    %ix/getv/s 4, v0x5edfba9a0390_0;
    %load/vec4a v0x5edfba9a1c00, 4;
    %ix/getv/s 3, v0x5edfba9a0390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5edfba9a20c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5edfba9a0390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5edfba9a0390_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_0x5edfba96f920;
t_4 %join;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5edfba9a3730;
T_2 ;
    %vpi_call/w 9 27 "$readmemh", "main.hex", v0x5edfba9a4150 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5edfba9a2950;
T_3 ;
    %wait E_0x5edfba93f7e0;
    %load/vec4 v0x5edfba9a35d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5edfba9a34e0_0;
    %load/vec4 v0x5edfba9a3420_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5edfba9a32b0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5edfba9a3420_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5edfba9a32b0, 4;
    %load/vec4 v0x5edfba9a3420_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5edfba9a32b0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5edfba97d900;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edfba9a4b20_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x5edfba9a4b20_0;
    %inv;
    %store/vec4 v0x5edfba9a4b20_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x5edfba97d900;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5edfba9a4bc0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5edfba9a4bc0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5edfba97d900;
T_6 ;
    %vpi_call/w 5 34 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 5 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5edfba972440 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5edfba97d900;
T_7 ;
    %wait E_0x5edfba93f7e0;
    %load/vec4 v0x5edfba9a18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5edfba9a1620_0;
    %cmpi/e 260, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 5 46 "$display", "[TB PRINT] %0d (0x%08x)", v0x5edfba9a17e0_0, v0x5edfba9a17e0_0 {0 0 0};
T_7.2 ;
    %load/vec4 v0x5edfba9a1620_0;
    %cmpi/e 256, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 5 52 "$display", "[TB] PROGRAM DONE" {0 0 0};
    %vpi_call/w 5 53 "$finish" {0 0 0};
T_7.4 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5edfba97d900;
T_8 ;
    %delay 100000, 0;
    %vpi_call/w 5 63 "$display", "[TB] TIMEOUT" {0 0 0};
    %vpi_call/w 5 64 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "rtl/riscv_pkg.sv";
    "sim/tb_pkg.sv";
    "sim/tb_top.sv";
    "rtl/top.sv";
    "rtl/core/core.sv";
    "rtl/memory/data_ram.sv";
    "rtl/memory/instruction_rom.sv";
