-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_a_e
--
-- Generated
--  by:  wig
--  on:  Fri Jul 15 13:54:30 2005
--  cmd: h:/work/eclipse/mix/mix_0.pl -nodelta ../macro.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a_e-rtl-a.vhd,v 1.2 2005/07/15 16:19:59 wig Exp $
-- $Date: 2005/07/15 16:19:59 $
-- $Log: inst_a_e-rtl-a.vhd,v $
-- Revision 1.2  2005/07/15 16:19:59  wig
-- Update all testcases; still problems though
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.55 2005/07/13 15:38:34 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.36 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_a_e
--
architecture rtl of inst_a_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_1_e	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component inst_10_e	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component inst_2_e	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component inst_3_e	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component inst_4_e	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component inst_5_e	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component inst_6_e	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component inst_7_e	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component inst_8_e	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component inst_9_e	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_1
		inst_1: inst_1_e

		;
		-- End of Generated Instance Port Map for inst_1

		-- Generated Instance Port Map for inst_10
		inst_10: inst_10_e

		;
		-- End of Generated Instance Port Map for inst_10

		-- Generated Instance Port Map for inst_2
		inst_2: inst_2_e

		;
		-- End of Generated Instance Port Map for inst_2

		-- Generated Instance Port Map for inst_3
		inst_3: inst_3_e

		;
		-- End of Generated Instance Port Map for inst_3

		-- Generated Instance Port Map for inst_4
		inst_4: inst_4_e

		;
		-- End of Generated Instance Port Map for inst_4

		-- Generated Instance Port Map for inst_5
		inst_5: inst_5_e

		;
		-- End of Generated Instance Port Map for inst_5

		-- Generated Instance Port Map for inst_6
		inst_6: inst_6_e

		;
		-- End of Generated Instance Port Map for inst_6

		-- Generated Instance Port Map for inst_7
		inst_7: inst_7_e

		;
		-- End of Generated Instance Port Map for inst_7

		-- Generated Instance Port Map for inst_8
		inst_8: inst_8_e

		;
		-- End of Generated Instance Port Map for inst_8

		-- Generated Instance Port Map for inst_9
		inst_9: inst_9_e

		;
		-- End of Generated Instance Port Map for inst_9



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
