 
****************************************
Report : qor
Design : Conv
Version: S-2021.06-SP5-4
Date   : Fri Feb 21 06:32:43 2025
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              35.00
  Critical Path Length:          3.58
  Critical Path Slack:          -1.71
  Critical Path Clk Period:      4.00
  Total Negative Slack:       -312.43
  No. of Violating Paths:      642.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.72
  Critical Path Slack:           2.28
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              36.00
  Critical Path Length:          4.75
  Critical Path Slack:          -0.86
  Critical Path Clk Period:      4.00
  Total Negative Slack:      -2710.56
  No. of Violating Paths:     7534.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       4356
  Hierarchical Port Count:     320681
  Leaf Cell Count:             359486
  Buf/Inv Cell Count:           88696
  Buf Cell Count:               47027
  Inv Cell Count:               41669
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    289585
  Sequential Cell Count:        69901
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:  1751487.286199
  Noncombinational Area:
                       1755278.458570
  Buf/Inv Area:         402851.355230
  Total Buffer Area:        245008.73
  Total Inverter Area:      157842.63
  Macro/Black Box Area:
                      61170225.000000
  Net Area:                  0.000000
  Net XLength        :     7043786.00
  Net YLength        :     7350190.00
  -----------------------------------
  Cell Area:          64676990.744770
  Design Area:        64676990.744770
  Net Length        :     14393976.00


  Design Rules
  -----------------------------------
  Total Number of Nets:        375662
  Nets With Violations:          3889
  Max Trans Violations:          3889
  Max Cap Violations:               0
  -----------------------------------


  Hostname: iron-09

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   29.90
  Logic Optimization:               1729.74
  Mapping Optimization:            48588.86
  -----------------------------------------
  Overall Compile Time:            51831.95
  Overall Compile Wall Clock Time: 19073.58

  --------------------------------------------------------------------

  Design  WNS: 1.71  TNS: 2930.95  Number of Violating Paths: 7738


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
