{
    "TRA": 46,
    "CP": 21,
    "ACC": 45.65217391304348,
    "TRR": 22,
    "TRRC": 19,
    "TRRW": 3,
    "ACCRR": 86.36363636363636,
    "MISSREGS": [],
    "MISSCATS": [],
    "MISCAT_READ": [
        [
            "Base address",
            "Reg address",
            "Reg name",
            "Reg cat",
            "Model Cat",
            "Read",
            "Write",
            "Correct cat",
            "Comments GT"
        ],
        [
            "0x40037000",
            "0x4003711c",
            "Timer Flag Register (PIT_TFLG1)32R/W0000_0000",
            "SR",
            "DR",
            1,
            1,
            "NO",
            "Hybrid it could be write to generate an interrupt"
        ],
        [
            "0x40064000",
            "0x40064008",
            "MCG Status and Control Register (MCG_SC)8R/W02",
            "SR",
            "CR",
            1,
            1,
            "NO",
            "Hybrid"
        ],
        [
            "0x400ff000",
            "0x400ff114",
            "Port Data Direction Register (GPIOE_PDDR)32R/W0000_0000",
            "DR",
            "CR",
            1,
            1,
            "NO",
            ""
        ]
    ],
    "NUMPER": 12,
    "NUMSRSITES": 9,
    "SRSITES": [
        "0xeac",
        "0xeb2",
        "0xe9c",
        "0xf40",
        "0xe34",
        "0xcc4",
        "0xe78",
        "0xcda",
        "0xf48"
    ],
    "INTERRUPTS": [
        65,
        47
    ],
    "NUMINTERRUPTS": 2
}