<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="/home/teja/Documents/TAIGA/Pendulum/Pendulum.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="670ed7a84bce4ee4838b771c8f4c07f7"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../HLS/queue_multiplexer/solution1/impl/ip"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/TAIGA_System/TAIGA_System.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_fifo_generator_0_0/TAIGA_System_fifo_generator_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_microblaze_0_0/TAIGA_System_microblaze_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_axi_gpio_0_1/TAIGA_System_axi_gpio_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_axi_quad_spi_0_0/TAIGA_System_axi_quad_spi_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_processing_system7_0_0/TAIGA_System_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_fifo_production_to_IOI_0/TAIGA_System_fifo_production_to_IOI_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_lmb_bram_1/TAIGA_System_lmb_bram_1.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_axi_fifo_IOI_dequeue_0/TAIGA_System_axi_fifo_IOI_dequeue_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_axi_gpio_0_0/TAIGA_System_axi_gpio_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_IO_Intermediary_axi_periph_0/TAIGA_System_IO_Intermediary_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_fifo_production_to_IOI_1/TAIGA_System_fifo_production_to_IOI_1.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_IO_Intermediary_xlconcat_0/TAIGA_System_IO_Intermediary_xlconcat_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_axi_fifo_backup_dequeue_0/TAIGA_System_axi_fifo_backup_dequeue_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_axi_fifo_IOI_dequeue_1/TAIGA_System_axi_fifo_IOI_dequeue_1.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_dlmb_v10_1/TAIGA_System_dlmb_v10_1.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_xbar_0/TAIGA_System_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_axi_timebase_wdt_0_0/TAIGA_System_axi_timebase_wdt_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_fifo_IOI_to_production_0/TAIGA_System_fifo_IOI_to_production_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_IO_Intermediary_axi_intc_0/TAIGA_System_IO_Intermediary_axi_intc_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_axi_fifo_production_dequeue_0/TAIGA_System_axi_fifo_production_dequeue_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_mdm_1_1/TAIGA_System_mdm_1_1.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_dlmb_bram_if_cntlr_1/TAIGA_System_dlmb_bram_if_cntlr_1.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_ilmb_bram_if_cntlr_1/TAIGA_System_ilmb_bram_if_cntlr_1.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_axi_fifo_IOI_dequeue_2/TAIGA_System_axi_fifo_IOI_dequeue_2.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_axi_fifo_mm_s_0_0/TAIGA_System_axi_fifo_mm_s_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_rst_production_controller_100M_1/TAIGA_System_rst_production_controller_100M_1.xci"/>
        <CompFileExtendedInfo CompFileName="TAIGA_System.bd" FileRelPathName="ip/TAIGA_System_ilmb_v10_1/TAIGA_System_ilmb_v10_1.xci"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
