set_property PACKAGE_PIN AL19     [get_ports FMC1_HPC_PRSNT_M2C_B_LS] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L24N_T3U_N11_DOUT_CSO_B_65
set_property PACKAGE_PIN AP22     [get_ports FMC1_HPC_PG_M2C_LS] ;# Bank  84 VCCO - VCC1V8_FPGA - IO_L19N_T3L_N1_DBC_AD9N_84
set_property PACKAGE_PIN R9       [get_ports FMC1_HPC_GBTCLK0_M2C_C_P] ;# Bank 229 - MGTREFCLK0P_229
set_property PACKAGE_PIN R8       [get_ports FMC1_HPC_GBTCLK0_M2C_C_N] ;# Bank 229 - MGTREFCLK0N_229
set_property PACKAGE_PIN N9       [get_ports FMC1_HPC_GBTCLK1_M2C_C_P] ;# Bank 229 - MGTREFCLK1P_229
set_property PACKAGE_PIN N8       [get_ports FMC1_HPC_GBTCLK1_M2C_C_N] ;# Bank 229 - MGTREFCLK1N_229
set_property PACKAGE_PIN BB9      [get_ports FMC1_HPC_CLK0_M2C_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L14P_T2L_N2_GC_66
set_property PACKAGE_PIN BB8      [get_ports FMC1_HPC_CLK0_M2C_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L14N_T2L_N3_GC_66
set_property PACKAGE_PIN AU14     [get_ports FMC1_HPC_CLK1_M2C_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L11P_T1U_N8_GC_67
set_property PACKAGE_PIN AU13     [get_ports FMC1_HPC_CLK1_M2C_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L11N_T1U_N9_GC_67
set_property PACKAGE_PIN G5       [get_ports FMC1_HPC_DP0_C2M_P] ;# Bank 230 - MGTHTXP0_230
set_property PACKAGE_PIN K2       [get_ports FMC1_HPC_DP0_M2C_P] ;# Bank 230 - MGTHRXP0_230
set_property PACKAGE_PIN K1       [get_ports FMC1_HPC_DP0_M2C_N] ;# Bank 230 - MGTHRXN0_230
set_property PACKAGE_PIN G4       [get_ports FMC1_HPC_DP0_C2M_N] ;# Bank 230 - MGTHTXN0_230
set_property PACKAGE_PIN F7       [get_ports FMC1_HPC_DP1_C2M_P] ;# Bank 230 - MGTHTXP1_230
set_property PACKAGE_PIN H2       [get_ports FMC1_HPC_DP1_M2C_P] ;# Bank 230 - MGTHRXP1_230
set_property PACKAGE_PIN H1       [get_ports FMC1_HPC_DP1_M2C_N] ;# Bank 230 - MGTHRXN1_230
set_property PACKAGE_PIN F6       [get_ports FMC1_HPC_DP1_C2M_N] ;# Bank 230 - MGTHTXN1_230
set_property PACKAGE_PIN E5       [get_ports FMC1_HPC_DP2_C2M_P] ;# Bank 230 - MGTHTXP2_230
set_property PACKAGE_PIN F2       [get_ports FMC1_HPC_DP2_M2C_P] ;# Bank 230 - MGTHRXP2_230
set_property PACKAGE_PIN F1       [get_ports FMC1_HPC_DP2_M2C_N] ;# Bank 230 - MGTHRXN2_230
set_property PACKAGE_PIN E4       [get_ports FMC1_HPC_DP2_C2M_N] ;# Bank 230 - MGTHTXN2_230
set_property PACKAGE_PIN C5       [get_ports FMC1_HPC_DP3_C2M_P] ;# Bank 230 - MGTHTXP3_230
set_property PACKAGE_PIN D2       [get_ports FMC1_HPC_DP3_M2C_P] ;# Bank 230 - MGTHRXP3_230
set_property PACKAGE_PIN D1       [get_ports FMC1_HPC_DP3_M2C_N] ;# Bank 230 - MGTHRXN3_230
set_property PACKAGE_PIN C4       [get_ports FMC1_HPC_DP3_C2M_N] ;# Bank 230 - MGTHTXN3_230
set_property PACKAGE_PIN L5       [get_ports FMC1_HPC_DP4_C2M_P] ;# Bank 229 - MGTHTXP0_229
set_property PACKAGE_PIN T2       [get_ports FMC1_HPC_DP4_M2C_P] ;# Bank 229 - MGTHRXP0_229
set_property PACKAGE_PIN T1       [get_ports FMC1_HPC_DP4_M2C_N] ;# Bank 229 - MGTHRXN0_229
set_property PACKAGE_PIN L4       [get_ports FMC1_HPC_DP4_C2M_N] ;# Bank 229 - MGTHTXN0_229
set_property PACKAGE_PIN K7       [get_ports FMC1_HPC_DP5_C2M_P] ;# Bank 229 - MGTHTXP1_229
set_property PACKAGE_PIN R4       [get_ports FMC1_HPC_DP5_M2C_P] ;# Bank 229 - MGTHRXP1_229
set_property PACKAGE_PIN R3       [get_ports FMC1_HPC_DP5_M2C_N] ;# Bank 229 - MGTHRXN1_229
set_property PACKAGE_PIN K6       [get_ports FMC1_HPC_DP5_C2M_N] ;# Bank 229 - MGTHTXN1_229
set_property PACKAGE_PIN J5       [get_ports FMC1_HPC_DP6_C2M_P] ;# Bank 229 - MGTHTXP2_229
set_property PACKAGE_PIN P2       [get_ports FMC1_HPC_DP6_M2C_P] ;# Bank 229 - MGTHRXP2_229
set_property PACKAGE_PIN P1       [get_ports FMC1_HPC_DP6_M2C_N] ;# Bank 229 - MGTHRXN2_229
set_property PACKAGE_PIN J4       [get_ports FMC1_HPC_DP6_C2M_N] ;# Bank 229 - MGTHTXN2_229
set_property PACKAGE_PIN H7       [get_ports FMC1_HPC_DP7_C2M_P] ;# Bank 229 - MGTHTXP3_229
set_property PACKAGE_PIN M2       [get_ports FMC1_HPC_DP7_M2C_P] ;# Bank 229 - MGTHRXP3_229
set_property PACKAGE_PIN M1       [get_ports FMC1_HPC_DP7_M2C_N] ;# Bank 229 - MGTHRXN3_229
set_property PACKAGE_PIN H6       [get_ports FMC1_HPC_DP7_C2M_N] ;# Bank 229 - MGTHTXN3_229
set_property PACKAGE_PIN V7       [get_ports FMC1_HPC_DP8_C2M_P] ;# Bank 228 - MGTHTXP0_228
set_property PACKAGE_PIN Y2       [get_ports FMC1_HPC_DP8_M2C_P] ;# Bank 228 - MGTHRXP0_228
set_property PACKAGE_PIN Y1       [get_ports FMC1_HPC_DP8_M2C_N] ;# Bank 228 - MGTHRXN0_228
set_property PACKAGE_PIN V6       [get_ports FMC1_HPC_DP8_C2M_N] ;# Bank 228 - MGTHTXN0_228
set_property PACKAGE_PIN T7       [get_ports FMC1_HPC_DP9_C2M_P] ;# Bank 228 - MGTHTXP1_228
set_property PACKAGE_PIN W4       [get_ports FMC1_HPC_DP9_M2C_P] ;# Bank 228 - MGTHRXP1_228
set_property PACKAGE_PIN W3       [get_ports FMC1_HPC_DP9_M2C_N] ;# Bank 228 - MGTHRXN1_228
set_property PACKAGE_PIN T6       [get_ports FMC1_HPC_DP9_C2M_N] ;# Bank 228 - MGTHTXN1_228
set_property PACKAGE_PIN AU16     [get_ports FMC1_HPC_LA33_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L8P_T1L_N2_AD5P_67
set_property PACKAGE_PIN AV16     [get_ports FMC1_HPC_LA33_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L8N_T1L_N3_AD5N_67
set_property PACKAGE_PIN AU11     [get_ports FMC1_HPC_LA32_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L6P_T0U_N10_AD6P_67
set_property PACKAGE_PIN AV11     [get_ports FMC1_HPC_LA32_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L6N_T0U_N11_AD6N_67
set_property PACKAGE_PIN AP12     [get_ports FMC1_HPC_LA31_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L16P_T2U_N6_QBC_AD3P_67
set_property PACKAGE_PIN AR12     [get_ports FMC1_HPC_LA31_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L16N_T2U_N7_QBC_AD3N_67
set_property PACKAGE_PIN AK12     [get_ports FMC1_HPC_LA30_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L21P_T3L_N4_AD8P_67
set_property PACKAGE_PIN AL12     [get_ports FMC1_HPC_LA30_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L21N_T3L_N5_AD8N_67
set_property PACKAGE_PIN AK14     [get_ports FMC1_HPC_LA29_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L24P_T3U_N10_67
set_property PACKAGE_PIN AK13     [get_ports FMC1_HPC_LA29_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L24N_T3U_N11_67
set_property PACKAGE_PIN AJ13     [get_ports FMC1_HPC_LA28_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L22P_T3U_N6_DBC_AD0P_67
set_property PACKAGE_PIN AJ12     [get_ports FMC1_HPC_LA28_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L22N_T3U_N7_DBC_AD0N_67
set_property PACKAGE_PIN AN14     [get_ports FMC1_HPC_LA27_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L15P_T2L_N4_AD11P_67
set_property PACKAGE_PIN AN13     [get_ports FMC1_HPC_LA27_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L15N_T2L_N5_AD11N_67
set_property PACKAGE_PIN AL14     [get_ports FMC1_HPC_LA26_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L19P_T3L_N0_DBC_AD9P_67
set_property PACKAGE_PIN AM14     [get_ports FMC1_HPC_LA26_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L19N_T3L_N1_DBC_AD9N_67
set_property PACKAGE_PIN AM13     [get_ports FMC1_HPC_LA25_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L23P_T3U_N8_67
set_property PACKAGE_PIN AM12     [get_ports FMC1_HPC_LA25_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L23N_T3U_N9_67
set_property PACKAGE_PIN AK15     [get_ports FMC1_HPC_LA24_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L20P_T3L_N2_AD1P_67
set_property PACKAGE_PIN AL15     [get_ports FMC1_HPC_LA24_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L20N_T3L_N3_AD1N_67
set_property PACKAGE_PIN AT16     [get_ports FMC1_HPC_LA23_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L7P_T1L_N0_QBC_AD13P_67
set_property PACKAGE_PIN AT15     [get_ports FMC1_HPC_LA23_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L7N_T1L_N1_QBC_AD13N_67
set_property PACKAGE_PIN AN15     [get_ports FMC1_HPC_LA22_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L18P_T2U_N10_AD2P_67
set_property PACKAGE_PIN AP15     [get_ports FMC1_HPC_LA22_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L18N_T2U_N11_AD2N_67
set_property PACKAGE_PIN AN16     [get_ports FMC1_HPC_LA21_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L17P_T2U_N8_AD10P_67
set_property PACKAGE_PIN AP16     [get_ports FMC1_HPC_LA21_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L17N_T2U_N9_AD10N_67
set_property PACKAGE_PIN AY15     [get_ports FMC1_HPC_LA20_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L10P_T1U_N6_QBC_AD4P_67
set_property PACKAGE_PIN AY14     [get_ports FMC1_HPC_LA20_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L10N_T1U_N7_QBC_AD4N_67
set_property PACKAGE_PIN AV15     [get_ports FMC1_HPC_LA19_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L9P_T1L_N4_AD12P_67
set_property PACKAGE_PIN AW15     [get_ports FMC1_HPC_LA19_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L9N_T1L_N5_AD12N_67
set_property PACKAGE_PIN AP13     [get_ports FMC1_HPC_LA18_CC_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L14P_T2L_N2_GC_67
set_property PACKAGE_PIN AR13     [get_ports FMC1_HPC_LA18_CC_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L14N_T2L_N3_GC_67
set_property PACKAGE_PIN AV14     [get_ports FMC1_HPC_LA17_CC_P] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L12P_T1U_N10_GC_67
set_property PACKAGE_PIN AV13     [get_ports FMC1_HPC_LA17_CC_N] ;# Bank  67 VCCO - VADJ_1V8_FPGA - IO_L12N_T1U_N11_GC_67
set_property PACKAGE_PIN AY8      [get_ports FMC1_HPC_LA16_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L17P_T2U_N8_AD10P_66
set_property PACKAGE_PIN AY7      [get_ports FMC1_HPC_LA16_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L17N_T2U_N9_AD10N_66
set_property PACKAGE_PIN AV9      [get_ports FMC1_HPC_LA15_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L16P_T2U_N6_QBC_AD3P_66
set_property PACKAGE_PIN AV8      [get_ports FMC1_HPC_LA15_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L16N_T2U_N7_QBC_AD3N_66
set_property PACKAGE_PIN BB13     [get_ports FMC1_HPC_LA14_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L24P_T3U_N10_66
set_property PACKAGE_PIN BB12     [get_ports FMC1_HPC_LA14_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L24N_T3U_N11_66
set_property PACKAGE_PIN BA14     [get_ports FMC1_HPC_LA13_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L23P_T3U_N8_66
set_property PACKAGE_PIN BB14     [get_ports FMC1_HPC_LA13_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L23N_T3U_N9_66
set_property PACKAGE_PIN BE15     [get_ports FMC1_HPC_LA12_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L6P_T0U_N10_AD6P_66
set_property PACKAGE_PIN BF15     [get_ports FMC1_HPC_LA12_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L6N_T0U_N11_AD6N_66
set_property PACKAGE_PIN BC11     [get_ports FMC1_HPC_LA11_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L3P_T0L_N4_AD15P_66
set_property PACKAGE_PIN BD11     [get_ports FMC1_HPC_LA11_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L3N_T0L_N5_AD15N_66
set_property PACKAGE_PIN BE14     [get_ports FMC1_HPC_LA10_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L5P_T0U_N8_AD14P_66
set_property PACKAGE_PIN BF14     [get_ports FMC1_HPC_LA10_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L5N_T0U_N9_AD14N_66
set_property PACKAGE_PIN BD13     [get_ports FMC1_HPC_LA09_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L4P_T0U_N6_DBC_AD7P_66
set_property PACKAGE_PIN BE13     [get_ports FMC1_HPC_LA09_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L4N_T0U_N7_DBC_AD7N_66
set_property PACKAGE_PIN BF10     [get_ports FMC1_HPC_LA08_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L10P_T1U_N6_QBC_AD4P_66
set_property PACKAGE_PIN BF9      [get_ports FMC1_HPC_LA08_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L10N_T1U_N7_QBC_AD4N_66
set_property PACKAGE_PIN BD12     [get_ports FMC1_HPC_LA07_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L1P_T0L_N0_DBC_66
set_property PACKAGE_PIN BE12     [get_ports FMC1_HPC_LA07_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L1N_T0L_N1_DBC_66
set_property PACKAGE_PIN BE10     [get_ports FMC1_HPC_LA06_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L9P_T1L_N4_AD12P_66
set_property PACKAGE_PIN BE9      [get_ports FMC1_HPC_LA06_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L9N_T1L_N5_AD12N_66
set_property PACKAGE_PIN BF12     [get_ports FMC1_HPC_LA05_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L2P_T0L_N2_66
set_property PACKAGE_PIN BF11     [get_ports FMC1_HPC_LA05_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L2N_T0L_N3_66
set_property PACKAGE_PIN BE8      [get_ports FMC1_HPC_LA04_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L8P_T1L_N2_AD5P_66
set_property PACKAGE_PIN BE7      [get_ports FMC1_HPC_LA04_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L8N_T1L_N3_AD5N_66
set_property PACKAGE_PIN BD8      [get_ports FMC1_HPC_LA03_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L7P_T1L_N0_QBC_AD13P_66
set_property PACKAGE_PIN BD7      [get_ports FMC1_HPC_LA03_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L7N_T1L_N1_QBC_AD13N_66
set_property PACKAGE_PIN BA7      [get_ports FMC1_HPC_LA02_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L15P_T2L_N4_AD11P_66
set_property PACKAGE_PIN BB7      [get_ports FMC1_HPC_LA02_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L15N_T2L_N5_AD11N_66
set_property PACKAGE_PIN BC10     [get_ports FMC1_HPC_LA01_CC_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L11P_T1U_N8_GC_66
set_property PACKAGE_PIN BD10     [get_ports FMC1_HPC_LA01_CC_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L11N_T1U_N9_GC_66
set_property PACKAGE_PIN AY9      [get_ports FMC1_HPC_LA00_CC_P] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L13P_T2L_N0_GC_QBC_66
set_property PACKAGE_PIN BA9      [get_ports FMC1_HPC_LA00_CC_N] ;# Bank  66 VCCO - VADJ_1V8_FPGA - IO_L13N_T2L_N1_GC_QBC_66
set_property PACKAGE_PIN U11      [get_ports FMC1_HPC_HA23_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L10P_T1U_N6_QBC_AD4P_68
set_property PACKAGE_PIN T11      [get_ports FMC1_HPC_HA23_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L10N_T1U_N7_QBC_AD4N_68
set_property PACKAGE_PIN M15      [get_ports FMC1_HPC_HA22_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L17P_T2U_N8_AD10P_68
set_property PACKAGE_PIN L15      [get_ports FMC1_HPC_HA22_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L17N_T2U_N9_AD10N_68
set_property PACKAGE_PIN M13      [get_ports FMC1_HPC_HA21_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L19P_T3L_N0_DBC_AD9P_68
set_property PACKAGE_PIN M12      [get_ports FMC1_HPC_HA21_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L19N_T3L_N1_DBC_AD9N_68
set_property PACKAGE_PIN R11      [get_ports FMC1_HPC_HA20_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L16P_T2U_N6_QBC_AD3P_68
set_property PACKAGE_PIN P11      [get_ports FMC1_HPC_HA20_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L16N_T2U_N7_QBC_AD3N_68
set_property PACKAGE_PIN R14      [get_ports FMC1_HPC_HA19_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L14P_T2L_N2_GC_68
set_property PACKAGE_PIN P14      [get_ports FMC1_HPC_HA19_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L14N_T2L_N3_GC_68
set_property PACKAGE_PIN L14      [get_ports FMC1_HPC_HA18_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L20P_T3L_N2_AD1P_68
set_property PACKAGE_PIN L13      [get_ports FMC1_HPC_HA18_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L20N_T3L_N3_AD1N_68
set_property PACKAGE_PIN U13      [get_ports FMC1_HPC_HA17_CC_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L12P_T1U_N10_GC_68
set_property PACKAGE_PIN T13      [get_ports FMC1_HPC_HA17_CC_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L12N_T1U_N11_GC_68
set_property PACKAGE_PIN V16      [get_ports FMC1_HPC_HA16_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L8P_T1L_N2_AD5P_68
set_property PACKAGE_PIN U16      [get_ports FMC1_HPC_HA16_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L8N_T1L_N3_AD5N_68
set_property PACKAGE_PIN V13      [get_ports FMC1_HPC_HA15_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L4P_T0U_N6_DBC_AD7P_68
set_property PACKAGE_PIN U12      [get_ports FMC1_HPC_HA15_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L4N_T0U_N7_DBC_AD7N_68
set_property PACKAGE_PIN K14      [get_ports FMC1_HPC_HA14_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L23P_T3U_N8_68
set_property PACKAGE_PIN K13      [get_ports FMC1_HPC_HA14_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L23N_T3U_N9_68
set_property PACKAGE_PIN W14      [get_ports FMC1_HPC_HA13_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L6P_T0U_N10_AD6P_68
set_property PACKAGE_PIN V14      [get_ports FMC1_HPC_HA13_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L6N_T0U_N11_AD6N_68
set_property PACKAGE_PIN V15      [get_ports FMC1_HPC_HA12_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L7P_T1L_N0_QBC_AD13P_68
set_property PACKAGE_PIN U15      [get_ports FMC1_HPC_HA12_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L7N_T1L_N1_QBC_AD13N_68
set_property PACKAGE_PIN M11      [get_ports FMC1_HPC_HA11_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L22P_T3U_N6_DBC_AD0P_68
set_property PACKAGE_PIN L11      [get_ports FMC1_HPC_HA11_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L22N_T3U_N7_DBC_AD0N_68
set_property PACKAGE_PIN K12      [get_ports FMC1_HPC_HA10_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L24P_T3U_N10_68
set_property PACKAGE_PIN J12      [get_ports FMC1_HPC_HA10_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L24N_T3U_N11_68
set_property PACKAGE_PIN AA14     [get_ports FMC1_HPC_HA09_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L2P_T0L_N2_68
set_property PACKAGE_PIN Y14      [get_ports FMC1_HPC_HA09_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L2N_T0L_N3_68
set_property PACKAGE_PIN W12      [get_ports FMC1_HPC_HA08_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L3P_T0L_N4_AD15P_68
set_property PACKAGE_PIN V12      [get_ports FMC1_HPC_HA08_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L3N_T0L_N5_AD15N_68
set_property PACKAGE_PIN R12      [get_ports FMC1_HPC_HA07_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L18P_T2U_N10_AD2P_68
set_property PACKAGE_PIN P12      [get_ports FMC1_HPC_HA07_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L18N_T2U_N11_AD2N_68
set_property PACKAGE_PIN P15      [get_ports FMC1_HPC_HA06_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L15P_T2L_N4_AD11P_68
set_property PACKAGE_PIN N15      [get_ports FMC1_HPC_HA06_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L15N_T2L_N5_AD11N_68
set_property PACKAGE_PIN AA12     [get_ports FMC1_HPC_HA05_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L5P_T0U_N8_AD14P_68
set_property PACKAGE_PIN Y12      [get_ports FMC1_HPC_HA05_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L5N_T0U_N9_AD14N_68
set_property PACKAGE_PIN AA13     [get_ports FMC1_HPC_HA04_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L1P_T0L_N0_DBC_68
set_property PACKAGE_PIN Y13      [get_ports FMC1_HPC_HA04_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L1N_T0L_N1_DBC_68
set_property PACKAGE_PIN K11      [get_ports FMC1_HPC_HA03_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L21P_T3L_N4_AD8P_68
set_property PACKAGE_PIN J11      [get_ports FMC1_HPC_HA03_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L21N_T3L_N5_AD8N_68
set_property PACKAGE_PIN T16      [get_ports FMC1_HPC_HA02_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L9P_T1L_N4_AD12P_68
set_property PACKAGE_PIN T15      [get_ports FMC1_HPC_HA02_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L9N_T1L_N5_AD12N_68
set_property PACKAGE_PIN T14      [get_ports FMC1_HPC_HA01_CC_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L11P_T1U_N8_GC_68
set_property PACKAGE_PIN R13      [get_ports FMC1_HPC_HA01_CC_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L11N_T1U_N9_GC_68
set_property PACKAGE_PIN N14      [get_ports FMC1_HPC_HA00_CC_P] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L13P_T2L_N0_GC_QBC_68
set_property PACKAGE_PIN N13      [get_ports FMC1_HPC_HA00_CC_N] ;# Bank  68 VCCO - VADJ_1V8_FPGA - IO_L13N_T2L_N1_GC_QBC_68

set_property PACKAGE_PIN BD23     [get_ports FMC2_HPC_PRSNT_M2C_B_LS] ;# Bank  94 VCCO - VCC1V8_FPGA - IO_L3P_T0L_N4_AD15P_94
set_property PACKAGE_PIN AU24     [get_ports FMC2_HPC_PG_M2C_LS] ;# Bank  84 VCCO - VCC1V8_FPGA - IO_L16P_T2U_N6_QBC_AD3P_84
set_property PACKAGE_PIN AC9      [get_ports FMC2_HPC_GBTCLK0_M2C_C_P] ;# Bank 227 - MGTREFCLK0P_227
set_property PACKAGE_PIN AC8      [get_ports FMC2_HPC_GBTCLK0_M2C_C_N] ;# Bank 227 - MGTREFCLK0N_227
set_property PACKAGE_PIN AA9      [get_ports FMC2_HPC_GBTCLK1_M2C_C_P] ;# Bank 227 - MGTREFCLK1P_227
set_property PACKAGE_PIN AA8      [get_ports FMC2_HPC_GBTCLK1_M2C_C_N] ;# Bank 227 - MGTREFCLK1N_227
set_property PACKAGE_PIN R32      [get_ports FMC2_HPC_CLK0_M2C_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L11P_T1U_N8_GC_48
set_property PACKAGE_PIN P32      [get_ports FMC2_HPC_CLK0_M2C_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L11N_T1U_N9_GC_48
set_property PACKAGE_PIN AK34     [get_ports FMC2_HPC_CLK1_M2C_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L11P_T1U_N8_GC_47
set_property PACKAGE_PIN AL34     [get_ports FMC2_HPC_CLK1_M2C_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L11N_T1U_N9_GC_47
set_property PACKAGE_PIN M7       [get_ports FMC2_HPC_DP9_C2M_P]  ;# Bank 228 - MGTHTXP3_228
set_property PACKAGE_PIN U4       [get_ports FMC2_HPC_DP9_M2C_P]  ;# Bank 228 - MGTHRXP3_228
set_property PACKAGE_PIN U3       [get_ports FMC2_HPC_DP9_M2C_N]  ;# Bank 228 - MGTHRXN3_228
set_property PACKAGE_PIN M6       [get_ports FMC2_HPC_DP9_C2M_N]  ;# Bank 228 - MGTHTXN3_228
set_property PACKAGE_PIN P7       [get_ports FMC2_HPC_DP8_C2M_P]  ;# Bank 228 - MGTHTXP2_228
set_property PACKAGE_PIN V2       [get_ports FMC2_HPC_DP8_M2C_P]  ;# Bank 228 - MGTHRXP2_228
set_property PACKAGE_PIN V1       [get_ports FMC2_HPC_DP8_M2C_N]  ;# Bank 228 - MGTHRXN2_228
set_property PACKAGE_PIN P6       [get_ports FMC2_HPC_DP8_C2M_N]  ;# Bank 228 - MGTHTXN2_228
set_property PACKAGE_PIN Y7       [get_ports FMC2_HPC_DP7_C2M_P]  ;# Bank 227 - MGTHTXP3_227
set_property PACKAGE_PIN AA4      [get_ports FMC2_HPC_DP7_M2C_P]  ;# Bank 227 - MGTHRXP3_227
set_property PACKAGE_PIN AA3      [get_ports FMC2_HPC_DP7_M2C_N]  ;# Bank 227 - MGTHRXN3_227
set_property PACKAGE_PIN Y6       [get_ports FMC2_HPC_DP7_C2M_N]  ;# Bank 227 - MGTHTXN3_227
set_property PACKAGE_PIN AB7      [get_ports FMC2_HPC_DP6_C2M_P]  ;# Bank 227 - MGTHTXP2_227
set_property PACKAGE_PIN AB2      [get_ports FMC2_HPC_DP6_M2C_P]  ;# Bank 227 - MGTHRXP2_227
set_property PACKAGE_PIN AB1      [get_ports FMC2_HPC_DP6_M2C_N]  ;# Bank 227 - MGTHRXN2_227
set_property PACKAGE_PIN AB6      [get_ports FMC2_HPC_DP6_C2M_N]  ;# Bank 227 - MGTHTXN2_227
set_property PACKAGE_PIN AD7      [get_ports FMC2_HPC_DP5_C2M_P]  ;# Bank 227 - MGTHTXP1_227
set_property PACKAGE_PIN AC4      [get_ports FMC2_HPC_DP5_M2C_P]  ;# Bank 227 - MGTHRXP1_227
set_property PACKAGE_PIN AC3      [get_ports FMC2_HPC_DP5_M2C_N]  ;# Bank 227 - MGTHRXN1_227
set_property PACKAGE_PIN AD6      [get_ports FMC2_HPC_DP5_C2M_N]  ;# Bank 227 - MGTHTXN1_227
set_property PACKAGE_PIN AF7      [get_ports FMC2_HPC_DP4_C2M_P]  ;# Bank 227 - MGTHTXP0_227
set_property PACKAGE_PIN AD2      [get_ports FMC2_HPC_DP4_M2C_P]  ;# Bank 227 - MGTHRXP0_227
set_property PACKAGE_PIN AD1      [get_ports FMC2_HPC_DP4_M2C_N]  ;# Bank 227 - MGTHRXN0_227
set_property PACKAGE_PIN AF6      [get_ports FMC2_HPC_DP4_C2M_N]  ;# Bank 227 - MGTHTXN0_227
set_property PACKAGE_PIN AH7      [get_ports FMC2_HPC_DP3_C2M_P]  ;# Bank 226 - MGTHTXP3_226
set_property PACKAGE_PIN AE4      [get_ports FMC2_HPC_DP3_M2C_P]  ;# Bank 226 - MGTHRXP3_226
set_property PACKAGE_PIN AE3      [get_ports FMC2_HPC_DP3_M2C_N]  ;# Bank 226 - MGTHRXN3_226
set_property PACKAGE_PIN AH6      [get_ports FMC2_HPC_DP3_C2M_N]  ;# Bank 226 - MGTHTXN3_226
set_property PACKAGE_PIN AK7      [get_ports FMC2_HPC_DP2_C2M_P]  ;# Bank 226 - MGTHTXP2_226
set_property PACKAGE_PIN AF2      [get_ports FMC2_HPC_DP2_M2C_P]  ;# Bank 226 - MGTHRXP2_226
set_property PACKAGE_PIN AF1      [get_ports FMC2_HPC_DP2_M2C_N]  ;# Bank 226 - MGTHRXN2_226
set_property PACKAGE_PIN AK6      [get_ports FMC2_HPC_DP2_C2M_N]  ;# Bank 226 - MGTHTXN2_226
set_property PACKAGE_PIN AM7      [get_ports FMC2_HPC_DP1_C2M_P]  ;# Bank 226 - MGTHTXP1_226
set_property PACKAGE_PIN AG4      [get_ports FMC2_HPC_DP1_M2C_P]  ;# Bank 226 - MGTHRXP1_226
set_property PACKAGE_PIN AG3      [get_ports FMC2_HPC_DP1_M2C_N]  ;# Bank 226 - MGTHRXN1_226
set_property PACKAGE_PIN AM6      [get_ports FMC2_HPC_DP1_C2M_N]  ;# Bank 226 - MGTHTXN1_226
set_property PACKAGE_PIN AN5      [get_ports FMC2_HPC_DP0_C2M_P]  ;# Bank 226 - MGTHTXP0_226
set_property PACKAGE_PIN AH2      [get_ports FMC2_HPC_DP0_M2C_P]  ;# Bank 226 - MGTHRXP0_226
set_property PACKAGE_PIN AH1      [get_ports FMC2_HPC_DP0_M2C_N]  ;# Bank 226 - MGTHRXN0_226
set_property PACKAGE_PIN AN4      [get_ports FMC2_HPC_DP0_C2M_N]  ;# Bank 226 - MGTHTXN0_226
set_property PACKAGE_PIN AG32     [get_ports FMC2_HPC_LA33_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L24P_T3U_N10_47
set_property PACKAGE_PIN AG33     [get_ports FMC2_HPC_LA33_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L24N_T3U_N11_47
set_property PACKAGE_PIN AG31     [get_ports FMC2_HPC_LA32_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L23P_T3U_N8_47
set_property PACKAGE_PIN AH31     [get_ports FMC2_HPC_LA32_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L23N_T3U_N9_47
set_property PACKAGE_PIN AN34     [get_ports FMC2_HPC_LA31_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L8P_T1L_N2_AD5P_47
set_property PACKAGE_PIN AN35     [get_ports FMC2_HPC_LA31_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L8N_T1L_N3_AD5N_47
set_property PACKAGE_PIN AJ30     [get_ports FMC2_HPC_LA30_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L17P_T2U_N8_AD10P_47
set_property PACKAGE_PIN AJ31     [get_ports FMC2_HPC_LA30_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L17N_T2U_N9_AD10N_47
set_property PACKAGE_PIN AP38     [get_ports FMC2_HPC_LA29_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L1P_T0L_N0_DBC_47
set_property PACKAGE_PIN AR38     [get_ports FMC2_HPC_LA29_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L1N_T0L_N1_DBC_47
set_property PACKAGE_PIN AL35     [get_ports FMC2_HPC_LA28_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L7P_T1L_N0_QBC_AD13P_47
set_property PACKAGE_PIN AL36     [get_ports FMC2_HPC_LA28_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L7N_T1L_N1_QBC_AD13N_47
set_property PACKAGE_PIN AP35     [get_ports FMC2_HPC_LA27_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L3P_T0L_N4_AD15P_47
set_property PACKAGE_PIN AR35     [get_ports FMC2_HPC_LA27_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L3N_T0L_N5_AD15N_47
set_property PACKAGE_PIN AL29     [get_ports FMC2_HPC_LA26_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L15P_T2L_N4_AD11P_47
set_property PACKAGE_PIN AM29     [get_ports FMC2_HPC_LA26_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L15N_T2L_N5_AD11N_47
set_property PACKAGE_PIN AP36     [get_ports FMC2_HPC_LA25_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L5P_T0U_N8_AD14P_47
set_property PACKAGE_PIN AP37     [get_ports FMC2_HPC_LA25_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L5N_T0U_N9_AD14N_47
set_property PACKAGE_PIN AM36     [get_ports FMC2_HPC_LA24_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L9P_T1L_N4_AD12P_47
set_property PACKAGE_PIN AN36     [get_ports FMC2_HPC_LA24_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L9N_T1L_N5_AD12N_47
set_property PACKAGE_PIN AN33     [get_ports FMC2_HPC_LA23_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L10P_T1U_N6_QBC_AD4P_47
set_property PACKAGE_PIN AP33     [get_ports FMC2_HPC_LA23_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L10N_T1U_N7_QBC_AD4N_47
set_property PACKAGE_PIN AL30     [get_ports FMC2_HPC_LA22_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L16P_T2U_N6_QBC_AD3P_47
set_property PACKAGE_PIN AL31     [get_ports FMC2_HPC_LA22_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L16N_T2U_N7_QBC_AD3N_47
set_property PACKAGE_PIN AT35     [get_ports FMC2_HPC_LA21_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L2P_T0L_N2_47
set_property PACKAGE_PIN AT36     [get_ports FMC2_HPC_LA21_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L2N_T0L_N3_47
set_property PACKAGE_PIN AR37     [get_ports FMC2_HPC_LA20_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L6P_T0U_N10_AD6P_47
set_property PACKAGE_PIN AT37     [get_ports FMC2_HPC_LA20_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L6N_T0U_N11_AD6N_47
set_property PACKAGE_PIN AT39     [get_ports FMC2_HPC_LA19_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L4P_T0U_N6_DBC_AD7P_47
set_property PACKAGE_PIN AT40     [get_ports FMC2_HPC_LA19_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L4N_T0U_N7_DBC_AD7N_47
set_property PACKAGE_PIN AL32     [get_ports FMC2_HPC_LA18_CC_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L13P_T2L_N0_GC_QBC_47
set_property PACKAGE_PIN AM32     [get_ports FMC2_HPC_LA18_CC_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L13N_T2L_N1_GC_QBC_47
set_property PACKAGE_PIN AJ32     [get_ports FMC2_HPC_LA17_CC_P] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L14P_T2L_N2_GC_47
set_property PACKAGE_PIN AK32     [get_ports FMC2_HPC_LA17_CC_N] ;# Bank  47 VCCO - VADJ_1V8_FPGA - IO_L14N_T2L_N3_GC_47
set_property PACKAGE_PIN U31      [get_ports FMC2_HPC_LA16_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L8P_T1L_N2_AD5P_48
set_property PACKAGE_PIN U32      [get_ports FMC2_HPC_LA16_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L8N_T1L_N3_AD5N_48
set_property PACKAGE_PIN T34      [get_ports FMC2_HPC_LA15_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L6P_T0U_N10_AD6P_48
set_property PACKAGE_PIN T35      [get_ports FMC2_HPC_LA15_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L6N_T0U_N11_AD6N_48
set_property PACKAGE_PIN L33      [get_ports FMC2_HPC_LA14_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L21P_T3L_N4_AD8P_48
set_property PACKAGE_PIN K33      [get_ports FMC2_HPC_LA14_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L21N_T3L_N5_AD8N_48
set_property PACKAGE_PIN T30      [get_ports FMC2_HPC_LA13_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L7P_T1L_N0_QBC_AD13P_48
set_property PACKAGE_PIN T31      [get_ports FMC2_HPC_LA13_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L7N_T1L_N1_QBC_AD13N_48
set_property PACKAGE_PIN R31      [get_ports FMC2_HPC_LA12_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L10P_T1U_N6_QBC_AD4P_48
set_property PACKAGE_PIN P31      [get_ports FMC2_HPC_LA12_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L10N_T1U_N7_QBC_AD4N_48
set_property PACKAGE_PIN Y31      [get_ports FMC2_HPC_LA11_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L9P_T1L_N4_AD12P_48
set_property PACKAGE_PIN W31      [get_ports FMC2_HPC_LA11_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L9N_T1L_N5_AD12N_48
set_property PACKAGE_PIN N32      [get_ports FMC2_HPC_LA10_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L23P_T3U_N8_48
set_property PACKAGE_PIN M32      [get_ports FMC2_HPC_LA10_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L23N_T3U_N9_48
set_property PACKAGE_PIN M36      [get_ports FMC2_HPC_LA09_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L17P_T2U_N8_AD10P_48
set_property PACKAGE_PIN L36      [get_ports FMC2_HPC_LA09_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L17N_T2U_N9_AD10N_48
set_property PACKAGE_PIN M35      [get_ports FMC2_HPC_LA08_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L24P_T3U_N10_48
set_property PACKAGE_PIN L35      [get_ports FMC2_HPC_LA08_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L24N_T3U_N11_48
set_property PACKAGE_PIN L34      [get_ports FMC2_HPC_LA07_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L19P_T3L_N0_DBC_AD9P_48
set_property PACKAGE_PIN K34      [get_ports FMC2_HPC_LA07_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L19N_T3L_N1_DBC_AD9N_48
set_property PACKAGE_PIN P37      [get_ports FMC2_HPC_LA06_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L16P_T2U_N6_QBC_AD3P_48
set_property PACKAGE_PIN N37      [get_ports FMC2_HPC_LA06_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L16N_T2U_N7_QBC_AD3N_48
set_property PACKAGE_PIN N38      [get_ports FMC2_HPC_LA05_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L18P_T2U_N10_AD2P_48
set_property PACKAGE_PIN M38      [get_ports FMC2_HPC_LA05_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L18N_T2U_N11_AD2N_48
set_property PACKAGE_PIN M37      [get_ports FMC2_HPC_LA04_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L15P_T2L_N4_AD11P_48
set_property PACKAGE_PIN L38      [get_ports FMC2_HPC_LA04_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L15N_T2L_N5_AD11N_48
set_property PACKAGE_PIN N34      [get_ports FMC2_HPC_LA03_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L20P_T3L_N2_AD1P_48
set_property PACKAGE_PIN N35      [get_ports FMC2_HPC_LA03_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L20N_T3L_N3_AD1N_48
set_property PACKAGE_PIN N33      [get_ports FMC2_HPC_LA02_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L22P_T3U_N6_DBC_AD0P_48
set_property PACKAGE_PIN M33      [get_ports FMC2_HPC_LA02_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L22N_T3U_N7_DBC_AD0N_48
set_property PACKAGE_PIN P35      [get_ports FMC2_HPC_LA01_CC_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L14P_T2L_N2_GC_48
set_property PACKAGE_PIN P36      [get_ports FMC2_HPC_LA01_CC_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L14N_T2L_N3_GC_48
set_property PACKAGE_PIN T33      [get_ports FMC2_HPC_LA00_CC_P] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L12P_T1U_N10_GC_48
set_property PACKAGE_PIN R33      [get_ports FMC2_HPC_LA00_CC_N] ;# Bank  48 VCCO - VADJ_1V8_FPGA - IO_L12N_T1U_N11_GC_48
