// Seed: 273593614
module module_0;
  always $signed(31);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd49,
    parameter id_3 = 32'd37
) (
    input  wor   id_0
    , id_6,
    output wand  id_1,
    output uwire _id_2
    , id_7,
    output wire  _id_3,
    input  uwire id_4
);
  wire id_8;
  ;
  module_0 modCall_1 ();
  wire [-1 : 1] id_9;
  logic [id_2 : id_3] id_10, id_11;
endmodule
module module_2 (
    input  wire id_0,
    output tri  id_1,
    output wand id_2
);
  wire id_4;
  module_0 modCall_1 ();
  wire id_5[(  -1  ) : -1  ==  -1];
endmodule
