[2025-09-17 00:25:48] START suite=qualcomm_srv trace=srv574_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv574_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2640968 heartbeat IPC: 3.786 cumulative IPC: 3.786 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5046943 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5046943 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5046944 heartbeat IPC: 4.156 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13537415 heartbeat IPC: 1.178 cumulative IPC: 1.178 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22154063 heartbeat IPC: 1.161 cumulative IPC: 1.169 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30736903 heartbeat IPC: 1.165 cumulative IPC: 1.168 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 39432492 heartbeat IPC: 1.15 cumulative IPC: 1.163 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 48105923 heartbeat IPC: 1.153 cumulative IPC: 1.161 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 56796580 heartbeat IPC: 1.151 cumulative IPC: 1.159 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 65566968 heartbeat IPC: 1.14 cumulative IPC: 1.157 (Simulation time: 00 hr 09 min 18 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 74048107 heartbeat IPC: 1.179 cumulative IPC: 1.159 (Simulation time: 00 hr 10 min 28 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv574_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000024 cycles: 82730384 heartbeat IPC: 1.152 cumulative IPC: 1.159 (Simulation time: 00 hr 11 min 32 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 86301838 cumulative IPC: 1.159 (Simulation time: 00 hr 12 min 42 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 86301838 cumulative IPC: 1.159 (Simulation time: 00 hr 12 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv574_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.159 instructions: 100000003 cycles: 86301838
CPU 0 Branch Prediction Accuracy: 91.34% MPKI: 15.3 Average ROB Occupancy at Mispredict: 26.78
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2817
BRANCH_INDIRECT: 0.4199
BRANCH_CONDITIONAL: 12.9
BRANCH_DIRECT_CALL: 0.694
BRANCH_INDIRECT_CALL: 0.5028
BRANCH_RETURN: 0.4954


====Backend Stall Breakdown====
ROB_STALL: 200253
LQ_STALL: 0
SQ_STALL: 536835


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 151.55634
REPLAY_LOAD: 77.656624
NON_REPLAY_LOAD: 15.930932

== Total ==
ADDR_TRANS: 21521
REPLAY_LOAD: 12891
NON_REPLAY_LOAD: 165841

== Counts ==
ADDR_TRANS: 142
REPLAY_LOAD: 166
NON_REPLAY_LOAD: 10410

cpu0->cpu0_STLB TOTAL        ACCESS:    1767100 HIT:    1761423 MISS:       5677 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1767100 HIT:    1761423 MISS:       5677 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 193.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7688743 HIT:    6688695 MISS:    1000048 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6219684 HIT:    5384605 MISS:     835079 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     540975 HIT:     398082 MISS:     142893 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     917593 HIT:     904678 MISS:      12915 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10491 HIT:       1330 MISS:       9161 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.99 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14423642 HIT:    8071554 MISS:    6352088 MSHR_MERGE:    1522315
cpu0->cpu0_L1I LOAD         ACCESS:   14423642 HIT:    8071554 MISS:    6352088 MSHR_MERGE:    1522315
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.67 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29958025 HIT:   26631985 MISS:    3326040 MSHR_MERGE:    1384633
cpu0->cpu0_L1D LOAD         ACCESS:   16940040 HIT:   15209621 MISS:    1730419 MSHR_MERGE:     340499
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13006176 HIT:   11421060 MISS:    1585116 MSHR_MERGE:    1044120
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11809 HIT:       1304 MISS:      10505 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.35 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12075713 HIT:   10356204 MISS:    1719509 MSHR_MERGE:     861827
cpu0->cpu0_ITLB LOAD         ACCESS:   12075713 HIT:   10356204 MISS:    1719509 MSHR_MERGE:     861827
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.128 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28346588 HIT:   27133764 MISS:    1212824 MSHR_MERGE:     303406
cpu0->cpu0_DTLB LOAD         ACCESS:   28346588 HIT:   27133764 MISS:    1212824 MSHR_MERGE:     303406
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.091 cycles
cpu0->LLC TOTAL        ACCESS:    1208285 HIT:    1135234 MISS:      73051 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     835079 HIT:     807546 MISS:      27533 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     142893 HIT:     102403 MISS:      40490 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     221152 HIT:     220789 MISS:        363 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9161 HIT:       4496 MISS:       4665 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4435
  ROW_BUFFER_MISS:      68250
  AVG DBUS CONGESTED CYCLE: 3.678
Channel 0 WQ ROW_BUFFER_HIT:       1766
  ROW_BUFFER_MISS:      34956
  FULL:          0
Channel 0 REFRESHES ISSUED:       7192

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       535045       400338        86771         5199
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          196          517          250
  STLB miss resolved @ L2C                0          245          249          716          181
  STLB miss resolved @ LLC                0          265          412         2375         1028
  STLB miss resolved @ MEM                0            6          358         2185         2518

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             150951        49934      1149373       115074          631
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          227          162           51
  STLB miss resolved @ L2C                0          177          248           86            6
  STLB miss resolved @ LLC                0           81          299          577           93
  STLB miss resolved @ MEM                0            0          140          325          136
[2025-09-17 00:38:31] END   suite=qualcomm_srv trace=srv574_ap (rc=0)
