Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 25 17:04:13 2024
| Host         : miahafiz running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  479         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (253)
6. checking no_output_delay (214)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (253)
--------------------------------
 There are 253 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (214)
---------------------------------
 There are 214 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.218        0.000                      0                10323        0.058        0.000                      0                10323        4.020        0.000                       0                  5142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.218        0.000                      0                10323        0.058        0.000                      0                10323        4.020        0.000                       0                  5142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 4.292ns (66.758%)  route 2.137ns (33.242%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.500     3.473 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     3.475    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518     4.993 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[28]
                         net (fo=2, routed)           1.007     6.000    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[0][21]
    SLICE_X11Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.124 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, routed)           0.746     6.870    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/MANT[0]
    SLICE_X15Y91         LUT3 (Prop_lut3_I1_O)        0.150     7.020 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.382     7.402    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X15Y92         FDRE                                         r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X15Y92         FDRE                                         r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y92         FDRE (Setup_fdre_C_D)       -0.269    10.620    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.774ns (28.684%)  route 4.411ns (71.316%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          1.008     7.158    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[25]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y99          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[25]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.774ns (28.684%)  route 4.411ns (71.316%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          1.008     7.158    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y99          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[26]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.774ns (28.684%)  route 4.411ns (71.316%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          1.008     7.158    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[27]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y99          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[27]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.774ns (28.684%)  route 4.411ns (71.316%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          1.008     7.158    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y99          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[28]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 0.642ns (9.883%)  route 5.854ns (90.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X6Y92          FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[32]/Q
                         net (fo=71, routed)          5.165     6.656    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/Q[3]
    SLICE_X9Y131         LUT5 (Prop_lut5_I2_O)        0.124     6.780 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6_i_1/O
                         net (fo=1, routed)           0.689     7.469    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6_i_1_n_3
    SLICE_X16Y128        SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X16Y128        SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X16Y128        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    10.871    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din0_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 2.953ns (45.913%)  route 3.479ns (54.087%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/ap_clk
    SLICE_X14Y102        FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din0_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din0_buf1_reg[24]/Q
                         net (fo=6, routed)           0.625     2.116    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/s_axis_a_tdata[24]
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.240 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.240    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry_i_3_n_3
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.790 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.790    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry_n_3
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.904 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.904    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry__0_n_3
    SLICE_X21Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.175 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1/CO[0]
                         net (fo=20, routed)          0.653     3.828    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CO[0]
    SLICE_X18Y102        LUT3 (Prop_lut3_I2_O)        0.373     4.201 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     4.201    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/EXP_OFF.ext_mux[1]
    SLICE_X18Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.779 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=2, routed)           0.847     5.626    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.ext_largest_exp[2]
    SLICE_X18Y100        LUT4 (Prop_lut4_I0_O)        0.301     5.927 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_2/O
                         net (fo=1, routed)           0.808     6.735    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_2_n_3
    SLICE_X19Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.859 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_1/O
                         net (fo=1, routed)           0.545     7.405    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/EXP_OFF.lrg_almost_over
    SLICE_X18Y100        SRL16E                                       r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/aclk
    SLICE_X18Y100        SRL16E                                       r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X18Y100        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    10.845    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.774ns (29.358%)  route 4.269ns (70.642%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          0.866     7.016    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y98          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y98          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[21]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y98          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[21]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.774ns (29.358%)  route 4.269ns (70.642%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          0.866     7.016    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y98          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y98          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[22]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y98          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[22]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.774ns (29.358%)  route 4.269ns (70.642%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          0.866     7.016    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y98          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y98          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y98          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[23]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  3.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X3Y122         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[17]/Q
                         net (fo=2, routed)           0.121     0.672    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/in[15]
    SLICE_X2Y121         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.432     0.432    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X2Y121         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X2Y121         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X3Y124         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[25]/Q
                         net (fo=2, routed)           0.121     0.672    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/in[23]
    SLICE_X2Y123         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.432     0.432    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X2Y123         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X2Y123         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X3Y126         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[33]/Q
                         net (fo=2, routed)           0.121     0.672    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/in[31]
    SLICE_X2Y125         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.432     0.432    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X2Y125         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X2Y125         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X3Y128         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[38]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/in[36]
    SLICE_X2Y128         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.432     0.432    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X2Y128         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X2Y128         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X3Y130         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[46]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/in[44]
    SLICE_X2Y130         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.432     0.432    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X2Y130         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X2Y130         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X3Y132         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[54]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/in[52]
    SLICE_X2Y132         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.432     0.432    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X2Y132         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X2Y132         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X3Y120         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[6]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/in[4]
    SLICE_X2Y120         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.432     0.432    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X2Y120         SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X2Y120         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X9Y86          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[1]/Q
                         net (fo=1, routed)           0.106     0.657    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/din[1]
    RAMB18_X0Y34         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.432     0.432    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/ap_clk
    RAMB18_X0Y34         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.587    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X9Y86          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[6]/Q
                         net (fo=1, routed)           0.107     0.658    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/din[6]
    RAMB18_X0Y34         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.432     0.432    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/ap_clk
    RAMB18_X0Y34         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.587    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X9Y86          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[21]/Q
                         net (fo=1, routed)           0.107     0.658    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/din[21]
    RAMB18_X0Y34         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.432     0.432    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/ap_clk
    RAMB18_X0Y34         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     0.587    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y31    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y33    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y34   bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y34   bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y42   bd_0_i/hls_inst/U0/gmem_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y42   bd_0_i/hls_inst/U0/gmem_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X0Y35    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y46    bd_0_i/hls_inst/U0/mul_32s_32s_32_2_1_U33/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y44    bd_0_i/hls_inst/U0/mul_32s_32s_32_2_1_U33/tmp_product/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y83   bd_0_i/hls_inst/U0/Bj_stream_read_reg_731_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y106  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y106  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y106  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y106  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y112   bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/U0/ap_start
    SLICE_X17Y137        LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.070    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/U0/ap_start
    SLICE_X17Y137        LUT2 (Prop_lut2_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/U0/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.865    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.349ns  (logic 0.718ns (13.424%)  route 4.631ns (86.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X7Y111         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDSE (Prop_fdse_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=253, routed)         3.658     5.050    bd_0_i/hls_inst/U0/ap_CS_fsm_state1
    SLICE_X17Y137        LUT2 (Prop_lut2_I0_O)        0.299     5.349 r  bd_0_i/hls_inst/U0/ap_idle_INST_0/O
                         net (fo=0)                   0.973     6.322    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/icmp_ln522_reg_589_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.748ns  (logic 0.668ns (17.821%)  route 3.080ns (82.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y125        FDRE                                         r  bd_0_i/hls_inst/U0/icmp_ln522_reg_589_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/icmp_ln522_reg_589_reg[0]/Q
                         net (fo=79, routed)          2.107     3.598    bd_0_i/hls_inst/U0/gmem_m_axi_U/store_unit/user_resp/icmp_ln522_reg_589
    SLICE_X6Y111         LUT3 (Prop_lut3_I0_O)        0.150     3.748 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/store_unit/user_resp/ap_ready_INST_0/O
                         net (fo=0)                   0.973     4.721    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/icmp_ln522_reg_589_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.748ns  (logic 0.668ns (17.821%)  route 3.080ns (82.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y125        FDRE                                         r  bd_0_i/hls_inst/U0/icmp_ln522_reg_589_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/icmp_ln522_reg_589_reg[0]/Q
                         net (fo=79, routed)          2.107     3.598    bd_0_i/hls_inst/U0/gmem_m_axi_U/store_unit/user_resp/icmp_ln522_reg_589
    SLICE_X6Y111         LUT3 (Prop_lut3_I0_O)        0.150     3.748 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/store_unit/user_resp/ap_ready_INST_0/O
                         net (fo=0)                   0.973     4.721    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.last_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_wvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.507ns  (logic 0.794ns (22.642%)  route 2.713ns (77.358%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/ap_clk
    SLICE_X2Y111         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.last_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.last_cnt_reg[1]/Q
                         net (fo=7, routed)           0.723     2.214    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/Q[1]
    SLICE_X3Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.338 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/m_axi_gmem_WVALID_INST_0_i_1/O
                         net (fo=5, routed)           1.017     3.355    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/aggressive_gen.data_en
    SLICE_X3Y113         LUT3 (Prop_lut3_I2_O)        0.152     3.507 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/m_axi_gmem_WVALID_INST_0/O
                         net (fo=0)                   0.973     4.480    m_axi_gmem_wvalid
                                                                      r  m_axi_gmem_wvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.burst_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_arvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X20Y108        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.burst_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.burst_valid_reg/Q
                         net (fo=6, unset)            0.973     2.464    m_axi_gmem_arvalid
                                                                      r  m_axi_gmem_arvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_wdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X10Y106        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[0]/Q
                         net (fo=0)                   0.973     2.464    m_axi_gmem_wdata[0]
                                                                      r  m_axi_gmem_wdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_wdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X6Y105         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[10]/Q
                         net (fo=0)                   0.973     2.464    m_axi_gmem_wdata[10]
                                                                      r  m_axi_gmem_wdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_wdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X6Y105         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[11]/Q
                         net (fo=0)                   0.973     2.464    m_axi_gmem_wdata[11]
                                                                      r  m_axi_gmem_wdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_wdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X6Y106         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[16]/Q
                         net (fo=0)                   0.973     2.464    m_axi_gmem_wdata[16]
                                                                      r  m_axi_gmem_wdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_wdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X6Y106         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[17]/Q
                         net (fo=0)                   0.973     2.464    m_axi_gmem_wdata[17]
                                                                      r  m_axi_gmem_wdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_arlen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X21Y109        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[2]/Q
                         net (fo=0)                   0.410     0.948    m_axi_gmem_arlen[2]
                                                                      r  m_axi_gmem_arlen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_arlen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X21Y109        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[3]/Q
                         net (fo=0)                   0.410     0.948    m_axi_gmem_arlen[3]
                                                                      r  m_axi_gmem_arlen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
    SLICE_X13Y126        FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/U0/control_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.410     0.948    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X23Y118        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[10]/Q
                         net (fo=1, unset)            0.410     0.961    m_axi_gmem_araddr[10]
                                                                      r  m_axi_gmem_araddr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X23Y118        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[11]/Q
                         net (fo=1, unset)            0.410     0.961    m_axi_gmem_araddr[11]
                                                                      r  m_axi_gmem_araddr[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X23Y118        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[12]/Q
                         net (fo=1, unset)            0.410     0.961    m_axi_gmem_araddr[12]
                                                                      r  m_axi_gmem_araddr[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X23Y118        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[13]/Q
                         net (fo=1, unset)            0.410     0.961    m_axi_gmem_araddr[13]
                                                                      r  m_axi_gmem_araddr[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X23Y119        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y119        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[14]/Q
                         net (fo=1, unset)            0.410     0.961    m_axi_gmem_araddr[14]
                                                                      r  m_axi_gmem_araddr[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X23Y119        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y119        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[15]/Q
                         net (fo=1, unset)            0.410     0.961    m_axi_gmem_araddr[15]
                                                                      r  m_axi_gmem_araddr[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X23Y119        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y119        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[16]/Q
                         net (fo=1, unset)            0.410     0.961    m_axi_gmem_araddr[16]
                                                                      r  m_axi_gmem_araddr[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          3847 Endpoints
Min Delay          3847 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.raddr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 0.119ns (1.599%)  route 7.325ns (98.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=24, unset)           0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.119     1.092 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/state[0]_i_1__3/O
                         net (fo=1437, routed)        6.352     7.444    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/SR[0]
    SLICE_X4Y81          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.raddr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924     0.924    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/ap_clk
    SLICE_X4Y81          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.raddr_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.raddr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 0.119ns (1.599%)  route 7.325ns (98.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=24, unset)           0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.119     1.092 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/state[0]_i_1__3/O
                         net (fo=1437, routed)        6.352     7.444    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/SR[0]
    SLICE_X4Y81          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.raddr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924     0.924    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/ap_clk
    SLICE_X4Y81          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.raddr_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.raddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 0.119ns (1.599%)  route 7.325ns (98.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=24, unset)           0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.119     1.092 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/state[0]_i_1__3/O
                         net (fo=1437, routed)        6.352     7.444    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/SR[0]
    SLICE_X4Y81          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.raddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924     0.924    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/ap_clk
    SLICE_X4Y81          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.raddr_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.raddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 0.119ns (1.599%)  route 7.325ns (98.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=24, unset)           0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.119     1.092 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/state[0]_i_1__3/O
                         net (fo=1437, routed)        6.352     7.444    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/SR[0]
    SLICE_X4Y81          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.raddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924     0.924    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/ap_clk
    SLICE_X4Y81          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.raddr_reg[3]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_depth_gt1_gen.empty_n_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.396ns  (logic 0.119ns (1.609%)  route 7.277ns (98.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=24, unset)           0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.119     1.092 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/state[0]_i_1__3/O
                         net (fo=1437, routed)        6.304     7.396    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/SR[0]
    SLICE_X2Y91          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_depth_gt1_gen.empty_n_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924     0.924    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/ap_clk
    SLICE_X2Y91          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_depth_gt1_gen.empty_n_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_depth_gt1_gen.mOutPtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.396ns  (logic 0.119ns (1.609%)  route 7.277ns (98.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=24, unset)           0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.119     1.092 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/state[0]_i_1__3/O
                         net (fo=1437, routed)        6.304     7.396    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/SR[0]
    SLICE_X2Y91          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_depth_gt1_gen.mOutPtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924     0.924    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/ap_clk
    SLICE_X2Y91          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_depth_gt1_gen.mOutPtr_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_depth_gt1_gen.mOutPtr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.396ns  (logic 0.119ns (1.609%)  route 7.277ns (98.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=24, unset)           0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.119     1.092 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/state[0]_i_1__3/O
                         net (fo=1437, routed)        6.304     7.396    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/SR[0]
    SLICE_X2Y91          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_depth_gt1_gen.mOutPtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924     0.924    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/ap_clk
    SLICE_X2Y91          FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_depth_gt1_gen.mOutPtr_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_read_bwsup_fu_257/ap_enable_reg_pp0_iter2_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.396ns  (logic 0.119ns (1.609%)  route 7.277ns (98.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=24, unset)           0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.119     1.092 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/state[0]_i_1__3/O
                         net (fo=1437, routed)        6.304     7.396    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_read_bwsup_fu_257/ap_rst
    SLICE_X3Y91          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_read_bwsup_fu_257/ap_enable_reg_pp0_iter2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924     0.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_read_bwsup_fu_257/ap_clk
    SLICE_X3Y91          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_read_bwsup_fu_257/ap_enable_reg_pp0_iter2_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.396ns  (logic 0.119ns (1.609%)  route 7.277ns (98.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=24, unset)           0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.119     1.092 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/state[0]_i_1__3/O
                         net (fo=1437, routed)        6.304     7.396    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/SR[0]
    SLICE_X16Y128        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924     0.924    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X16Y128        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[16]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.396ns  (logic 0.119ns (1.609%)  route 7.277ns (98.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=24, unset)           0.973     0.973    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.119     1.092 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/state[0]_i_1__3/O
                         net (fo=1437, routed)        6.304     7.396    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/SR[0]
    SLICE_X16Y128        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924     0.924    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X16Y128        FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[0]
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[10]
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[11]
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[12]
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[13]
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[14]
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[15]
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[16]
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[17]
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[18]
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK





