ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_can.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c"
  20              		.section	.text.can_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	can_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	can_deinit:
  28              	.LVL0:
  29              	.LFB116:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \file    gd32f4xx_can.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief   CAN driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \version 2019-11-27, V2.0.1, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \version 2020-07-14, V2.0.2, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \version 2021-12-28, V2.1.1, firmware for GD32F4xx
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     Redistribution and use in source and binary forms, with or without modification,
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** are permitted provided that the following conditions are met:
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     1. Redistributions of source code must retain the above copyright notice, this
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****        list of conditions and the following disclaimer.
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****        this list of conditions and the following disclaimer in the documentation
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****        and/or other materials provided with the distribution.
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****        may be used to endorse or promote products derived from this software without
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****        specific prior written permission.
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 2


  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** OF SUCH DAMAGE.
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** #include "gd32f4xx_can.h"
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** #include <stdlib.h>
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** #define CAN_ERROR_HANDLE(s)     do{}while(1)
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      deinitialize CAN
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_deinit(uint32_t can_periph)
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
  30              		.loc 1 54 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 54 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN0 == can_periph){
  40              		.loc 1 55 5 is_stmt 1 view .LVU2
  41              		.loc 1 55 7 is_stmt 0 view .LVU3
  42 0002 0A4B     		ldr	r3, .L6
  43 0004 9842     		cmp	r0, r3
  44 0006 08D0     		beq	.L5
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }else{
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         rcu_periph_reset_enable(RCU_CAN1RST);
  45              		.loc 1 59 9 is_stmt 1 view .LVU4
  46 0008 40F61A00 		movw	r0, #2074
  47              	.LVL1:
  48              		.loc 1 59 9 is_stmt 0 view .LVU5
  49 000c FFF7FEFF 		bl	rcu_periph_reset_enable
  50              	.LVL2:
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         rcu_periph_reset_disable(RCU_CAN1RST);
  51              		.loc 1 60 9 is_stmt 1 view .LVU6
  52 0010 40F61A00 		movw	r0, #2074
  53 0014 FFF7FEFF 		bl	rcu_periph_reset_disable
  54              	.LVL3:
  55              	.L1:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 3


  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
  56              		.loc 1 62 1 is_stmt 0 view .LVU7
  57 0018 08BD     		pop	{r3, pc}
  58              	.LVL4:
  59              	.L5:
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
  60              		.loc 1 56 9 is_stmt 1 view .LVU8
  61 001a 40F61900 		movw	r0, #2073
  62              	.LVL5:
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
  63              		.loc 1 56 9 is_stmt 0 view .LVU9
  64 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  65              	.LVL6:
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }else{
  66              		.loc 1 57 9 is_stmt 1 view .LVU10
  67 0022 40F61900 		movw	r0, #2073
  68 0026 FFF7FEFF 		bl	rcu_periph_reset_disable
  69              	.LVL7:
  70 002a F5E7     		b	.L1
  71              	.L7:
  72              		.align	2
  73              	.L6:
  74 002c 00640040 		.word	1073767424
  75              		.cfi_endproc
  76              	.LFE116:
  78              		.section	.text.can_struct_para_init,"ax",%progbits
  79              		.align	1
  80              		.global	can_struct_para_init
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  85              	can_struct_para_init:
  86              	.LVL8:
  87              	.LFB117:
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      initialize CAN parameter struct with a default value
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  type: the type of CAN parameter struct
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INIT_STRUCT: the CAN initial struct
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FILTER_STRUCT: the CAN filter struct
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_TX_MESSAGE_STRUCT: the CAN TX message struct
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_RX_MESSAGE_STRUCT: the CAN RX message struct
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] p_struct: the pointer of the specific struct
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_struct_para_init(can_struct_type_enum type, void *p_struct)
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
  88              		.loc 1 76 1 view -0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		@ link register save eliminated.
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint8_t i;
  93              		.loc 1 77 5 view .LVU12
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 4


  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(NULL == p_struct) {
  94              		.loc 1 79 5 view .LVU13
  95              		.loc 1 79 7 is_stmt 0 view .LVU14
  96 0000 0B46     		mov	r3, r1
  97 0002 29B1     		cbz	r1, .L10
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_ERROR_HANDLE("struct parameter can not be NULL \r\n");
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* get type of the struct */
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     switch(type) {
  98              		.loc 1 84 5 is_stmt 1 view .LVU15
  99 0004 0328     		cmp	r0, #3
 100 0006 41D8     		bhi	.L22
 101 0008 DFE800F0 		tbb	[pc, r0]
 102              	.L13:
 103 000c 03       		.byte	(.L16-.L13)/2
 104 000d 13       		.byte	(.L15-.L13)/2
 105 000e 2D       		.byte	(.L20-.L13)/2
 106 000f 3E       		.byte	(.L21-.L13)/2
 107              		.p2align 1
 108              	.L10:
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_ERROR_HANDLE("struct parameter can not be NULL \r\n");
 109              		.loc 1 80 9 discriminator 1 view .LVU16
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_ERROR_HANDLE("struct parameter can not be NULL \r\n");
 110              		.loc 1 80 9 discriminator 1 view .LVU17
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_ERROR_HANDLE("struct parameter can not be NULL \r\n");
 111              		.loc 1 80 9 discriminator 1 view .LVU18
 112 0010 FEE7     		b	.L10
 113              	.L16:
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* used for can_init() */
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     case CAN_INIT_STRUCT:
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->auto_bus_off_recovery = DISABLE;
 114              		.loc 1 87 9 view .LVU19
 115              		.loc 1 87 67 is_stmt 0 view .LVU20
 116 0012 0022     		movs	r2, #0
 117 0014 4A71     		strb	r2, [r1, #5]
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->auto_retrans = DISABLE;
 118              		.loc 1 88 9 is_stmt 1 view .LVU21
 119              		.loc 1 88 58 is_stmt 0 view .LVU22
 120 0016 CA71     		strb	r2, [r1, #7]
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->auto_wake_up = DISABLE;
 121              		.loc 1 89 9 is_stmt 1 view .LVU23
 122              		.loc 1 89 58 is_stmt 0 view .LVU24
 123 0018 8A71     		strb	r2, [r1, #6]
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->prescaler = 0x03FFU;
 124              		.loc 1 90 9 is_stmt 1 view .LVU25
 125              		.loc 1 90 55 is_stmt 0 view .LVU26
 126 001a 40F2FF31 		movw	r1, #1023
 127              	.LVL9:
 128              		.loc 1 90 55 view .LVU27
 129 001e 5981     		strh	r1, [r3, #10]	@ movhi
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->rec_fifo_overwrite = DISABLE;
 130              		.loc 1 91 9 is_stmt 1 view .LVU28
 131              		.loc 1 91 64 is_stmt 0 view .LVU29
 132 0020 1A72     		strb	r2, [r3, #8]
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->resync_jump_width = CAN_BT_SJW_1TQ;
 133              		.loc 1 92 9 is_stmt 1 view .LVU30
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 5


 134              		.loc 1 92 63 is_stmt 0 view .LVU31
 135 0022 5A70     		strb	r2, [r3, #1]
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->time_segment_1 = CAN_BT_BS1_3TQ;
 136              		.loc 1 93 9 is_stmt 1 view .LVU32
 137              		.loc 1 93 60 is_stmt 0 view .LVU33
 138 0024 0221     		movs	r1, #2
 139 0026 9970     		strb	r1, [r3, #2]
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->time_segment_2 = CAN_BT_BS2_1TQ;
 140              		.loc 1 94 9 is_stmt 1 view .LVU34
 141              		.loc 1 94 60 is_stmt 0 view .LVU35
 142 0028 DA70     		strb	r2, [r3, #3]
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->time_triggered = DISABLE;
 143              		.loc 1 95 9 is_stmt 1 view .LVU36
 144              		.loc 1 95 60 is_stmt 0 view .LVU37
 145 002a 1A71     		strb	r2, [r3, #4]
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->trans_fifo_order = DISABLE;
 146              		.loc 1 96 9 is_stmt 1 view .LVU38
 147              		.loc 1 96 62 is_stmt 0 view .LVU39
 148 002c 5A72     		strb	r2, [r3, #9]
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->working_mode = CAN_NORMAL_MODE;
 149              		.loc 1 97 9 is_stmt 1 view .LVU40
 150              		.loc 1 97 58 is_stmt 0 view .LVU41
 151 002e 1A70     		strb	r2, [r3]
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 152              		.loc 1 99 9 is_stmt 1 view .LVU42
 153 0030 7047     		bx	lr
 154              	.LVL10:
 155              	.L15:
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* used for can_filter_init() */
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     case CAN_FILTER_STRUCT:
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_bits = CAN_FILTERBITS_32BIT;
 156              		.loc 1 102 9 view .LVU43
 157              		.loc 1 102 64 is_stmt 0 view .LVU44
 158 0032 0122     		movs	r2, #1
 159 0034 CA81     		strh	r2, [r1, #14]	@ movhi
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_enable = DISABLE;
 160              		.loc 1 103 9 is_stmt 1 view .LVU45
 161              		.loc 1 103 66 is_stmt 0 view .LVU46
 162 0036 0022     		movs	r2, #0
 163 0038 0A74     		strb	r2, [r1, #16]
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_fifo_number = CAN_FIFO0;
 164              		.loc 1 104 9 is_stmt 1 view .LVU47
 165              		.loc 1 104 71 is_stmt 0 view .LVU48
 166 003a 0A81     		strh	r2, [r1, #8]	@ movhi
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_list_high = 0x0000U;
 167              		.loc 1 105 9 is_stmt 1 view .LVU49
 168              		.loc 1 105 69 is_stmt 0 view .LVU50
 169 003c 0A80     		strh	r2, [r1]	@ movhi
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_list_low = 0x0000U;
 170              		.loc 1 106 9 is_stmt 1 view .LVU51
 171              		.loc 1 106 68 is_stmt 0 view .LVU52
 172 003e 4A80     		strh	r2, [r1, #2]	@ movhi
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mask_high = 0x0000U;
 173              		.loc 1 107 9 is_stmt 1 view .LVU53
 174              		.loc 1 107 69 is_stmt 0 view .LVU54
 175 0040 8A80     		strh	r2, [r1, #4]	@ movhi
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 6


 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mask_low = 0x0000U;
 176              		.loc 1 108 9 is_stmt 1 view .LVU55
 177              		.loc 1 108 68 is_stmt 0 view .LVU56
 178 0042 CA80     		strh	r2, [r1, #6]	@ movhi
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mode = CAN_FILTERMODE_MASK;
 179              		.loc 1 109 9 is_stmt 1 view .LVU57
 180              		.loc 1 109 64 is_stmt 0 view .LVU58
 181 0044 8A81     		strh	r2, [r1, #12]	@ movhi
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_number = 0U;
 182              		.loc 1 110 9 is_stmt 1 view .LVU59
 183              		.loc 1 110 66 is_stmt 0 view .LVU60
 184 0046 4A81     		strh	r2, [r1, #10]	@ movhi
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 185              		.loc 1 112 9 is_stmt 1 view .LVU61
 186 0048 7047     		bx	lr
 187              	.LVL11:
 188              	.L18:
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* used for can_message_transmit() */
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     case CAN_TX_MESSAGE_STRUCT:
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         for(i = 0U; i < 8U; i++) {
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             ((can_trasnmit_message_struct *)p_struct)->tx_data[i] = 0U;
 189              		.loc 1 116 13 discriminator 3 view .LVU62
 190              		.loc 1 116 67 is_stmt 0 discriminator 3 view .LVU63
 191 004a 9918     		adds	r1, r3, r2
 192 004c 0020     		movs	r0, #0
 193 004e C872     		strb	r0, [r1, #11]
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             ((can_trasnmit_message_struct *)p_struct)->tx_data[i] = 0U;
 194              		.loc 1 115 30 is_stmt 1 discriminator 3 view .LVU64
 195 0050 0132     		adds	r2, r2, #1
 196              	.LVL12:
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             ((can_trasnmit_message_struct *)p_struct)->tx_data[i] = 0U;
 197              		.loc 1 115 30 is_stmt 0 discriminator 3 view .LVU65
 198 0052 D2B2     		uxtb	r2, r2
 199              	.LVL13:
 200              	.L14:
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             ((can_trasnmit_message_struct *)p_struct)->tx_data[i] = 0U;
 201              		.loc 1 115 23 is_stmt 1 discriminator 1 view .LVU66
 202 0054 072A     		cmp	r2, #7
 203 0056 F8D9     		bls	.L18
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_dlen = 0u;
 204              		.loc 1 119 9 view .LVU67
 205              		.loc 1 119 60 is_stmt 0 view .LVU68
 206 0058 0022     		movs	r2, #0
 207              	.LVL14:
 208              		.loc 1 119 60 view .LVU69
 209 005a 9A72     		strb	r2, [r3, #10]
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_efid = 0U;
 210              		.loc 1 120 9 is_stmt 1 view .LVU70
 211              		.loc 1 120 60 is_stmt 0 view .LVU71
 212 005c 5A60     		str	r2, [r3, #4]
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_ff = (uint8_t)CAN_FF_STANDARD;
 213              		.loc 1 121 9 is_stmt 1 view .LVU72
 214              		.loc 1 121 58 is_stmt 0 view .LVU73
 215 005e 1A72     		strb	r2, [r3, #8]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 7


 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_ft = (uint8_t)CAN_FT_DATA;
 216              		.loc 1 122 9 is_stmt 1 view .LVU74
 217              		.loc 1 122 58 is_stmt 0 view .LVU75
 218 0060 5A72     		strb	r2, [r3, #9]
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_sfid = 0U;
 219              		.loc 1 123 9 is_stmt 1 view .LVU76
 220              		.loc 1 123 60 is_stmt 0 view .LVU77
 221 0062 1A60     		str	r2, [r3]
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 222              		.loc 1 125 9 is_stmt 1 view .LVU78
 223 0064 7047     		bx	lr
 224              	.LVL15:
 225              	.L20:
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* used for can_init() */
 226              		.loc 1 84 5 is_stmt 0 view .LVU79
 227 0066 0022     		movs	r2, #0
 228 0068 F4E7     		b	.L14
 229              	.LVL16:
 230              	.L19:
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* used for can_message_receive() */
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     case CAN_RX_MESSAGE_STRUCT:
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         for(i = 0U; i < 8U; i++) {
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             ((can_receive_message_struct *)p_struct)->rx_data[i] = 0U;
 231              		.loc 1 129 13 is_stmt 1 discriminator 3 view .LVU80
 232              		.loc 1 129 66 is_stmt 0 discriminator 3 view .LVU81
 233 006a 9918     		adds	r1, r3, r2
 234 006c 0020     		movs	r0, #0
 235 006e C872     		strb	r0, [r1, #11]
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             ((can_receive_message_struct *)p_struct)->rx_data[i] = 0U;
 236              		.loc 1 128 30 is_stmt 1 discriminator 3 view .LVU82
 237 0070 0132     		adds	r2, r2, #1
 238              	.LVL17:
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             ((can_receive_message_struct *)p_struct)->rx_data[i] = 0U;
 239              		.loc 1 128 30 is_stmt 0 discriminator 3 view .LVU83
 240 0072 D2B2     		uxtb	r2, r2
 241              	.LVL18:
 242              	.L12:
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             ((can_receive_message_struct *)p_struct)->rx_data[i] = 0U;
 243              		.loc 1 128 23 is_stmt 1 discriminator 1 view .LVU84
 244 0074 072A     		cmp	r2, #7
 245 0076 F8D9     		bls	.L19
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_receive_message_struct *)p_struct)->rx_dlen = 0U;
 246              		.loc 1 132 9 view .LVU85
 247              		.loc 1 132 59 is_stmt 0 view .LVU86
 248 0078 0022     		movs	r2, #0
 249              	.LVL19:
 250              		.loc 1 132 59 view .LVU87
 251 007a 9A72     		strb	r2, [r3, #10]
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_receive_message_struct *)p_struct)->rx_efid = 0U;
 252              		.loc 1 133 9 is_stmt 1 view .LVU88
 253              		.loc 1 133 59 is_stmt 0 view .LVU89
 254 007c 5A60     		str	r2, [r3, #4]
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_receive_message_struct *)p_struct)->rx_ff = (uint8_t)CAN_FF_STANDARD;
 255              		.loc 1 134 9 is_stmt 1 view .LVU90
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 8


 256              		.loc 1 134 57 is_stmt 0 view .LVU91
 257 007e 1A72     		strb	r2, [r3, #8]
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_receive_message_struct *)p_struct)->rx_fi = 0U;
 258              		.loc 1 135 9 is_stmt 1 view .LVU92
 259              		.loc 1 135 57 is_stmt 0 view .LVU93
 260 0080 DA74     		strb	r2, [r3, #19]
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_receive_message_struct *)p_struct)->rx_ft = (uint8_t)CAN_FT_DATA;
 261              		.loc 1 136 9 is_stmt 1 view .LVU94
 262              		.loc 1 136 57 is_stmt 0 view .LVU95
 263 0082 5A72     		strb	r2, [r3, #9]
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ((can_receive_message_struct *)p_struct)->rx_sfid = 0U;
 264              		.loc 1 137 9 is_stmt 1 view .LVU96
 265              		.loc 1 137 59 is_stmt 0 view .LVU97
 266 0084 1A60     		str	r2, [r3]
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 267              		.loc 1 139 9 is_stmt 1 view .LVU98
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     default:
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_ERROR_HANDLE("parameter is invalid \r\n");
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 268              		.loc 1 144 1 is_stmt 0 view .LVU99
 269 0086 7047     		bx	lr
 270              	.LVL20:
 271              	.L21:
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* used for can_init() */
 272              		.loc 1 84 5 view .LVU100
 273 0088 0022     		movs	r2, #0
 274 008a F3E7     		b	.L12
 275              	.L22:
 276              	.L11:
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 277              		.loc 1 142 9 is_stmt 1 discriminator 1 view .LVU101
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 278              		.loc 1 142 9 discriminator 1 view .LVU102
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 279              		.loc 1 142 9 discriminator 1 view .LVU103
 280 008c FEE7     		b	.L11
 281              		.cfi_endproc
 282              	.LFE117:
 284              		.section	.text.can_init,"ax",%progbits
 285              		.align	1
 286              		.global	can_init
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
 291              	can_init:
 292              	.LVL21:
 293              	.LFB118:
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      initialize CAN
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_parameter_init: parameters for CAN initializtion
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        working_mode: CAN_NORMAL_MODE, CAN_LOOPBACK_MODE, CAN_SILENT_MODE, CAN_SILENT_LOO
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 9


 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        resync_jump_width: CAN_BT_SJW_xTQ(x=1, 2, 3, 4)
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        time_segment_1: CAN_BT_BS1_xTQ(1..16)
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        time_segment_2: CAN_BT_BS2_xTQ(1..8)
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        time_triggered: ENABLE or DISABLE
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        auto_bus_off_recovery: ENABLE or DISABLE
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        auto_wake_up: ENABLE or DISABLE
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        auto_retrans: ENABLE or DISABLE
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        rec_fifo_overwrite: ENABLE or DISABLE
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        trans_fifo_order: ENABLE or DISABLE
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        prescaler: 0x0001 - 0x0400
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** ErrStatus can_init(uint32_t can_periph, can_parameter_struct *can_parameter_init)
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 294              		.loc 1 166 1 view -0
 295              		.cfi_startproc
 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 298              		@ link register save eliminated.
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 299              		.loc 1 167 5 view .LVU105
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     ErrStatus flag = ERROR;
 300              		.loc 1 168 5 view .LVU106
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* disable sleep mode */
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_SLPWMOD;
 301              		.loc 1 171 5 view .LVU107
 302 0000 0368     		ldr	r3, [r0]
 303              		.loc 1 171 25 is_stmt 0 view .LVU108
 304 0002 23F00203 		bic	r3, r3, #2
 305 0006 0360     		str	r3, [r0]
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* enable initialize mode */
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_IWMOD;
 306              		.loc 1 173 5 is_stmt 1 view .LVU109
 307 0008 0368     		ldr	r3, [r0]
 308              		.loc 1 173 25 is_stmt 0 view .LVU110
 309 000a 43F00103 		orr	r3, r3, #1
 310 000e 0360     		str	r3, [r0]
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* wait ACK */
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)) {
 311              		.loc 1 175 5 is_stmt 1 view .LVU111
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     ErrStatus flag = ERROR;
 312              		.loc 1 167 14 is_stmt 0 view .LVU112
 313 0010 4FF6FF73 		movw	r3, #65535
 314              	.LVL22:
 315              	.L24:
 316              		.loc 1 175 67 is_stmt 1 view .LVU113
 317              		.loc 1 175 29 is_stmt 0 view .LVU114
 318 0014 00F1040C 		add	ip, r0, #4
 319 0018 4268     		ldr	r2, [r0, #4]
 320              		.loc 1 175 67 view .LVU115
 321 001a 12F0010F 		tst	r2, #1
 322 001e 02D1     		bne	.L25
 323              		.loc 1 175 67 discriminator 1 view .LVU116
 324 0020 0BB1     		cbz	r3, .L25
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         timeout--;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 10


 325              		.loc 1 176 9 is_stmt 1 view .LVU117
 326              		.loc 1 176 16 is_stmt 0 view .LVU118
 327 0022 013B     		subs	r3, r3, #1
 328              	.LVL23:
 329              		.loc 1 176 16 view .LVU119
 330 0024 F6E7     		b	.L24
 331              	.L25:
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* check initialize working success */
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) {
 332              		.loc 1 179 5 is_stmt 1 view .LVU120
 333              		.loc 1 179 25 is_stmt 0 view .LVU121
 334 0026 4368     		ldr	r3, [r0, #4]
 335              	.LVL24:
 336              		.loc 1 179 7 view .LVU122
 337 0028 13F0010F 		tst	r3, #1
 338 002c 70D0     		beq	.L43
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         flag = ERROR;
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* set the bit timing register */
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_BT(can_periph) = (BT_MODE((uint32_t)can_parameter_init->working_mode) | \
 339              		.loc 1 183 9 is_stmt 1 view .LVU123
 340              		.loc 1 183 31 is_stmt 0 view .LVU124
 341 002e 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 342              		.loc 1 184 31 view .LVU125
 343 0030 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 344 0032 1B06     		lsls	r3, r3, #24
 345 0034 03F04073 		and	r3, r3, #50331648
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 346              		.loc 1 183 83 view .LVU126
 347 0038 43EA8273 		orr	r3, r3, r2, lsl #30
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                               BT_BS1((uint32_t)can_parameter_init->time_segment_1) | \
 348              		.loc 1 185 31 view .LVU127
 349 003c 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
 350 003e 1204     		lsls	r2, r2, #16
 351 0040 02F47022 		and	r2, r2, #983040
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 352              		.loc 1 184 87 view .LVU128
 353 0044 1343     		orrs	r3, r3, r2
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 354              		.loc 1 186 31 view .LVU129
 355 0046 CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
 356 0048 1205     		lsls	r2, r2, #20
 357 004a 02F4E002 		and	r2, r2, #7340032
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                               BT_BS1((uint32_t)can_parameter_init->time_segment_1) | \
 358              		.loc 1 185 84 view .LVU130
 359 004e 1343     		orrs	r3, r3, r2
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                               BT_BAUDPSC(((uint32_t)(can_parameter_init->prescaler) - 1U)));
 360              		.loc 1 187 31 view .LVU131
 361 0050 4A89     		ldrh	r2, [r1, #10]
 362 0052 013A     		subs	r2, r2, #1
 363 0054 C2F30902 		ubfx	r2, r2, #0, #10
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 364              		.loc 1 186 84 view .LVU132
 365 0058 1343     		orrs	r3, r3, r2
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 11


 366              		.loc 1 183 28 view .LVU133
 367 005a C361     		str	r3, [r0, #28]
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* time trigger communication mode */
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         if(ENABLE == can_parameter_init->time_triggered) {
 368              		.loc 1 190 9 is_stmt 1 view .LVU134
 369              		.loc 1 190 40 is_stmt 0 view .LVU135
 370 005c 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 371              		.loc 1 190 11 view .LVU136
 372 005e 012B     		cmp	r3, #1
 373 0060 2DD0     		beq	.L45
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TTC;
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_TTC;
 374              		.loc 1 193 13 is_stmt 1 view .LVU137
 375 0062 0368     		ldr	r3, [r0]
 376              		.loc 1 193 33 is_stmt 0 view .LVU138
 377 0064 23F08003 		bic	r3, r3, #128
 378 0068 0360     		str	r3, [r0]
 379              	.L29:
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* automatic bus-off management */
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         if(ENABLE == can_parameter_init->auto_bus_off_recovery) {
 380              		.loc 1 196 9 is_stmt 1 view .LVU139
 381              		.loc 1 196 40 is_stmt 0 view .LVU140
 382 006a 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
 383              		.loc 1 196 11 view .LVU141
 384 006c 012B     		cmp	r3, #1
 385 006e 2BD0     		beq	.L46
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ABOR;
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ABOR;
 386              		.loc 1 199 13 is_stmt 1 view .LVU142
 387 0070 0368     		ldr	r3, [r0]
 388              		.loc 1 199 33 is_stmt 0 view .LVU143
 389 0072 23F04003 		bic	r3, r3, #64
 390 0076 0360     		str	r3, [r0]
 391              	.L31:
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* automatic wakeup mode */
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         if(ENABLE == can_parameter_init->auto_wake_up) {
 392              		.loc 1 202 9 is_stmt 1 view .LVU144
 393              		.loc 1 202 40 is_stmt 0 view .LVU145
 394 0078 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 395              		.loc 1 202 11 view .LVU146
 396 007a 012B     		cmp	r3, #1
 397 007c 29D0     		beq	.L47
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_AWU;
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_AWU;
 398              		.loc 1 205 13 is_stmt 1 view .LVU147
 399 007e 0368     		ldr	r3, [r0]
 400              		.loc 1 205 33 is_stmt 0 view .LVU148
 401 0080 23F02003 		bic	r3, r3, #32
 402 0084 0360     		str	r3, [r0]
 403              	.L33:
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 12


 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* automatic retransmission mode */
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         if(ENABLE == can_parameter_init->auto_retrans) {
 404              		.loc 1 208 9 is_stmt 1 view .LVU149
 405              		.loc 1 208 40 is_stmt 0 view .LVU150
 406 0086 CB79     		ldrb	r3, [r1, #7]	@ zero_extendqisi2
 407              		.loc 1 208 11 view .LVU151
 408 0088 012B     		cmp	r3, #1
 409 008a 27D0     		beq	.L48
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ARD;
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ARD;
 410              		.loc 1 211 13 is_stmt 1 view .LVU152
 411 008c 0368     		ldr	r3, [r0]
 412              		.loc 1 211 33 is_stmt 0 view .LVU153
 413 008e 43F01003 		orr	r3, r3, #16
 414 0092 0360     		str	r3, [r0]
 415              	.L35:
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* receive FIFO overwrite mode */
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         if(ENABLE == can_parameter_init->rec_fifo_overwrite) {
 416              		.loc 1 214 9 is_stmt 1 view .LVU154
 417              		.loc 1 214 40 is_stmt 0 view .LVU155
 418 0094 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
 419              		.loc 1 214 11 view .LVU156
 420 0096 012B     		cmp	r3, #1
 421 0098 25D0     		beq	.L49
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_RFOD;
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_RFOD;
 422              		.loc 1 217 13 is_stmt 1 view .LVU157
 423 009a 0368     		ldr	r3, [r0]
 424              		.loc 1 217 33 is_stmt 0 view .LVU158
 425 009c 43F00803 		orr	r3, r3, #8
 426 00a0 0360     		str	r3, [r0]
 427              	.L37:
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* transmit FIFO order */
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         if(ENABLE == can_parameter_init->trans_fifo_order) {
 428              		.loc 1 220 9 is_stmt 1 view .LVU159
 429              		.loc 1 220 40 is_stmt 0 view .LVU160
 430 00a2 4B7A     		ldrb	r3, [r1, #9]	@ zero_extendqisi2
 431              		.loc 1 220 11 view .LVU161
 432 00a4 012B     		cmp	r3, #1
 433 00a6 23D0     		beq	.L50
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TFO;
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_TFO;
 434              		.loc 1 223 13 is_stmt 1 view .LVU162
 435 00a8 0368     		ldr	r3, [r0]
 436              		.loc 1 223 33 is_stmt 0 view .LVU163
 437 00aa 23F00403 		bic	r3, r3, #4
 438 00ae 0360     		str	r3, [r0]
 439              	.L39:
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* disable initialize mode */
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_CTL(can_periph) &= ~CAN_CTL_IWMOD;
 440              		.loc 1 226 9 is_stmt 1 view .LVU164
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 13


 441 00b0 0368     		ldr	r3, [r0]
 442              		.loc 1 226 29 is_stmt 0 view .LVU165
 443 00b2 23F00103 		bic	r3, r3, #1
 444 00b6 0360     		str	r3, [r0]
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         timeout = CAN_TIMEOUT;
 445              		.loc 1 227 9 is_stmt 1 view .LVU166
 446              	.LVL25:
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* wait the ACK */
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         while((CAN_STAT_IWS == (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)) {
 447              		.loc 1 229 9 view .LVU167
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         timeout = CAN_TIMEOUT;
 448              		.loc 1 227 17 is_stmt 0 view .LVU168
 449 00b8 4FF6FF73 		movw	r3, #65535
 450              		.loc 1 229 14 view .LVU169
 451 00bc 1EE0     		b	.L40
 452              	.LVL26:
 453              	.L45:
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 454              		.loc 1 191 13 is_stmt 1 view .LVU170
 455 00be 0368     		ldr	r3, [r0]
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 456              		.loc 1 191 33 is_stmt 0 view .LVU171
 457 00c0 43F08003 		orr	r3, r3, #128
 458 00c4 0360     		str	r3, [r0]
 459 00c6 D0E7     		b	.L29
 460              	.L46:
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 461              		.loc 1 197 13 is_stmt 1 view .LVU172
 462 00c8 0368     		ldr	r3, [r0]
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 463              		.loc 1 197 33 is_stmt 0 view .LVU173
 464 00ca 43F04003 		orr	r3, r3, #64
 465 00ce 0360     		str	r3, [r0]
 466 00d0 D2E7     		b	.L31
 467              	.L47:
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 468              		.loc 1 203 13 is_stmt 1 view .LVU174
 469 00d2 0368     		ldr	r3, [r0]
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 470              		.loc 1 203 33 is_stmt 0 view .LVU175
 471 00d4 43F02003 		orr	r3, r3, #32
 472 00d8 0360     		str	r3, [r0]
 473 00da D4E7     		b	.L33
 474              	.L48:
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 475              		.loc 1 209 13 is_stmt 1 view .LVU176
 476 00dc 0368     		ldr	r3, [r0]
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 477              		.loc 1 209 33 is_stmt 0 view .LVU177
 478 00de 23F01003 		bic	r3, r3, #16
 479 00e2 0360     		str	r3, [r0]
 480 00e4 D6E7     		b	.L35
 481              	.L49:
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 482              		.loc 1 215 13 is_stmt 1 view .LVU178
 483 00e6 0368     		ldr	r3, [r0]
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 14


 484              		.loc 1 215 33 is_stmt 0 view .LVU179
 485 00e8 23F00803 		bic	r3, r3, #8
 486 00ec 0360     		str	r3, [r0]
 487 00ee D8E7     		b	.L37
 488              	.L50:
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 489              		.loc 1 221 13 is_stmt 1 view .LVU180
 490 00f0 0368     		ldr	r3, [r0]
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 491              		.loc 1 221 33 is_stmt 0 view .LVU181
 492 00f2 43F00403 		orr	r3, r3, #4
 493 00f6 0360     		str	r3, [r0]
 494 00f8 DAE7     		b	.L39
 495              	.LVL27:
 496              	.L42:
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 497              		.loc 1 230 13 is_stmt 1 view .LVU182
 498              		.loc 1 230 20 is_stmt 0 view .LVU183
 499 00fa 013B     		subs	r3, r3, #1
 500              	.LVL28:
 501              	.L40:
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 502              		.loc 1 229 71 is_stmt 1 view .LVU184
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 503              		.loc 1 229 33 is_stmt 0 view .LVU185
 504 00fc DCF80020 		ldr	r2, [ip]
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 505              		.loc 1 229 71 view .LVU186
 506 0100 12F0010F 		tst	r2, #1
 507 0104 01D0     		beq	.L41
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 508              		.loc 1 229 71 discriminator 1 view .LVU187
 509 0106 002B     		cmp	r3, #0
 510 0108 F7D1     		bne	.L42
 511              	.L41:
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* check exit initialize mode */
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         if(0U != timeout) {
 512              		.loc 1 233 9 is_stmt 1 view .LVU188
 513              		.loc 1 233 11 is_stmt 0 view .LVU189
 514 010a 1BB9     		cbnz	r3, .L44
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 515              		.loc 1 168 15 view .LVU190
 516 010c 0020     		movs	r0, #0
 517              	.LVL29:
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 518              		.loc 1 168 15 view .LVU191
 519 010e 7047     		bx	lr
 520              	.LVL30:
 521              	.L43:
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 522              		.loc 1 180 14 view .LVU192
 523 0110 0020     		movs	r0, #0
 524              	.LVL31:
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 525              		.loc 1 180 14 view .LVU193
 526 0112 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 15


 527              	.LVL32:
 528              	.L44:
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = SUCCESS;
 529              		.loc 1 234 18 view .LVU194
 530 0114 0120     		movs	r0, #1
 531              	.LVL33:
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     return flag;
 532              		.loc 1 237 5 is_stmt 1 view .LVU195
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 533              		.loc 1 238 1 is_stmt 0 view .LVU196
 534 0116 7047     		bx	lr
 535              		.cfi_endproc
 536              	.LFE118:
 538              		.section	.text.can_filter_init,"ax",%progbits
 539              		.align	1
 540              		.global	can_filter_init
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 545              	can_filter_init:
 546              	.LVL34:
 547              	.LFB119:
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      initialize CAN filter
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_filter_parameter_init: struct for CAN filter initialization
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        filter_list_high: 0x0000 - 0xFFFF
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        filter_list_low: 0x0000 - 0xFFFF
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        filter_mask_high: 0x0000 - 0xFFFF
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        filter_mask_low: 0x0000 - 0xFFFF
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        filter_fifo_number: CAN_FIFO0, CAN_FIFO1
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        filter_number: 0 - 27
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        filter_mode: CAN_FILTERMODE_MASK, CAN_FILTERMODE_LIST
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        filter_bits: CAN_FILTERBITS_32BIT, CAN_FILTERBITS_16BIT
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        filter_enable: ENABLE or DISABLE
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_filter_init(can_filter_parameter_struct *can_filter_parameter_init)
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 548              		.loc 1 256 1 is_stmt 1 view -0
 549              		.cfi_startproc
 550              		@ args = 0, pretend = 0, frame = 0
 551              		@ frame_needed = 0, uses_anonymous_args = 0
 552              		.loc 1 256 1 is_stmt 0 view .LVU198
 553 0000 00B5     		push	{lr}
 554              	.LCFI1:
 555              		.cfi_def_cfa_offset 4
 556              		.cfi_offset 14, -4
 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint32_t val = 0U;
 557              		.loc 1 257 5 is_stmt 1 view .LVU199
 558              	.LVL35:
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     val = ((uint32_t)1) << (can_filter_parameter_init->filter_number);
 559              		.loc 1 259 5 view .LVU200
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 16


 560              		.loc 1 259 54 is_stmt 0 view .LVU201
 561 0002 4289     		ldrh	r2, [r0, #10]
 562              		.loc 1 259 9 view .LVU202
 563 0004 0123     		movs	r3, #1
 564 0006 9340     		lsls	r3, r3, r2
 565              	.LVL36:
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* filter lock disable */
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_FCTL(CAN0) |= CAN_FCTL_FLD;
 566              		.loc 1 261 5 is_stmt 1 view .LVU203
 567 0008 434A     		ldr	r2, .L62
 568 000a D2F80016 		ldr	r1, [r2, #1536]
 569              		.loc 1 261 20 is_stmt 0 view .LVU204
 570 000e 41F00101 		orr	r1, r1, #1
 571 0012 C2F80016 		str	r1, [r2, #1536]
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* disable filter */
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_FW(CAN0) &= ~(uint32_t)val;
 572              		.loc 1 263 5 is_stmt 1 view .LVU205
 573 0016 D2F81C16 		ldr	r1, [r2, #1564]
 574              		.loc 1 263 21 is_stmt 0 view .LVU206
 575 001a 6FEA030C 		mvn	ip, r3
 576              		.loc 1 263 18 view .LVU207
 577 001e 21EA0301 		bic	r1, r1, r3
 578 0022 C2F81C16 		str	r1, [r2, #1564]
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* filter 16 bits */
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_FILTERBITS_16BIT == can_filter_parameter_init->filter_bits) {
 579              		.loc 1 266 5 is_stmt 1 view .LVU208
 580              		.loc 1 266 57 is_stmt 0 view .LVU209
 581 0026 C289     		ldrh	r2, [r0, #14]
 582              		.loc 1 266 7 view .LVU210
 583 0028 F2B9     		cbnz	r2, .L52
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* set filter 16 bits */
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_FSCFG(CAN0) &= ~(uint32_t)val;
 584              		.loc 1 268 9 is_stmt 1 view .LVU211
 585 002a 3B49     		ldr	r1, .L62
 586 002c D1F80C26 		ldr	r2, [r1, #1548]
 587              		.loc 1 268 25 is_stmt 0 view .LVU212
 588 0030 0CEA0202 		and	r2, ip, r2
 589 0034 C1F80C26 		str	r2, [r1, #1548]
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* first 16 bits list and first 16 bits mask or first 16 bits list and second 16 bits list 
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_FDATA0(CAN0, can_filter_parameter_init->filter_number) = \
 590              		.loc 1 270 9 is_stmt 1 view .LVU213
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 591              		.loc 1 271 17 is_stmt 0 view .LVU214
 592 0038 B0F806E0 		ldrh	lr, [r0, #6]
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 593              		.loc 1 272 17 view .LVU215
 594 003c 4188     		ldrh	r1, [r0, #2]
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 595              		.loc 1 270 9 view .LVU216
 596 003e 4289     		ldrh	r2, [r0, #10]
 597 0040 02F10062 		add	r2, r2, #134217728
 598 0044 02F6C842 		addw	r2, r2, #3272
 599 0048 D200     		lsls	r2, r2, #3
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 600              		.loc 1 271 104 view .LVU217
 601 004a 41EA0E41 		orr	r1, r1, lr, lsl #16
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 17


 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 602              		.loc 1 270 68 view .LVU218
 603 004e 1160     		str	r1, [r2]
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* second 16 bits list and second 16 bits mask or third 16 bits list and fourth 16 bits lis
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_FDATA1(CAN0, can_filter_parameter_init->filter_number) = \
 604              		.loc 1 274 9 is_stmt 1 view .LVU219
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 605              		.loc 1 275 17 is_stmt 0 view .LVU220
 606 0050 B0F804E0 		ldrh	lr, [r0, #4]
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16BI
 607              		.loc 1 276 17 view .LVU221
 608 0054 0188     		ldrh	r1, [r0]
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 609              		.loc 1 274 9 view .LVU222
 610 0056 4289     		ldrh	r2, [r0, #10]
 611 0058 02F10062 		add	r2, r2, #134217728
 612 005c 02F6C842 		addw	r2, r2, #3272
 613 0060 D200     		lsls	r2, r2, #3
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 614              		.loc 1 275 105 view .LVU223
 615 0062 41EA0E41 		orr	r1, r1, lr, lsl #16
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 616              		.loc 1 274 68 view .LVU224
 617 0066 5160     		str	r1, [r2, #4]
 618              	.L52:
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* filter 32 bits */
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_FILTERBITS_32BIT == can_filter_parameter_init->filter_bits) {
 619              		.loc 1 279 5 is_stmt 1 view .LVU225
 620              		.loc 1 279 57 is_stmt 0 view .LVU226
 621 0068 C289     		ldrh	r2, [r0, #14]
 622              		.loc 1 279 7 view .LVU227
 623 006a 012A     		cmp	r2, #1
 624 006c 1FD0     		beq	.L60
 625              	.L53:
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* set filter 32 bits */
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_FSCFG(CAN0) |= (uint32_t)val;
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* 32 bits list or first 32 bits list */
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_FDATA0(CAN0, can_filter_parameter_init->filter_number) = \
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* 32 bits mask or second 32 bits list */
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_FDATA1(CAN0, can_filter_parameter_init->filter_number) = \
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BIT
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* filter mode */
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_FILTERMODE_MASK == can_filter_parameter_init->filter_mode) {
 626              		.loc 1 293 5 is_stmt 1 view .LVU228
 627              		.loc 1 293 56 is_stmt 0 view .LVU229
 628 006e 8289     		ldrh	r2, [r0, #12]
 629              		.loc 1 293 7 view .LVU230
 630 0070 002A     		cmp	r2, #0
 631 0072 3BD1     		bne	.L54
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* mask mode */
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_FMCFG(CAN0) &= ~(uint32_t)val;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 18


 632              		.loc 1 295 9 is_stmt 1 view .LVU231
 633 0074 2849     		ldr	r1, .L62
 634 0076 D1F80426 		ldr	r2, [r1, #1540]
 635              		.loc 1 295 25 is_stmt 0 view .LVU232
 636 007a 0CEA0202 		and	r2, ip, r2
 637 007e C1F80426 		str	r2, [r1, #1540]
 638              	.L55:
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* list mode */
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_FMCFG(CAN0) |= (uint32_t)val;
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* filter FIFO */
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_FIFO0 == (can_filter_parameter_init->filter_fifo_number)) {
 639              		.loc 1 302 5 is_stmt 1 view .LVU233
 640              		.loc 1 302 47 is_stmt 0 view .LVU234
 641 0082 0289     		ldrh	r2, [r0, #8]
 642              		.loc 1 302 7 view .LVU235
 643 0084 002A     		cmp	r2, #0
 644 0086 38D1     		bne	.L56
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* FIFO0 */
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_FAFIFO(CAN0) &= ~(uint32_t)val;
 645              		.loc 1 304 9 is_stmt 1 view .LVU236
 646 0088 2349     		ldr	r1, .L62
 647 008a D1F81426 		ldr	r2, [r1, #1556]
 648              		.loc 1 304 26 is_stmt 0 view .LVU237
 649 008e 0CEA0202 		and	r2, ip, r2
 650 0092 C1F81426 		str	r2, [r1, #1556]
 651              	.L57:
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* FIFO1 */
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_FAFIFO(CAN0) |= (uint32_t)val;
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* filter working */
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(ENABLE == can_filter_parameter_init->filter_enable) {
 652              		.loc 1 311 5 is_stmt 1 view .LVU238
 653              		.loc 1 311 43 is_stmt 0 view .LVU239
 654 0096 027C     		ldrb	r2, [r0, #16]	@ zero_extendqisi2
 655              		.loc 1 311 7 view .LVU240
 656 0098 012A     		cmp	r2, #1
 657 009a 35D0     		beq	.L61
 658              	.LVL37:
 659              	.L58:
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_FW(CAN0) |= (uint32_t)val;
 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* filter lock enable */
 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_FCTL(CAN0) &= ~CAN_FCTL_FLD;
 660              		.loc 1 317 5 is_stmt 1 view .LVU241
 661 009c 1E4A     		ldr	r2, .L62
 662 009e D2F80036 		ldr	r3, [r2, #1536]
 663              		.loc 1 317 20 is_stmt 0 view .LVU242
 664 00a2 23F00103 		bic	r3, r3, #1
 665 00a6 C2F80036 		str	r3, [r2, #1536]
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 19


 666              		.loc 1 318 1 view .LVU243
 667 00aa 5DF804FB 		ldr	pc, [sp], #4
 668              	.LVL38:
 669              	.L60:
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* 32 bits list or first 32 bits list */
 670              		.loc 1 281 9 is_stmt 1 view .LVU244
 671 00ae 1A49     		ldr	r1, .L62
 672 00b0 D1F80C26 		ldr	r2, [r1, #1548]
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* 32 bits list or first 32 bits list */
 673              		.loc 1 281 25 is_stmt 0 view .LVU245
 674 00b4 1A43     		orrs	r2, r2, r3
 675 00b6 C1F80C26 		str	r2, [r1, #1548]
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 676              		.loc 1 283 9 is_stmt 1 view .LVU246
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 677              		.loc 1 284 17 is_stmt 0 view .LVU247
 678 00ba B0F800E0 		ldrh	lr, [r0]
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* 32 bits mask or second 32 bits list */
 679              		.loc 1 285 17 view .LVU248
 680 00be 4188     		ldrh	r1, [r0, #2]
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 681              		.loc 1 283 9 view .LVU249
 682 00c0 4289     		ldrh	r2, [r0, #10]
 683 00c2 02F10062 		add	r2, r2, #134217728
 684 00c6 02F6C842 		addw	r2, r2, #3272
 685 00ca D200     		lsls	r2, r2, #3
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 686              		.loc 1 284 105 view .LVU250
 687 00cc 41EA0E41 		orr	r1, r1, lr, lsl #16
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 688              		.loc 1 283 68 view .LVU251
 689 00d0 1160     		str	r1, [r2]
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 690              		.loc 1 287 9 is_stmt 1 view .LVU252
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BIT
 691              		.loc 1 288 17 is_stmt 0 view .LVU253
 692 00d2 B0F804E0 		ldrh	lr, [r0, #4]
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 693              		.loc 1 289 17 view .LVU254
 694 00d6 C188     		ldrh	r1, [r0, #6]
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 695              		.loc 1 287 9 view .LVU255
 696 00d8 4289     		ldrh	r2, [r0, #10]
 697 00da 02F10062 		add	r2, r2, #134217728
 698 00de 02F6C842 		addw	r2, r2, #3272
 699 00e2 D200     		lsls	r2, r2, #3
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BIT
 700              		.loc 1 288 105 view .LVU256
 701 00e4 41EA0E41 		orr	r1, r1, lr, lsl #16
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 702              		.loc 1 287 68 view .LVU257
 703 00e8 5160     		str	r1, [r2, #4]
 704 00ea C0E7     		b	.L53
 705              	.L54:
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 706              		.loc 1 298 9 is_stmt 1 view .LVU258
 707 00ec 0A49     		ldr	r1, .L62
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 20


 708 00ee D1F80426 		ldr	r2, [r1, #1540]
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 709              		.loc 1 298 25 is_stmt 0 view .LVU259
 710 00f2 1A43     		orrs	r2, r2, r3
 711 00f4 C1F80426 		str	r2, [r1, #1540]
 712 00f8 C3E7     		b	.L55
 713              	.L56:
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 714              		.loc 1 307 9 is_stmt 1 view .LVU260
 715 00fa 0749     		ldr	r1, .L62
 716 00fc D1F81426 		ldr	r2, [r1, #1556]
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 717              		.loc 1 307 26 is_stmt 0 view .LVU261
 718 0100 1A43     		orrs	r2, r2, r3
 719 0102 C1F81426 		str	r2, [r1, #1556]
 720 0106 C6E7     		b	.L57
 721              	.L61:
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 722              		.loc 1 313 9 is_stmt 1 view .LVU262
 723 0108 0349     		ldr	r1, .L62
 724 010a D1F81C26 		ldr	r2, [r1, #1564]
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 725              		.loc 1 313 22 is_stmt 0 view .LVU263
 726 010e 1343     		orrs	r3, r3, r2
 727              	.LVL39:
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 728              		.loc 1 313 22 view .LVU264
 729 0110 C1F81C36 		str	r3, [r1, #1564]
 730 0114 C2E7     		b	.L58
 731              	.L63:
 732 0116 00BF     		.align	2
 733              	.L62:
 734 0118 00600040 		.word	1073766400
 735              		.cfi_endproc
 736              	.LFE119:
 738              		.section	.text.can1_filter_start_bank,"ax",%progbits
 739              		.align	1
 740              		.global	can1_filter_start_bank
 741              		.syntax unified
 742              		.thumb
 743              		.thumb_func
 745              	can1_filter_start_bank:
 746              	.LVL40:
 747              	.LFB120:
 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      set CAN1 filter start bank number
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  start_bank: CAN1 start bank number
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        (1..27)
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can1_filter_start_bank(uint8_t start_bank)
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 748              		.loc 1 329 1 is_stmt 1 view -0
 749              		.cfi_startproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 21


 750              		@ args = 0, pretend = 0, frame = 0
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752              		@ link register save eliminated.
 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* filter lock disable */
 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_FCTL(CAN0) |= CAN_FCTL_FLD;
 753              		.loc 1 331 5 view .LVU266
 754 0000 0D4B     		ldr	r3, .L65
 755 0002 D3F80026 		ldr	r2, [r3, #1536]
 756              		.loc 1 331 20 is_stmt 0 view .LVU267
 757 0006 42F00102 		orr	r2, r2, #1
 758 000a C3F80026 		str	r2, [r3, #1536]
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* set CAN1 filter start number */
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_FCTL(CAN0) &= ~(uint32_t)CAN_FCTL_HBC1F;
 759              		.loc 1 333 5 is_stmt 1 view .LVU268
 760 000e D3F80026 		ldr	r2, [r3, #1536]
 761              		.loc 1 333 20 is_stmt 0 view .LVU269
 762 0012 22F47C52 		bic	r2, r2, #16128
 763 0016 C3F80026 		str	r2, [r3, #1536]
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_FCTL(CAN0) |= FCTL_HBC1F(start_bank);
 764              		.loc 1 334 5 is_stmt 1 view .LVU270
 765 001a D3F80026 		ldr	r2, [r3, #1536]
 766              		.loc 1 334 23 is_stmt 0 view .LVU271
 767 001e 0002     		lsls	r0, r0, #8
 768              	.LVL41:
 769              		.loc 1 334 23 view .LVU272
 770 0020 00F47C50 		and	r0, r0, #16128
 771              		.loc 1 334 20 view .LVU273
 772 0024 0243     		orrs	r2, r2, r0
 773 0026 C3F80026 		str	r2, [r3, #1536]
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* filter lock enable */
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_FCTL(CAN0) &= ~CAN_FCTL_FLD;
 774              		.loc 1 336 5 is_stmt 1 view .LVU274
 775 002a D3F80026 		ldr	r2, [r3, #1536]
 776              		.loc 1 336 20 is_stmt 0 view .LVU275
 777 002e 22F00102 		bic	r2, r2, #1
 778 0032 C3F80026 		str	r2, [r3, #1536]
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 779              		.loc 1 337 1 view .LVU276
 780 0036 7047     		bx	lr
 781              	.L66:
 782              		.align	2
 783              	.L65:
 784 0038 00600040 		.word	1073766400
 785              		.cfi_endproc
 786              	.LFE120:
 788              		.section	.text.can_debug_freeze_enable,"ax",%progbits
 789              		.align	1
 790              		.global	can_debug_freeze_enable
 791              		.syntax unified
 792              		.thumb
 793              		.thumb_func
 795              	can_debug_freeze_enable:
 796              	.LVL42:
 797              	.LFB121:
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      enable CAN debug freeze
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 22


 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_debug_freeze_enable(uint32_t can_periph)
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 798              		.loc 1 347 1 is_stmt 1 view -0
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 0
 801              		@ frame_needed = 0, uses_anonymous_args = 0
 802              		.loc 1 347 1 is_stmt 0 view .LVU278
 803 0000 08B5     		push	{r3, lr}
 804              	.LCFI2:
 805              		.cfi_def_cfa_offset 8
 806              		.cfi_offset 3, -8
 807              		.cfi_offset 14, -4
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* set DFZ bit */
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_DFZ;
 808              		.loc 1 349 5 is_stmt 1 view .LVU279
 809 0002 0368     		ldr	r3, [r0]
 810              		.loc 1 349 25 is_stmt 0 view .LVU280
 811 0004 43F48033 		orr	r3, r3, #65536
 812 0008 0360     		str	r3, [r0]
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN0 == can_periph) {
 813              		.loc 1 351 5 is_stmt 1 view .LVU281
 814              		.loc 1 351 7 is_stmt 0 view .LVU282
 815 000a 064B     		ldr	r3, .L72
 816 000c 9842     		cmp	r0, r3
 817 000e 04D0     		beq	.L71
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }else{
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         dbg_periph_enable(DBG_CAN1_HOLD);
 818              		.loc 1 354 9 is_stmt 1 view .LVU283
 819 0010 40F21A20 		movw	r0, #538
 820              	.LVL43:
 821              		.loc 1 354 9 is_stmt 0 view .LVU284
 822 0014 FFF7FEFF 		bl	dbg_periph_enable
 823              	.LVL44:
 824              	.L67:
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 825              		.loc 1 356 1 view .LVU285
 826 0018 08BD     		pop	{r3, pc}
 827              	.LVL45:
 828              	.L71:
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 829              		.loc 1 352 9 is_stmt 1 view .LVU286
 830 001a 40F21920 		movw	r0, #537
 831              	.LVL46:
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 832              		.loc 1 352 9 is_stmt 0 view .LVU287
 833 001e FFF7FEFF 		bl	dbg_periph_enable
 834              	.LVL47:
 835 0022 F9E7     		b	.L67
 836              	.L73:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 23


 837              		.align	2
 838              	.L72:
 839 0024 00640040 		.word	1073767424
 840              		.cfi_endproc
 841              	.LFE121:
 843              		.section	.text.can_debug_freeze_disable,"ax",%progbits
 844              		.align	1
 845              		.global	can_debug_freeze_disable
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 850              	can_debug_freeze_disable:
 851              	.LVL48:
 852              	.LFB122:
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      disable CAN debug freeze
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_debug_freeze_disable(uint32_t can_periph)
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 853              		.loc 1 366 1 is_stmt 1 view -0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		.loc 1 366 1 is_stmt 0 view .LVU289
 858 0000 08B5     		push	{r3, lr}
 859              	.LCFI3:
 860              		.cfi_def_cfa_offset 8
 861              		.cfi_offset 3, -8
 862              		.cfi_offset 14, -4
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* set DFZ bit */
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_DFZ;
 863              		.loc 1 368 5 is_stmt 1 view .LVU290
 864 0002 0368     		ldr	r3, [r0]
 865              		.loc 1 368 25 is_stmt 0 view .LVU291
 866 0004 23F48033 		bic	r3, r3, #65536
 867 0008 0360     		str	r3, [r0]
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN0 == can_periph){
 868              		.loc 1 370 5 is_stmt 1 view .LVU292
 869              		.loc 1 370 7 is_stmt 0 view .LVU293
 870 000a 064B     		ldr	r3, .L79
 871 000c 9842     		cmp	r0, r3
 872 000e 04D0     		beq	.L78
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }else{
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         dbg_periph_disable(DBG_CAN1_HOLD);
 873              		.loc 1 373 9 is_stmt 1 view .LVU294
 874 0010 40F21A20 		movw	r0, #538
 875              	.LVL49:
 876              		.loc 1 373 9 is_stmt 0 view .LVU295
 877 0014 FFF7FEFF 		bl	dbg_periph_disable
 878              	.LVL50:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 24


 879              	.L74:
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 880              		.loc 1 375 1 view .LVU296
 881 0018 08BD     		pop	{r3, pc}
 882              	.LVL51:
 883              	.L78:
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 884              		.loc 1 371 9 is_stmt 1 view .LVU297
 885 001a 40F21920 		movw	r0, #537
 886              	.LVL52:
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 887              		.loc 1 371 9 is_stmt 0 view .LVU298
 888 001e FFF7FEFF 		bl	dbg_periph_disable
 889              	.LVL53:
 890 0022 F9E7     		b	.L74
 891              	.L80:
 892              		.align	2
 893              	.L79:
 894 0024 00640040 		.word	1073767424
 895              		.cfi_endproc
 896              	.LFE122:
 898              		.section	.text.can_time_trigger_mode_enable,"ax",%progbits
 899              		.align	1
 900              		.global	can_time_trigger_mode_enable
 901              		.syntax unified
 902              		.thumb
 903              		.thumb_func
 905              	can_time_trigger_mode_enable:
 906              	.LVL54:
 907              	.LFB123:
 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      enable CAN time trigger mode
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_time_trigger_mode_enable(uint32_t can_periph)
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 908              		.loc 1 385 1 is_stmt 1 view -0
 909              		.cfi_startproc
 910              		@ args = 0, pretend = 0, frame = 0
 911              		@ frame_needed = 0, uses_anonymous_args = 0
 912              		@ link register save eliminated.
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint8_t mailbox_number;
 913              		.loc 1 386 5 view .LVU300
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* enable the TTC mode */
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_TTC;
 914              		.loc 1 389 5 view .LVU301
 915 0000 0368     		ldr	r3, [r0]
 916              		.loc 1 389 25 is_stmt 0 view .LVU302
 917 0002 43F08003 		orr	r3, r3, #128
 918 0006 0360     		str	r3, [r0]
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* enable time stamp */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 25


 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     for(mailbox_number = 0U; mailbox_number < 3U; mailbox_number++) {
 919              		.loc 1 391 5 is_stmt 1 view .LVU303
 920              	.LVL55:
 921              		.loc 1 391 24 is_stmt 0 view .LVU304
 922 0008 0023     		movs	r3, #0
 923              		.loc 1 391 5 view .LVU305
 924 000a 09E0     		b	.L82
 925              	.LVL56:
 926              	.L83:
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 927              		.loc 1 392 9 is_stmt 1 discriminator 3 view .LVU306
 928 000c 00EB0311 		add	r1, r0, r3, lsl #4
 929 0010 D1F88421 		ldr	r2, [r1, #388]
 930              		.loc 1 392 45 is_stmt 0 discriminator 3 view .LVU307
 931 0014 42F48072 		orr	r2, r2, #256
 932 0018 C1F88421 		str	r2, [r1, #388]
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 933              		.loc 1 391 65 is_stmt 1 discriminator 3 view .LVU308
 934 001c 0133     		adds	r3, r3, #1
 935              	.LVL57:
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 936              		.loc 1 391 65 is_stmt 0 discriminator 3 view .LVU309
 937 001e DBB2     		uxtb	r3, r3
 938              	.LVL58:
 939              	.L82:
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 940              		.loc 1 391 45 is_stmt 1 discriminator 1 view .LVU310
 941 0020 022B     		cmp	r3, #2
 942 0022 F3D9     		bls	.L83
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 943              		.loc 1 394 1 is_stmt 0 view .LVU311
 944 0024 7047     		bx	lr
 945              		.cfi_endproc
 946              	.LFE123:
 948              		.section	.text.can_time_trigger_mode_disable,"ax",%progbits
 949              		.align	1
 950              		.global	can_time_trigger_mode_disable
 951              		.syntax unified
 952              		.thumb
 953              		.thumb_func
 955              	can_time_trigger_mode_disable:
 956              	.LVL59:
 957              	.LFB124:
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      disable CAN time trigger mode
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_time_trigger_mode_disable(uint32_t can_periph)
 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 958              		.loc 1 404 1 is_stmt 1 view -0
 959              		.cfi_startproc
 960              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 26


 961              		@ frame_needed = 0, uses_anonymous_args = 0
 962              		@ link register save eliminated.
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint8_t mailbox_number;
 963              		.loc 1 405 5 view .LVU313
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* disable the TTC mode */
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_TTC;
 964              		.loc 1 408 5 view .LVU314
 965 0000 0368     		ldr	r3, [r0]
 966              		.loc 1 408 25 is_stmt 0 view .LVU315
 967 0002 23F08003 		bic	r3, r3, #128
 968 0006 0360     		str	r3, [r0]
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* reset TSEN bits */
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     for(mailbox_number = 0U; mailbox_number < 3U; mailbox_number++) {
 969              		.loc 1 410 5 is_stmt 1 view .LVU316
 970              	.LVL60:
 971              		.loc 1 410 24 is_stmt 0 view .LVU317
 972 0008 0023     		movs	r3, #0
 973              		.loc 1 410 5 view .LVU318
 974 000a 09E0     		b	.L85
 975              	.LVL61:
 976              	.L86:
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 977              		.loc 1 411 9 is_stmt 1 discriminator 3 view .LVU319
 978 000c 00EB0311 		add	r1, r0, r3, lsl #4
 979 0010 D1F88421 		ldr	r2, [r1, #388]
 980              		.loc 1 411 45 is_stmt 0 discriminator 3 view .LVU320
 981 0014 22F48072 		bic	r2, r2, #256
 982 0018 C1F88421 		str	r2, [r1, #388]
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 983              		.loc 1 410 65 is_stmt 1 discriminator 3 view .LVU321
 984 001c 0133     		adds	r3, r3, #1
 985              	.LVL62:
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 986              		.loc 1 410 65 is_stmt 0 discriminator 3 view .LVU322
 987 001e DBB2     		uxtb	r3, r3
 988              	.LVL63:
 989              	.L85:
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 990              		.loc 1 410 45 is_stmt 1 discriminator 1 view .LVU323
 991 0020 022B     		cmp	r3, #2
 992 0022 F3D9     		bls	.L86
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 993              		.loc 1 413 1 is_stmt 0 view .LVU324
 994 0024 7047     		bx	lr
 995              		.cfi_endproc
 996              	.LFE124:
 998              		.section	.text.can_message_transmit,"ax",%progbits
 999              		.align	1
 1000              		.global	can_message_transmit
 1001              		.syntax unified
 1002              		.thumb
 1003              		.thumb_func
 1005              	can_message_transmit:
 1006              	.LVL64:
 1007              	.LFB125:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 27


 414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      transmit CAN message
 417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  transmit_message: struct for CAN transmit message
 420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        tx_sfid: 0x00000000 - 0x000007FF
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        tx_efid: 0x00000000 - 0x1FFFFFFF
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        tx_ff: CAN_FF_STANDARD, CAN_FF_EXTENDED
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        tx_ft: CAN_FT_DATA, CAN_FT_REMOTE
 424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        tx_dlen: 0 - 8
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        tx_data[]: 0x00 - 0xFF
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     mailbox_number
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** uint8_t can_message_transmit(uint32_t can_periph, can_trasnmit_message_struct *transmit_message)
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 1008              		.loc 1 430 1 is_stmt 1 view -0
 1009              		.cfi_startproc
 1010              		@ args = 0, pretend = 0, frame = 0
 1011              		@ frame_needed = 0, uses_anonymous_args = 0
 1012              		@ link register save eliminated.
 1013              		.loc 1 430 1 is_stmt 0 view .LVU326
 1014 0000 0346     		mov	r3, r0
 431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 1015              		.loc 1 431 5 is_stmt 1 view .LVU327
 1016              	.LVL65:
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* select one empty mailbox */
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_TSTAT_TME0 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME0)) {
 1017              		.loc 1 434 5 view .LVU328
 1018              		.loc 1 434 27 is_stmt 0 view .LVU329
 1019 0002 8268     		ldr	r2, [r0, #8]
 1020              		.loc 1 434 7 view .LVU330
 1021 0004 12F0806F 		tst	r2, #67108864
 1022 0008 09D1     		bne	.L92
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX0;
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(CAN_TSTAT_TME1 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME1)) {
 1023              		.loc 1 436 12 is_stmt 1 view .LVU331
 1024              		.loc 1 436 34 is_stmt 0 view .LVU332
 1025 000a 8268     		ldr	r2, [r0, #8]
 1026              		.loc 1 436 14 view .LVU333
 1027 000c 12F0006F 		tst	r2, #134217728
 1028 0010 4FD1     		bne	.L93
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX1;
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)) {
 1029              		.loc 1 438 12 is_stmt 1 view .LVU334
 1030              		.loc 1 438 34 is_stmt 0 view .LVU335
 1031 0012 8268     		ldr	r2, [r0, #8]
 1032              		.loc 1 438 14 view .LVU336
 1033 0014 12F0805F 		tst	r2, #268435456
 1034 0018 5AD0     		beq	.L94
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX2;
 1035              		.loc 1 439 24 view .LVU337
 1036 001a 0220     		movs	r0, #2
 1037              	.LVL66:
 1038              		.loc 1 439 24 view .LVU338
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 28


 1039 001c 00E0     		b	.L88
 1040              	.LVL67:
 1041              	.L92:
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX0;
 1042              		.loc 1 435 24 view .LVU339
 1043 001e 0020     		movs	r0, #0
 1044              	.LVL68:
 1045              	.L88:
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 1046              		.loc 1 430 1 view .LVU340
 1047 0020 30B4     		push	{r4, r5}
 1048              	.LCFI4:
 1049              		.cfi_def_cfa_offset 8
 1050              		.cfi_offset 4, -8
 1051              		.cfi_offset 5, -4
 1052              	.LVL69:
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         mailbox_number = CAN_NOMAILBOX;
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* return no mailbox empty */
 444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_NOMAILBOX == mailbox_number) {
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         return CAN_NOMAILBOX;
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_TMI(can_periph, mailbox_number) &= CAN_TMI_TEN;
 1053              		.loc 1 448 5 is_stmt 1 view .LVU341
 1054 0022 03EB0013 		add	r3, r3, r0, lsl #4
 1055              	.LVL70:
 1056              		.loc 1 448 5 is_stmt 0 view .LVU342
 1057 0026 D3F88021 		ldr	r2, [r3, #384]
 1058              		.loc 1 448 41 view .LVU343
 1059 002a 02F00102 		and	r2, r2, #1
 1060 002e C3F88021 		str	r2, [r3, #384]
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_FF_STANDARD == transmit_message->tx_ff) {
 1061              		.loc 1 449 5 is_stmt 1 view .LVU344
 1062              		.loc 1 449 43 is_stmt 0 view .LVU345
 1063 0032 0A7A     		ldrb	r2, [r1, #8]	@ zero_extendqisi2
 1064              		.loc 1 449 7 view .LVU346
 1065 0034 002A     		cmp	r2, #0
 1066 0036 3ED1     		bne	.L90
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* set transmit mailbox standard identifier */
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TMI(can_periph, mailbox_number) |= (uint32_t)(TMI_SFID(transmit_message->tx_sfid) | \
 1067              		.loc 1 451 9 is_stmt 1 view .LVU347
 1068 0038 D3F88021 		ldr	r2, [r3, #384]
 452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ft);
 1069              		.loc 1 452 64 is_stmt 0 view .LVU348
 1070 003c 4C7A     		ldrb	r4, [r1, #9]	@ zero_extendqisi2
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ft);
 1071              		.loc 1 451 48 view .LVU349
 1072 003e 0D68     		ldr	r5, [r1]
 1073 0040 44EA4554 		orr	r4, r4, r5, lsl #21
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ft);
 1074              		.loc 1 451 45 view .LVU350
 1075 0044 2243     		orrs	r2, r2, r4
 1076 0046 C3F88021 		str	r2, [r3, #384]
 1077              	.L91:
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 29


 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* set transmit mailbox extended identifier */
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TMI(can_periph, mailbox_number) |= (uint32_t)(TMI_EFID(transmit_message->tx_efid) | \
 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ff | \
 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ft);
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* set the data length */
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_DLENC;
 1078              		.loc 1 460 5 is_stmt 1 view .LVU351
 1079 004a D3F88421 		ldr	r2, [r3, #388]
 1080              		.loc 1 460 41 is_stmt 0 view .LVU352
 1081 004e 22F00F02 		bic	r2, r2, #15
 1082 0052 C3F88421 		str	r2, [r3, #388]
 461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_TMP(can_periph, mailbox_number) |= transmit_message->tx_dlen;
 1083              		.loc 1 461 5 is_stmt 1 view .LVU353
 1084 0056 D3F88421 		ldr	r2, [r3, #388]
 1085              		.loc 1 461 60 is_stmt 0 view .LVU354
 1086 005a 91F80AC0 		ldrb	ip, [r1, #10]	@ zero_extendqisi2
 1087              		.loc 1 461 41 view .LVU355
 1088 005e 42EA0C02 		orr	r2, r2, ip
 1089 0062 C3F88421 		str	r2, [r3, #388]
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* set the data */
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_TMDATA0(can_periph, mailbox_number) = TMDATA0_DB3(transmit_message->tx_data[3]) | \
 1090              		.loc 1 463 5 is_stmt 1 view .LVU356
 1091              		.loc 1 463 47 is_stmt 0 view .LVU357
 1092 0066 91F80EC0 		ldrb	ip, [r1, #14]	@ zero_extendqisi2
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1093              		.loc 1 464 13 view .LVU358
 1094 006a 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
 1095 006c 1204     		lsls	r2, r2, #16
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1096              		.loc 1 463 89 view .LVU359
 1097 006e 42EA0C62 		orr	r2, r2, ip, lsl #24
 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             TMDATA0_DB1(transmit_message->tx_data[1]) | \
 1098              		.loc 1 465 13 view .LVU360
 1099 0072 91F80CC0 		ldrb	ip, [r1, #12]	@ zero_extendqisi2
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1100              		.loc 1 464 55 view .LVU361
 1101 0076 42EA0C22 		orr	r2, r2, ip, lsl #8
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             TMDATA0_DB0(transmit_message->tx_data[0]);
 1102              		.loc 1 466 13 view .LVU362
 1103 007a 91F80BC0 		ldrb	ip, [r1, #11]	@ zero_extendqisi2
 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             TMDATA0_DB1(transmit_message->tx_data[1]) | \
 1104              		.loc 1 465 55 view .LVU363
 1105 007e 42EA0C02 		orr	r2, r2, ip
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1106              		.loc 1 463 45 view .LVU364
 1107 0082 C3F88821 		str	r2, [r3, #392]
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_TMDATA1(can_periph, mailbox_number) = TMDATA1_DB7(transmit_message->tx_data[7]) | \
 1108              		.loc 1 467 5 is_stmt 1 view .LVU365
 1109              		.loc 1 467 47 is_stmt 0 view .LVU366
 1110 0086 91F812C0 		ldrb	ip, [r1, #18]	@ zero_extendqisi2
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1111              		.loc 1 468 13 view .LVU367
 1112 008a 4A7C     		ldrb	r2, [r1, #17]	@ zero_extendqisi2
 1113 008c 1204     		lsls	r2, r2, #16
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_TMDATA1(can_periph, mailbox_number) = TMDATA1_DB7(transmit_message->tx_data[7]) | \
 1114              		.loc 1 467 89 view .LVU368
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 30


 1115 008e 42EA0C62 		orr	r2, r2, ip, lsl #24
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             TMDATA1_DB5(transmit_message->tx_data[5]) | \
 1116              		.loc 1 469 13 view .LVU369
 1117 0092 91F810C0 		ldrb	ip, [r1, #16]	@ zero_extendqisi2
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1118              		.loc 1 468 55 view .LVU370
 1119 0096 42EA0C22 		orr	r2, r2, ip, lsl #8
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             TMDATA1_DB4(transmit_message->tx_data[4]);
 1120              		.loc 1 470 13 view .LVU371
 1121 009a C97B     		ldrb	r1, [r1, #15]	@ zero_extendqisi2
 1122              	.LVL71:
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             TMDATA1_DB5(transmit_message->tx_data[5]) | \
 1123              		.loc 1 469 55 view .LVU372
 1124 009c 0A43     		orrs	r2, r2, r1
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1125              		.loc 1 467 45 view .LVU373
 1126 009e C3F88C21 		str	r2, [r3, #396]
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* enable transmission */
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_TMI(can_periph, mailbox_number) |= CAN_TMI_TEN;
 1127              		.loc 1 472 5 is_stmt 1 view .LVU374
 1128 00a2 D3F88021 		ldr	r2, [r3, #384]
 1129              		.loc 1 472 41 is_stmt 0 view .LVU375
 1130 00a6 42F00102 		orr	r2, r2, #1
 1131 00aa C3F88021 		str	r2, [r3, #384]
 473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     return mailbox_number;
 1132              		.loc 1 474 5 is_stmt 1 view .LVU376
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 1133              		.loc 1 475 1 is_stmt 0 view .LVU377
 1134 00ae 30BC     		pop	{r4, r5}
 1135              	.LCFI5:
 1136              		.cfi_restore 5
 1137              		.cfi_restore 4
 1138              		.cfi_def_cfa_offset 0
 1139 00b0 7047     		bx	lr
 1140              	.LVL72:
 1141              	.L93:
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)) {
 1142              		.loc 1 437 24 view .LVU378
 1143 00b2 0120     		movs	r0, #1
 1144              	.LVL73:
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)) {
 1145              		.loc 1 437 24 view .LVU379
 1146 00b4 B4E7     		b	.L88
 1147              	.LVL74:
 1148              	.L90:
 1149              	.LCFI6:
 1150              		.cfi_def_cfa_offset 8
 1151              		.cfi_offset 4, -8
 1152              		.cfi_offset 5, -4
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ff | \
 1153              		.loc 1 455 9 is_stmt 1 view .LVU380
 1154 00b6 D3F88041 		ldr	r4, [r3, #384]
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ff | \
 1155              		.loc 1 455 95 is_stmt 0 view .LVU381
 1156 00ba 4D68     		ldr	r5, [r1, #4]
 1157 00bc 42EAC502 		orr	r2, r2, r5, lsl #3
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 31


 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 1158              		.loc 1 457 64 view .LVU382
 1159 00c0 91F809C0 		ldrb	ip, [r1, #9]	@ zero_extendqisi2
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ff | \
 1160              		.loc 1 455 48 view .LVU383
 1161 00c4 42EA0C02 		orr	r2, r2, ip
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ff | \
 1162              		.loc 1 455 45 view .LVU384
 1163 00c8 2243     		orrs	r2, r2, r4
 1164 00ca C3F88021 		str	r2, [r3, #384]
 1165 00ce BCE7     		b	.L91
 1166              	.LVL75:
 1167              	.L94:
 1168              	.LCFI7:
 1169              		.cfi_def_cfa_offset 0
 1170              		.cfi_restore 4
 1171              		.cfi_restore 5
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 1172              		.loc 1 445 16 view .LVU385
 1173 00d0 0320     		movs	r0, #3
 1174              	.LVL76:
 1175              		.loc 1 475 1 view .LVU386
 1176 00d2 7047     		bx	lr
 1177              		.cfi_endproc
 1178              	.LFE125:
 1180              		.section	.text.can_transmit_states,"ax",%progbits
 1181              		.align	1
 1182              		.global	can_transmit_states
 1183              		.syntax unified
 1184              		.thumb
 1185              		.thumb_func
 1187              	can_transmit_states:
 1188              	.LVL77:
 1189              	.LFB126:
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      get CAN transmit state
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  mailbox_number
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_MAILBOX(x=0,1,2)
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     can_transmit_state_enum
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** can_transmit_state_enum can_transmit_states(uint32_t can_periph, uint8_t mailbox_number)
 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 1190              		.loc 1 488 1 is_stmt 1 view -0
 1191              		.cfi_startproc
 1192              		@ args = 0, pretend = 0, frame = 0
 1193              		@ frame_needed = 0, uses_anonymous_args = 0
 1194              		@ link register save eliminated.
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     can_transmit_state_enum state = CAN_TRANSMIT_FAILED;
 1195              		.loc 1 489 5 view .LVU388
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint32_t val = 0U;
 1196              		.loc 1 490 5 view .LVU389
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 32


 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* check selected mailbox state */
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     switch(mailbox_number) {
 1197              		.loc 1 493 5 view .LVU390
 1198 0000 0129     		cmp	r1, #1
 1199 0002 17D0     		beq	.L99
 1200 0004 0229     		cmp	r1, #2
 1201 0006 19D0     		beq	.L100
 1202 0008 09B1     		cbz	r1, .L109
 1203 000a 0220     		movs	r0, #2
 1204              	.LVL78:
 1205              		.loc 1 493 5 is_stmt 0 view .LVU391
 1206 000c 7047     		bx	lr
 1207              	.LVL79:
 1208              	.L109:
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* mailbox0 */
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     case CAN_MAILBOX0:
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF0 | CAN_TSTAT_MTFNERR0 | CAN_TSTAT_TME0);
 1209              		.loc 1 496 9 is_stmt 1 view .LVU392
 1210              		.loc 1 496 15 is_stmt 0 view .LVU393
 1211 000e 8368     		ldr	r3, [r0, #8]
 1212              		.loc 1 496 13 view .LVU394
 1213 0010 23F07B43 		bic	r3, r3, #-83886080
 1214 0014 23F47F03 		bic	r3, r3, #16711680
 1215 0018 23F47F43 		bic	r3, r3, #65280
 1216 001c 23F0FC03 		bic	r3, r3, #252
 1217              	.LVL80:
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 1218              		.loc 1 497 9 is_stmt 1 view .LVU395
 1219              	.L102:
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* mailbox1 */
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     case CAN_MAILBOX1:
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF1 | CAN_TSTAT_MTFNERR1 | CAN_TSTAT_TME1);
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* mailbox2 */
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     case CAN_MAILBOX2:
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF2 | CAN_TSTAT_MTFNERR2 | CAN_TSTAT_TME2);
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     default:
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         val = CAN_TRANSMIT_FAILED;
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     switch(val) {
 1220              		.loc 1 511 5 view .LVU396
 1221 0020 114A     		ldr	r2, .L110
 1222 0022 9342     		cmp	r3, r2
 1223 0024 17D0     		beq	.L105
 1224              		.loc 1 511 5 is_stmt 0 view .LVU397
 1225 0026 11D8     		bhi	.L103
 1226 0028 BBB1     		cbz	r3, .L106
 1227 002a 104A     		ldr	r2, .L110+4
 1228 002c 9342     		cmp	r3, r2
 1229 002e 16D1     		bne	.L107
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* transmit pending */
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     case(CAN_STATE_PENDING):
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         state = CAN_TRANSMIT_PENDING;
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 33


 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* mailbox0 transmit succeeded */
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     case(CAN_TSTAT_MTF0 | CAN_TSTAT_MTFNERR0 | CAN_TSTAT_TME0):
 518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         state = CAN_TRANSMIT_OK;
 1230              		.loc 1 518 15 view .LVU398
 1231 0030 0120     		movs	r0, #1
 1232              	.LVL81:
 1233              		.loc 1 518 15 view .LVU399
 1234 0032 7047     		bx	lr
 1235              	.LVL82:
 1236              	.L99:
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 1237              		.loc 1 500 9 is_stmt 1 view .LVU400
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 1238              		.loc 1 500 15 is_stmt 0 view .LVU401
 1239 0034 8268     		ldr	r2, [r0, #8]
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 1240              		.loc 1 500 13 view .LVU402
 1241 0036 0C4B     		ldr	r3, .L110
 1242 0038 1340     		ands	r3, r3, r2
 1243              	.LVL83:
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* mailbox2 */
 1244              		.loc 1 501 9 is_stmt 1 view .LVU403
 1245 003a F1E7     		b	.L102
 1246              	.LVL84:
 1247              	.L100:
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 1248              		.loc 1 504 9 view .LVU404
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 1249              		.loc 1 504 15 is_stmt 0 view .LVU405
 1250 003c 8368     		ldr	r3, [r0, #8]
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 1251              		.loc 1 504 13 view .LVU406
 1252 003e 23F06F43 		bic	r3, r3, #-285212672
 1253 0042 23F47C03 		bic	r3, r3, #16515072
 1254 0046 1B0C     		lsrs	r3, r3, #16
 1255 0048 1B04     		lsls	r3, r3, #16
 1256              	.LVL85:
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     default:
 1257              		.loc 1 505 9 is_stmt 1 view .LVU407
 1258 004a E9E7     		b	.L102
 1259              	.L103:
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* transmit pending */
 1260              		.loc 1 511 5 is_stmt 0 view .LVU408
 1261 004c 084A     		ldr	r2, .L110+8
 1262 004e 9342     		cmp	r3, r2
 1263 0050 07D1     		bne	.L108
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* mailbox1 transmit succeeded */
 521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     case(CAN_TSTAT_MTF1 | CAN_TSTAT_MTFNERR1 | CAN_TSTAT_TME1):
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         state = CAN_TRANSMIT_OK;
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* mailbox2 transmit succeeded */
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     case(CAN_TSTAT_MTF2 | CAN_TSTAT_MTFNERR2 | CAN_TSTAT_TME2):
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         state = CAN_TRANSMIT_OK;
 1264              		.loc 1 526 15 view .LVU409
 1265 0052 0120     		movs	r0, #1
 1266              	.LVL86:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 34


 1267              		.loc 1 526 15 view .LVU410
 1268 0054 7047     		bx	lr
 1269              	.LVL87:
 1270              	.L105:
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 1271              		.loc 1 522 15 view .LVU411
 1272 0056 0120     		movs	r0, #1
 1273              	.LVL88:
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 1274              		.loc 1 522 15 view .LVU412
 1275 0058 7047     		bx	lr
 1276              	.LVL89:
 1277              	.L106:
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* transmit pending */
 1278              		.loc 1 511 5 view .LVU413
 1279 005a 0220     		movs	r0, #2
 1280              	.LVL90:
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* transmit pending */
 1281              		.loc 1 511 5 view .LVU414
 1282 005c 7047     		bx	lr
 1283              	.LVL91:
 1284              	.L107:
 527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* transmit failed */
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     default:
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         state = CAN_TRANSMIT_FAILED;
 1285              		.loc 1 530 15 view .LVU415
 1286 005e 0020     		movs	r0, #0
 1287              	.LVL92:
 1288              		.loc 1 530 15 view .LVU416
 1289 0060 7047     		bx	lr
 1290              	.LVL93:
 1291              	.L108:
 1292              		.loc 1 530 15 view .LVU417
 1293 0062 0020     		movs	r0, #0
 1294              	.LVL94:
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         break;
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     return state;
 1295              		.loc 1 533 5 is_stmt 1 view .LVU418
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 1296              		.loc 1 534 1 is_stmt 0 view .LVU419
 1297 0064 7047     		bx	lr
 1298              	.L111:
 1299 0066 00BF     		.align	2
 1300              	.L110:
 1301 0068 00030008 		.word	134218496
 1302 006c 03000004 		.word	67108867
 1303 0070 00000310 		.word	268632064
 1304              		.cfi_endproc
 1305              	.LFE126:
 1307              		.section	.text.can_transmission_stop,"ax",%progbits
 1308              		.align	1
 1309              		.global	can_transmission_stop
 1310              		.syntax unified
 1311              		.thumb
 1312              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 35


 1314              	can_transmission_stop:
 1315              	.LVL95:
 1316              	.LFB127:
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      stop CAN transmission
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  mailbox_number
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_MAILBOXx(x=0,1,2)
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_transmission_stop(uint32_t can_periph, uint8_t mailbox_number)
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 1317              		.loc 1 547 1 is_stmt 1 view -0
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 0
 1320              		@ frame_needed = 0, uses_anonymous_args = 0
 1321              		@ link register save eliminated.
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_MAILBOX0 == mailbox_number) {
 1322              		.loc 1 548 5 view .LVU421
 1323              		.loc 1 548 7 is_stmt 0 view .LVU422
 1324 0000 51B9     		cbnz	r1, .L113
 549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST0;
 1325              		.loc 1 549 9 is_stmt 1 view .LVU423
 1326 0002 00F10802 		add	r2, r0, #8
 1327 0006 8368     		ldr	r3, [r0, #8]
 1328              		.loc 1 549 31 is_stmt 0 view .LVU424
 1329 0008 43F08003 		orr	r3, r3, #128
 1330 000c 8360     		str	r3, [r0, #8]
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)) {
 1331              		.loc 1 550 9 is_stmt 1 view .LVU425
 1332              	.L114:
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1333              		.loc 1 551 9 discriminator 1 view .LVU426
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)) {
 1334              		.loc 1 550 30 discriminator 1 view .LVU427
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)) {
 1335              		.loc 1 550 34 is_stmt 0 discriminator 1 view .LVU428
 1336 000e 1368     		ldr	r3, [r2]
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)) {
 1337              		.loc 1 550 30 discriminator 1 view .LVU429
 1338 0010 13F0800F 		tst	r3, #128
 1339 0014 FBD1     		bne	.L114
 1340 0016 7047     		bx	lr
 1341              	.L113:
 552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(CAN_MAILBOX1 == mailbox_number) {
 1342              		.loc 1 552 12 is_stmt 1 view .LVU430
 1343              		.loc 1 552 14 is_stmt 0 view .LVU431
 1344 0018 0129     		cmp	r1, #1
 1345 001a 02D0     		beq	.L119
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         while(CAN_TSTAT_MST1 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST1)) {
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(CAN_MAILBOX2 == mailbox_number) {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 36


 1346              		.loc 1 556 12 is_stmt 1 view .LVU432
 1347              		.loc 1 556 14 is_stmt 0 view .LVU433
 1348 001c 0229     		cmp	r1, #2
 1349 001e 0BD0     		beq	.L120
 1350              	.L112:
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         while(CAN_TSTAT_MST2 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST2)) {
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* illegal parameters */
 562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 1351              		.loc 1 563 1 view .LVU434
 1352 0020 7047     		bx	lr
 1353              	.L119:
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 1354              		.loc 1 553 9 is_stmt 1 view .LVU435
 1355 0022 00F10802 		add	r2, r0, #8
 1356 0026 8368     		ldr	r3, [r0, #8]
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 1357              		.loc 1 553 31 is_stmt 0 view .LVU436
 1358 0028 43F40043 		orr	r3, r3, #32768
 1359 002c 8360     		str	r3, [r0, #8]
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1360              		.loc 1 554 9 is_stmt 1 view .LVU437
 1361              	.L117:
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(CAN_MAILBOX2 == mailbox_number) {
 1362              		.loc 1 555 9 discriminator 1 view .LVU438
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1363              		.loc 1 554 30 discriminator 1 view .LVU439
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1364              		.loc 1 554 34 is_stmt 0 discriminator 1 view .LVU440
 1365 002e 1368     		ldr	r3, [r2]
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1366              		.loc 1 554 30 discriminator 1 view .LVU441
 1367 0030 13F4004F 		tst	r3, #32768
 1368 0034 FBD1     		bne	.L117
 1369 0036 7047     		bx	lr
 1370              	.L120:
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 1371              		.loc 1 557 9 is_stmt 1 view .LVU442
 1372 0038 00F10802 		add	r2, r0, #8
 1373 003c 8368     		ldr	r3, [r0, #8]
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 1374              		.loc 1 557 31 is_stmt 0 view .LVU443
 1375 003e 43F40003 		orr	r3, r3, #8388608
 1376 0042 8360     		str	r3, [r0, #8]
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1377              		.loc 1 558 9 is_stmt 1 view .LVU444
 1378              	.L118:
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 1379              		.loc 1 559 9 discriminator 1 view .LVU445
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1380              		.loc 1 558 30 discriminator 1 view .LVU446
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1381              		.loc 1 558 34 is_stmt 0 discriminator 1 view .LVU447
 1382 0044 1368     		ldr	r3, [r2]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 37


 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1383              		.loc 1 558 30 discriminator 1 view .LVU448
 1384 0046 13F4000F 		tst	r3, #8388608
 1385 004a FBD1     		bne	.L118
 1386 004c E8E7     		b	.L112
 1387              		.cfi_endproc
 1388              	.LFE127:
 1390              		.section	.text.can_message_receive,"ax",%progbits
 1391              		.align	1
 1392              		.global	can_message_receive
 1393              		.syntax unified
 1394              		.thumb
 1395              		.thumb_func
 1397              	can_message_receive:
 1398              	.LVL96:
 1399              	.LFB128:
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      CAN receive message
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  fifo_number
 570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FIFOx(x=0,1)
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] receive_message: struct for CAN receive message
 572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        rx_sfid: 0x00000000 - 0x000007FF
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        rx_efid: 0x00000000 - 0x1FFFFFFF
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        rx_ff: CAN_FF_STANDARD, CAN_FF_EXTENDED
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        rx_ft: CAN_FT_DATA, CAN_FT_REMOTE
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        rx_dlen: 0 - 8
 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        rx_data[]: 0x00 - 0xFF
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        rx_fi: 0 - 27
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
 580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_message_receive(uint32_t can_periph, uint8_t fifo_number, can_receive_message_struct *rece
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 1400              		.loc 1 582 1 is_stmt 1 view -0
 1401              		.cfi_startproc
 1402              		@ args = 0, pretend = 0, frame = 0
 1403              		@ frame_needed = 0, uses_anonymous_args = 0
 1404              		@ link register save eliminated.
 1405              		.loc 1 582 1 is_stmt 0 view .LVU450
 1406 0000 10B4     		push	{r4}
 1407              	.LCFI8:
 1408              		.cfi_def_cfa_offset 4
 1409              		.cfi_offset 4, -4
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* get the frame format */
 584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     receive_message->rx_ff = (uint8_t)(CAN_RFIFOMI_FF & CAN_RFIFOMI(can_periph, fifo_number));
 1410              		.loc 1 584 5 is_stmt 1 view .LVU451
 1411              		.loc 1 584 57 is_stmt 0 view .LVU452
 1412 0002 00EB0113 		add	r3, r0, r1, lsl #4
 1413 0006 D3F8B041 		ldr	r4, [r3, #432]
 1414              		.loc 1 584 30 view .LVU453
 1415 000a 04F00404 		and	r4, r4, #4
 1416              		.loc 1 584 28 view .LVU454
 1417 000e 1472     		strb	r4, [r2, #8]
 585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_FF_STANDARD == receive_message->rx_ff) {
 1418              		.loc 1 585 5 is_stmt 1 view .LVU455
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 38


 1419              		.loc 1 585 7 is_stmt 0 view .LVU456
 1420 0010 002C     		cmp	r4, #0
 1421 0012 3CD1     		bne	.L122
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* get standard identifier */
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         receive_message->rx_sfid = (uint32_t)(GET_RFIFOMI_SFID(CAN_RFIFOMI(can_periph, fifo_number)
 1422              		.loc 1 587 9 is_stmt 1 view .LVU457
 1423              		.loc 1 587 47 is_stmt 0 view .LVU458
 1424 0014 D3F8B041 		ldr	r4, [r3, #432]
 1425              		.loc 1 587 36 view .LVU459
 1426 0018 640D     		lsrs	r4, r4, #21
 1427              		.loc 1 587 34 view .LVU460
 1428 001a 1460     		str	r4, [r2]
 1429              	.L123:
 588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* get extended identifier */
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         receive_message->rx_efid = (uint32_t)(GET_RFIFOMI_EFID(CAN_RFIFOMI(can_periph, fifo_number)
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* get frame type */
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     receive_message->rx_ft = (uint8_t)(CAN_RFIFOMI_FT & CAN_RFIFOMI(can_periph, fifo_number));
 1430              		.loc 1 594 5 is_stmt 1 view .LVU461
 1431              		.loc 1 594 57 is_stmt 0 view .LVU462
 1432 001c D3F8B041 		ldr	r4, [r3, #432]
 1433              		.loc 1 594 30 view .LVU463
 1434 0020 04F00204 		and	r4, r4, #2
 1435              		.loc 1 594 28 view .LVU464
 1436 0024 5472     		strb	r4, [r2, #9]
 595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* filtering index */
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     receive_message->rx_fi = (uint8_t)(GET_RFIFOMP_FI(CAN_RFIFOMP(can_periph, fifo_number)));
 1437              		.loc 1 596 5 is_stmt 1 view .LVU465
 1438              		.loc 1 596 40 is_stmt 0 view .LVU466
 1439 0026 D3F8B441 		ldr	r4, [r3, #436]
 1440              		.loc 1 596 30 view .LVU467
 1441 002a C4F30724 		ubfx	r4, r4, #8, #8
 1442              		.loc 1 596 28 view .LVU468
 1443 002e D474     		strb	r4, [r2, #19]
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* get receive data length */
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     receive_message->rx_dlen = (uint8_t)(GET_RFIFOMP_DLENC(CAN_RFIFOMP(can_periph, fifo_number)));
 1444              		.loc 1 598 5 is_stmt 1 view .LVU469
 1445              		.loc 1 598 42 is_stmt 0 view .LVU470
 1446 0030 D3F8B441 		ldr	r4, [r3, #436]
 1447              		.loc 1 598 32 view .LVU471
 1448 0034 04F00F04 		and	r4, r4, #15
 1449              		.loc 1 598 30 view .LVU472
 1450 0038 9472     		strb	r4, [r2, #10]
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* receive data */
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     receive_message -> rx_data[0] = (uint8_t)(GET_RFIFOMDATA0_DB0(CAN_RFIFOMDATA0(can_periph, fifo_
 1451              		.loc 1 601 5 is_stmt 1 view .LVU473
 1452              		.loc 1 601 47 is_stmt 0 view .LVU474
 1453 003a D3F8B841 		ldr	r4, [r3, #440]
 1454              		.loc 1 601 35 view .LVU475
 1455 003e D472     		strb	r4, [r2, #11]
 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     receive_message -> rx_data[1] = (uint8_t)(GET_RFIFOMDATA0_DB1(CAN_RFIFOMDATA0(can_periph, fifo_
 1456              		.loc 1 602 5 is_stmt 1 view .LVU476
 1457              		.loc 1 602 47 is_stmt 0 view .LVU477
 1458 0040 D3F8B841 		ldr	r4, [r3, #440]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 39


 1459              		.loc 1 602 37 view .LVU478
 1460 0044 C4F30724 		ubfx	r4, r4, #8, #8
 1461              		.loc 1 602 35 view .LVU479
 1462 0048 1473     		strb	r4, [r2, #12]
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     receive_message -> rx_data[2] = (uint8_t)(GET_RFIFOMDATA0_DB2(CAN_RFIFOMDATA0(can_periph, fifo_
 1463              		.loc 1 603 5 is_stmt 1 view .LVU480
 1464              		.loc 1 603 47 is_stmt 0 view .LVU481
 1465 004a D3F8B841 		ldr	r4, [r3, #440]
 1466              		.loc 1 603 37 view .LVU482
 1467 004e C4F30744 		ubfx	r4, r4, #16, #8
 1468              		.loc 1 603 35 view .LVU483
 1469 0052 5473     		strb	r4, [r2, #13]
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     receive_message -> rx_data[3] = (uint8_t)(GET_RFIFOMDATA0_DB3(CAN_RFIFOMDATA0(can_periph, fifo_
 1470              		.loc 1 604 5 is_stmt 1 view .LVU484
 1471              		.loc 1 604 47 is_stmt 0 view .LVU485
 1472 0054 D3F8B841 		ldr	r4, [r3, #440]
 1473              		.loc 1 604 37 view .LVU486
 1474 0058 240E     		lsrs	r4, r4, #24
 1475              		.loc 1 604 35 view .LVU487
 1476 005a 9473     		strb	r4, [r2, #14]
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     receive_message -> rx_data[4] = (uint8_t)(GET_RFIFOMDATA1_DB4(CAN_RFIFOMDATA1(can_periph, fifo_
 1477              		.loc 1 605 5 is_stmt 1 view .LVU488
 1478              		.loc 1 605 47 is_stmt 0 view .LVU489
 1479 005c D3F8BC41 		ldr	r4, [r3, #444]
 1480              		.loc 1 605 35 view .LVU490
 1481 0060 D473     		strb	r4, [r2, #15]
 606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     receive_message -> rx_data[5] = (uint8_t)(GET_RFIFOMDATA1_DB5(CAN_RFIFOMDATA1(can_periph, fifo_
 1482              		.loc 1 606 5 is_stmt 1 view .LVU491
 1483              		.loc 1 606 47 is_stmt 0 view .LVU492
 1484 0062 D3F8BC41 		ldr	r4, [r3, #444]
 1485              		.loc 1 606 37 view .LVU493
 1486 0066 C4F30724 		ubfx	r4, r4, #8, #8
 1487              		.loc 1 606 35 view .LVU494
 1488 006a 1474     		strb	r4, [r2, #16]
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     receive_message -> rx_data[6] = (uint8_t)(GET_RFIFOMDATA1_DB6(CAN_RFIFOMDATA1(can_periph, fifo_
 1489              		.loc 1 607 5 is_stmt 1 view .LVU495
 1490              		.loc 1 607 47 is_stmt 0 view .LVU496
 1491 006c D3F8BC41 		ldr	r4, [r3, #444]
 1492              		.loc 1 607 37 view .LVU497
 1493 0070 C4F30744 		ubfx	r4, r4, #16, #8
 1494              		.loc 1 607 35 view .LVU498
 1495 0074 5474     		strb	r4, [r2, #17]
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     receive_message -> rx_data[7] = (uint8_t)(GET_RFIFOMDATA1_DB7(CAN_RFIFOMDATA1(can_periph, fifo_
 1496              		.loc 1 608 5 is_stmt 1 view .LVU499
 1497              		.loc 1 608 47 is_stmt 0 view .LVU500
 1498 0076 D3F8BC31 		ldr	r3, [r3, #444]
 1499              		.loc 1 608 37 view .LVU501
 1500 007a 1B0E     		lsrs	r3, r3, #24
 1501              		.loc 1 608 35 view .LVU502
 1502 007c 9374     		strb	r3, [r2, #18]
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* release FIFO */
 611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_FIFO0 == fifo_number) {
 1503              		.loc 1 611 5 is_stmt 1 view .LVU503
 1504              		.loc 1 611 7 is_stmt 0 view .LVU504
 1505 007e 59B9     		cbnz	r1, .L124
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 40


 1506              		.loc 1 612 9 is_stmt 1 view .LVU505
 1507 0080 C368     		ldr	r3, [r0, #12]
 1508              		.loc 1 612 32 is_stmt 0 view .LVU506
 1509 0082 43F02003 		orr	r3, r3, #32
 1510 0086 C360     		str	r3, [r0, #12]
 1511              	.L121:
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 1512              		.loc 1 616 1 view .LVU507
 1513 0088 5DF8044B 		ldr	r4, [sp], #4
 1514              	.LCFI9:
 1515              		.cfi_remember_state
 1516              		.cfi_restore 4
 1517              		.cfi_def_cfa_offset 0
 1518 008c 7047     		bx	lr
 1519              	.L122:
 1520              	.LCFI10:
 1521              		.cfi_restore_state
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 1522              		.loc 1 590 9 is_stmt 1 view .LVU508
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 1523              		.loc 1 590 47 is_stmt 0 view .LVU509
 1524 008e D3F8B041 		ldr	r4, [r3, #432]
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 1525              		.loc 1 590 36 view .LVU510
 1526 0092 E408     		lsrs	r4, r4, #3
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 1527              		.loc 1 590 34 view .LVU511
 1528 0094 5460     		str	r4, [r2, #4]
 1529 0096 C1E7     		b	.L123
 1530              	.L124:
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 1531              		.loc 1 614 9 is_stmt 1 view .LVU512
 1532 0098 0369     		ldr	r3, [r0, #16]
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 1533              		.loc 1 614 32 is_stmt 0 view .LVU513
 1534 009a 43F02003 		orr	r3, r3, #32
 1535 009e 0361     		str	r3, [r0, #16]
 1536              		.loc 1 616 1 view .LVU514
 1537 00a0 F2E7     		b	.L121
 1538              		.cfi_endproc
 1539              	.LFE128:
 1541              		.section	.text.can_fifo_release,"ax",%progbits
 1542              		.align	1
 1543              		.global	can_fifo_release
 1544              		.syntax unified
 1545              		.thumb
 1546              		.thumb_func
 1548              	can_fifo_release:
 1549              	.LVL97:
 1550              	.LFB129:
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      release FIFO
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 41


 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  fifo_number
 623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FIFOx(x=0,1)
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_fifo_release(uint32_t can_periph, uint8_t fifo_number)
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 1551              		.loc 1 629 1 is_stmt 1 view -0
 1552              		.cfi_startproc
 1553              		@ args = 0, pretend = 0, frame = 0
 1554              		@ frame_needed = 0, uses_anonymous_args = 0
 1555              		@ link register save eliminated.
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_FIFO0 == fifo_number) {
 1556              		.loc 1 630 5 view .LVU516
 1557              		.loc 1 630 7 is_stmt 0 view .LVU517
 1558 0000 21B9     		cbnz	r1, .L128
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
 1559              		.loc 1 631 9 is_stmt 1 view .LVU518
 1560 0002 C368     		ldr	r3, [r0, #12]
 1561              		.loc 1 631 32 is_stmt 0 view .LVU519
 1562 0004 43F02003 		orr	r3, r3, #32
 1563 0008 C360     		str	r3, [r0, #12]
 1564 000a 7047     		bx	lr
 1565              	.L128:
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(CAN_FIFO1 == fifo_number) {
 1566              		.loc 1 632 12 is_stmt 1 view .LVU520
 1567              		.loc 1 632 14 is_stmt 0 view .LVU521
 1568 000c 0129     		cmp	r1, #1
 1569 000e 00D0     		beq	.L131
 1570              	.L130:
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* illegal parameters */
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_ERROR_HANDLE("CAN FIFO NUM is invalid \r\n");
 1571              		.loc 1 636 9 is_stmt 1 discriminator 1 view .LVU522
 1572              		.loc 1 636 9 discriminator 1 view .LVU523
 1573              		.loc 1 636 9 discriminator 1 view .LVU524
 1574 0010 FEE7     		b	.L130
 1575              	.L131:
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 1576              		.loc 1 633 9 view .LVU525
 1577 0012 0369     		ldr	r3, [r0, #16]
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 1578              		.loc 1 633 32 is_stmt 0 view .LVU526
 1579 0014 43F02003 		orr	r3, r3, #32
 1580 0018 0361     		str	r3, [r0, #16]
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 1581              		.loc 1 638 1 view .LVU527
 1582 001a 7047     		bx	lr
 1583              		.cfi_endproc
 1584              	.LFE129:
 1586              		.section	.text.can_receive_message_length_get,"ax",%progbits
 1587              		.align	1
 1588              		.global	can_receive_message_length_get
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 42


 1589              		.syntax unified
 1590              		.thumb
 1591              		.thumb_func
 1593              	can_receive_message_length_get:
 1594              	.LVL98:
 1595              	.LFB130:
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      CAN receive message length
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  fifo_number
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FIFOx(x=0,1)
 647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     message length
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** uint8_t can_receive_message_length_get(uint32_t can_periph, uint8_t fifo_number)
 651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 1596              		.loc 1 651 1 is_stmt 1 view -0
 1597              		.cfi_startproc
 1598              		@ args = 0, pretend = 0, frame = 0
 1599              		@ frame_needed = 0, uses_anonymous_args = 0
 1600              		@ link register save eliminated.
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint8_t val = 0U;
 1601              		.loc 1 652 5 view .LVU529
 653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_FIFO0 == fifo_number) {
 1602              		.loc 1 654 5 view .LVU530
 1603              		.loc 1 654 7 is_stmt 0 view .LVU531
 1604 0000 19B9     		cbnz	r1, .L133
 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* FIFO0 */
 656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         val = (uint8_t)(CAN_RFIFO0(can_periph) & CAN_RFIF_RFL_MASK);
 1605              		.loc 1 656 9 is_stmt 1 view .LVU532
 1606              		.loc 1 656 25 is_stmt 0 view .LVU533
 1607 0002 C068     		ldr	r0, [r0, #12]
 1608              	.LVL99:
 1609              		.loc 1 656 13 view .LVU534
 1610 0004 00F00300 		and	r0, r0, #3
 1611              	.LVL100:
 1612              		.loc 1 656 13 view .LVU535
 1613 0008 7047     		bx	lr
 1614              	.LVL101:
 1615              	.L133:
 657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(CAN_FIFO1 == fifo_number) {
 1616              		.loc 1 657 12 is_stmt 1 view .LVU536
 1617              		.loc 1 657 14 is_stmt 0 view .LVU537
 1618 000a 0129     		cmp	r1, #1
 1619 000c 01D0     		beq	.L136
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 1620              		.loc 1 652 13 view .LVU538
 1621 000e 0020     		movs	r0, #0
 1622              	.LVL102:
 658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* FIFO1 */
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         val = (uint8_t)(CAN_RFIFO1(can_periph) & CAN_RFIF_RFL_MASK);
 660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* illegal parameters */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 43


 662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 1623              		.loc 1 662 5 is_stmt 1 view .LVU539
 663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     return val;
 1624              		.loc 1 663 5 view .LVU540
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 1625              		.loc 1 664 1 is_stmt 0 view .LVU541
 1626 0010 7047     		bx	lr
 1627              	.LVL103:
 1628              	.L136:
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 1629              		.loc 1 659 9 is_stmt 1 view .LVU542
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 1630              		.loc 1 659 25 is_stmt 0 view .LVU543
 1631 0012 0069     		ldr	r0, [r0, #16]
 1632              	.LVL104:
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 1633              		.loc 1 659 13 view .LVU544
 1634 0014 00F00300 		and	r0, r0, #3
 1635              	.LVL105:
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 1636              		.loc 1 659 13 view .LVU545
 1637 0018 7047     		bx	lr
 1638              		.cfi_endproc
 1639              	.LFE130:
 1641              		.section	.text.can_working_mode_set,"ax",%progbits
 1642              		.align	1
 1643              		.global	can_working_mode_set
 1644              		.syntax unified
 1645              		.thumb
 1646              		.thumb_func
 1648              	can_working_mode_set:
 1649              	.LVL106:
 1650              	.LFB131:
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      set CAN working mode
 668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_working_mode
 671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_MODE_INITIALIZE
 673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_MODE_NORMAL
 674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_MODE_SLEEP
 675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** ErrStatus can_working_mode_set(uint32_t can_periph, uint8_t working_mode)
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 1651              		.loc 1 679 1 is_stmt 1 view -0
 1652              		.cfi_startproc
 1653              		@ args = 0, pretend = 0, frame = 0
 1654              		@ frame_needed = 0, uses_anonymous_args = 0
 1655              		@ link register save eliminated.
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     ErrStatus flag = ERROR;
 1656              		.loc 1 680 5 view .LVU547
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* timeout for IWS or also for SLPWS bits */
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint32_t timeout = CAN_TIMEOUT;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 44


 1657              		.loc 1 682 5 view .LVU548
 683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(CAN_MODE_INITIALIZE == working_mode) {
 1658              		.loc 1 684 5 view .LVU549
 1659              		.loc 1 684 7 is_stmt 0 view .LVU550
 1660 0000 0129     		cmp	r1, #1
 1661 0002 05D0     		beq	.L154
 685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* disable sleep mode */
 686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_CTL(can_periph) &= (~(uint32_t)CAN_CTL_SLPWMOD);
 687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* set initialize mode */
 688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_CTL(can_periph) |= (uint8_t)CAN_CTL_IWMOD;
 689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)) {
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) {
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = ERROR;
 695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = SUCCESS;
 697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(CAN_MODE_NORMAL == working_mode) {
 1662              		.loc 1 698 12 is_stmt 1 view .LVU551
 1663              		.loc 1 698 14 is_stmt 0 view .LVU552
 1664 0004 0229     		cmp	r1, #2
 1665 0006 1BD0     		beq	.L155
 699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* enter normal mode */
 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_CTL(can_periph) &= ~(uint32_t)(CAN_CTL_SLPWMOD | CAN_CTL_IWMOD);
 701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         while((0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))) && (0U != timeout)) 
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         if(0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))) {
 706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = ERROR;
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = SUCCESS;
 709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(CAN_MODE_SLEEP == working_mode) {
 1666              		.loc 1 710 12 is_stmt 1 view .LVU553
 1667              		.loc 1 710 14 is_stmt 0 view .LVU554
 1668 0008 0429     		cmp	r1, #4
 1669 000a 2CD0     		beq	.L156
 711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* disable initialize mode */
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_CTL(can_periph) &= (~(uint32_t)CAN_CTL_IWMOD);
 713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* set sleep mode */
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         CAN_CTL(can_periph) |= (uint8_t)CAN_CTL_SLPWMOD;
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         while((CAN_STAT_SLPWS != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) && (0U != timeout)) {
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         if(CAN_STAT_SLPWS != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) {
 720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = ERROR;
 721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = SUCCESS;
 723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         flag = ERROR;
 1670              		.loc 1 725 14 view .LVU555
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 45


 1671 000c 0020     		movs	r0, #0
 1672              	.LVL107:
 1673              		.loc 1 725 14 view .LVU556
 1674 000e 7047     		bx	lr
 1675              	.LVL108:
 1676              	.L154:
 686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* set initialize mode */
 1677              		.loc 1 686 9 is_stmt 1 view .LVU557
 1678 0010 0368     		ldr	r3, [r0]
 686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* set initialize mode */
 1679              		.loc 1 686 29 is_stmt 0 view .LVU558
 1680 0012 23F00203 		bic	r3, r3, #2
 1681 0016 0360     		str	r3, [r0]
 688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1682              		.loc 1 688 9 is_stmt 1 view .LVU559
 1683 0018 0368     		ldr	r3, [r0]
 688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1684              		.loc 1 688 29 is_stmt 0 view .LVU560
 1685 001a 43F00103 		orr	r3, r3, #1
 1686 001e 0360     		str	r3, [r0]
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1687              		.loc 1 690 9 is_stmt 1 view .LVU561
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 1688              		.loc 1 682 14 is_stmt 0 view .LVU562
 1689 0020 4FF6FF73 		movw	r3, #65535
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1690              		.loc 1 690 14 view .LVU563
 1691 0024 00E0     		b	.L139
 1692              	.LVL109:
 1693              	.L141:
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1694              		.loc 1 691 13 is_stmt 1 view .LVU564
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1695              		.loc 1 691 20 is_stmt 0 view .LVU565
 1696 0026 013B     		subs	r3, r3, #1
 1697              	.LVL110:
 1698              	.L139:
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1699              		.loc 1 690 71 is_stmt 1 view .LVU566
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1700              		.loc 1 690 33 is_stmt 0 view .LVU567
 1701 0028 4268     		ldr	r2, [r0, #4]
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1702              		.loc 1 690 71 view .LVU568
 1703 002a 12F0010F 		tst	r2, #1
 1704 002e 01D1     		bne	.L140
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1705              		.loc 1 690 71 discriminator 1 view .LVU569
 1706 0030 002B     		cmp	r3, #0
 1707 0032 F8D1     		bne	.L141
 1708              	.L140:
 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = ERROR;
 1709              		.loc 1 693 9 is_stmt 1 view .LVU570
 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = ERROR;
 1710              		.loc 1 693 29 is_stmt 0 view .LVU571
 1711 0034 4368     		ldr	r3, [r0, #4]
 1712              	.LVL111:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 46


 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = ERROR;
 1713              		.loc 1 693 11 view .LVU572
 1714 0036 13F0010F 		tst	r3, #1
 1715 003a 2BD1     		bne	.L150
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 1716              		.loc 1 694 18 view .LVU573
 1717 003c 0020     		movs	r0, #0
 1718              	.LVL112:
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 1719              		.loc 1 694 18 view .LVU574
 1720 003e 7047     		bx	lr
 1721              	.LVL113:
 1722              	.L155:
 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1723              		.loc 1 700 9 is_stmt 1 view .LVU575
 1724 0040 0368     		ldr	r3, [r0]
 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1725              		.loc 1 700 29 is_stmt 0 view .LVU576
 1726 0042 23F00303 		bic	r3, r3, #3
 1727 0046 0360     		str	r3, [r0]
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1728              		.loc 1 702 9 is_stmt 1 view .LVU577
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 1729              		.loc 1 682 14 is_stmt 0 view .LVU578
 1730 0048 4FF6FF73 		movw	r3, #65535
 1731              	.LVL114:
 1732              	.L144:
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1733              		.loc 1 702 80 is_stmt 1 view .LVU579
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1734              		.loc 1 702 23 is_stmt 0 view .LVU580
 1735 004c 4268     		ldr	r2, [r0, #4]
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1736              		.loc 1 702 80 view .LVU581
 1737 004e 12F0030F 		tst	r2, #3
 1738 0052 02D0     		beq	.L145
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1739              		.loc 1 702 80 discriminator 1 view .LVU582
 1740 0054 0BB1     		cbz	r3, .L145
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1741              		.loc 1 703 13 is_stmt 1 view .LVU583
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1742              		.loc 1 703 20 is_stmt 0 view .LVU584
 1743 0056 013B     		subs	r3, r3, #1
 1744              	.LVL115:
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1745              		.loc 1 703 20 view .LVU585
 1746 0058 F8E7     		b	.L144
 1747              	.L145:
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = ERROR;
 1748              		.loc 1 705 9 is_stmt 1 view .LVU586
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = ERROR;
 1749              		.loc 1 705 19 is_stmt 0 view .LVU587
 1750 005a 4368     		ldr	r3, [r0, #4]
 1751              	.LVL116:
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = ERROR;
 1752              		.loc 1 705 11 view .LVU588
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 47


 1753 005c 13F0030F 		tst	r3, #3
 1754 0060 1AD0     		beq	.L151
 706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 1755              		.loc 1 706 18 view .LVU589
 1756 0062 0020     		movs	r0, #0
 1757              	.LVL117:
 706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 1758              		.loc 1 706 18 view .LVU590
 1759 0064 7047     		bx	lr
 1760              	.LVL118:
 1761              	.L156:
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* set sleep mode */
 1762              		.loc 1 712 9 is_stmt 1 view .LVU591
 1763 0066 0368     		ldr	r3, [r0]
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* set sleep mode */
 1764              		.loc 1 712 29 is_stmt 0 view .LVU592
 1765 0068 23F00103 		bic	r3, r3, #1
 1766 006c 0360     		str	r3, [r0]
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1767              		.loc 1 714 9 is_stmt 1 view .LVU593
 1768 006e 0368     		ldr	r3, [r0]
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1769              		.loc 1 714 29 is_stmt 0 view .LVU594
 1770 0070 43F00203 		orr	r3, r3, #2
 1771 0074 0360     		str	r3, [r0]
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1772              		.loc 1 716 9 is_stmt 1 view .LVU595
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 1773              		.loc 1 682 14 is_stmt 0 view .LVU596
 1774 0076 4FF6FF73 		movw	r3, #65535
 1775              	.LVL119:
 1776              	.L147:
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1777              		.loc 1 716 75 is_stmt 1 view .LVU597
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1778              		.loc 1 716 35 is_stmt 0 view .LVU598
 1779 007a 4268     		ldr	r2, [r0, #4]
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1780              		.loc 1 716 75 view .LVU599
 1781 007c 12F0020F 		tst	r2, #2
 1782 0080 02D1     		bne	.L148
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             timeout--;
 1783              		.loc 1 716 75 discriminator 1 view .LVU600
 1784 0082 0BB1     		cbz	r3, .L148
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1785              		.loc 1 717 13 is_stmt 1 view .LVU601
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1786              		.loc 1 717 20 is_stmt 0 view .LVU602
 1787 0084 013B     		subs	r3, r3, #1
 1788              	.LVL120:
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1789              		.loc 1 717 20 view .LVU603
 1790 0086 F8E7     		b	.L147
 1791              	.L148:
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = ERROR;
 1792              		.loc 1 719 9 is_stmt 1 view .LVU604
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = ERROR;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 48


 1793              		.loc 1 719 31 is_stmt 0 view .LVU605
 1794 0088 4368     		ldr	r3, [r0, #4]
 1795              	.LVL121:
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****             flag = ERROR;
 1796              		.loc 1 719 11 view .LVU606
 1797 008a 13F0020F 		tst	r3, #2
 1798 008e 05D1     		bne	.L153
 720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 1799              		.loc 1 720 18 view .LVU607
 1800 0090 0020     		movs	r0, #0
 1801              	.LVL122:
 720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         } else {
 1802              		.loc 1 720 18 view .LVU608
 1803 0092 7047     		bx	lr
 1804              	.LVL123:
 1805              	.L150:
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1806              		.loc 1 696 18 view .LVU609
 1807 0094 0846     		mov	r0, r1
 1808              	.LVL124:
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1809              		.loc 1 696 18 view .LVU610
 1810 0096 7047     		bx	lr
 1811              	.LVL125:
 1812              	.L151:
 708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1813              		.loc 1 708 18 view .LVU611
 1814 0098 0120     		movs	r0, #1
 1815              	.LVL126:
 708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1816              		.loc 1 708 18 view .LVU612
 1817 009a 7047     		bx	lr
 1818              	.LVL127:
 1819              	.L153:
 722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         }
 1820              		.loc 1 722 18 view .LVU613
 1821 009c 0120     		movs	r0, #1
 1822              	.LVL128:
 726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     return flag;
 1823              		.loc 1 727 5 is_stmt 1 view .LVU614
 728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 1824              		.loc 1 728 1 is_stmt 0 view .LVU615
 1825 009e 7047     		bx	lr
 1826              		.cfi_endproc
 1827              	.LFE131:
 1829              		.section	.text.can_wakeup,"ax",%progbits
 1830              		.align	1
 1831              		.global	can_wakeup
 1832              		.syntax unified
 1833              		.thumb
 1834              		.thumb_func
 1836              	can_wakeup:
 1837              	.LVL129:
 1838              	.LFB132:
 729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 49


 731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      wake up CAN
 732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** ErrStatus can_wakeup(uint32_t can_periph)
 738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 1839              		.loc 1 738 1 is_stmt 1 view -0
 1840              		.cfi_startproc
 1841              		@ args = 0, pretend = 0, frame = 0
 1842              		@ frame_needed = 0, uses_anonymous_args = 0
 1843              		@ link register save eliminated.
 739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     ErrStatus flag = ERROR;
 1844              		.loc 1 739 5 view .LVU617
 740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 1845              		.loc 1 740 5 view .LVU618
 741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* wakeup */
 743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_SLPWMOD;
 1846              		.loc 1 743 5 view .LVU619
 1847 0000 0368     		ldr	r3, [r0]
 1848              		.loc 1 743 25 is_stmt 0 view .LVU620
 1849 0002 23F00203 		bic	r3, r3, #2
 1850 0006 0360     		str	r3, [r0]
 744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     while((0U != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) && (0x00U != timeout)) {
 1851              		.loc 1 745 5 is_stmt 1 view .LVU621
 740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 1852              		.loc 1 740 14 is_stmt 0 view .LVU622
 1853 0008 4FF6FF73 		movw	r3, #65535
 1854              	.LVL130:
 1855              	.L158:
 1856              		.loc 1 745 59 is_stmt 1 view .LVU623
 1857              		.loc 1 745 19 is_stmt 0 view .LVU624
 1858 000c 4268     		ldr	r2, [r0, #4]
 1859              		.loc 1 745 59 view .LVU625
 1860 000e 12F0020F 		tst	r2, #2
 1861 0012 02D0     		beq	.L159
 1862              		.loc 1 745 59 discriminator 1 view .LVU626
 1863 0014 0BB1     		cbz	r3, .L159
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         timeout--;
 1864              		.loc 1 746 9 is_stmt 1 view .LVU627
 1865              		.loc 1 746 16 is_stmt 0 view .LVU628
 1866 0016 013B     		subs	r3, r3, #1
 1867              	.LVL131:
 1868              		.loc 1 746 16 view .LVU629
 1869 0018 F8E7     		b	.L158
 1870              	.L159:
 747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* check state */
 749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(0U != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) {
 1871              		.loc 1 749 5 is_stmt 1 view .LVU630
 1872              		.loc 1 749 15 is_stmt 0 view .LVU631
 1873 001a 4368     		ldr	r3, [r0, #4]
 1874              	.LVL132:
 1875              		.loc 1 749 7 view .LVU632
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 50


 1876 001c 13F0020F 		tst	r3, #2
 1877 0020 01D0     		beq	.L162
 750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         flag = ERROR;
 1878              		.loc 1 750 14 view .LVU633
 1879 0022 0020     		movs	r0, #0
 1880              	.LVL133:
 1881              		.loc 1 750 14 view .LVU634
 1882 0024 7047     		bx	lr
 1883              	.LVL134:
 1884              	.L162:
 751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         flag = SUCCESS;
 1885              		.loc 1 752 14 view .LVU635
 1886 0026 0120     		movs	r0, #1
 1887              	.LVL135:
 753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     return flag;
 1888              		.loc 1 754 5 is_stmt 1 view .LVU636
 755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 1889              		.loc 1 755 1 is_stmt 0 view .LVU637
 1890 0028 7047     		bx	lr
 1891              		.cfi_endproc
 1892              	.LFE132:
 1894              		.section	.text.can_error_get,"ax",%progbits
 1895              		.align	1
 1896              		.global	can_error_get
 1897              		.syntax unified
 1898              		.thumb
 1899              		.thumb_func
 1901              	can_error_get:
 1902              	.LVL136:
 1903              	.LFB133:
 756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      get CAN error type
 759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     can_error_enum
 763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_NONE: no error
 764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_FILL: fill error
 765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_FORMATE: format error
 766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_ACK: ACK error
 767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_BITRECESSIVE: bit recessive
 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_BITDOMINANTER: bit dominant error
 769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_CRC: CRC error
 770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_SOFTWARECFG: software configure
 771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** can_error_enum can_error_get(uint32_t can_periph)
 773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 1904              		.loc 1 773 1 is_stmt 1 view -0
 1905              		.cfi_startproc
 1906              		@ args = 0, pretend = 0, frame = 0
 1907              		@ frame_needed = 0, uses_anonymous_args = 0
 1908              		@ link register save eliminated.
 774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     can_error_enum error;
 1909              		.loc 1 774 5 view .LVU639
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 51


 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     error = CAN_ERROR_NONE;
 1910              		.loc 1 775 5 view .LVU640
 776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* get error type */
 778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     error = (can_error_enum)(GET_ERR_ERRN(CAN_ERR(can_periph)));
 1911              		.loc 1 778 5 view .LVU641
 1912              		.loc 1 778 30 is_stmt 0 view .LVU642
 1913 0000 8069     		ldr	r0, [r0, #24]
 1914              	.LVL137:
 779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     return error;
 1915              		.loc 1 779 5 is_stmt 1 view .LVU643
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 1916              		.loc 1 780 1 is_stmt 0 view .LVU644
 1917 0002 C0F30210 		ubfx	r0, r0, #4, #3
 1918              	.LVL138:
 1919              		.loc 1 780 1 view .LVU645
 1920 0006 7047     		bx	lr
 1921              		.cfi_endproc
 1922              	.LFE133:
 1924              		.section	.text.can_receive_error_number_get,"ax",%progbits
 1925              		.align	1
 1926              		.global	can_receive_error_number_get
 1927              		.syntax unified
 1928              		.thumb
 1929              		.thumb_func
 1931              	can_receive_error_number_get:
 1932              	.LVL139:
 1933              	.LFB134:
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      get CAN receive error number
 784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     error number
 788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** uint8_t can_receive_error_number_get(uint32_t can_periph)
 790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 1934              		.loc 1 790 1 is_stmt 1 view -0
 1935              		.cfi_startproc
 1936              		@ args = 0, pretend = 0, frame = 0
 1937              		@ frame_needed = 0, uses_anonymous_args = 0
 1938              		@ link register save eliminated.
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint8_t val;
 1939              		.loc 1 791 5 view .LVU647
 792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* get error count */
 794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     val = (uint8_t)(GET_ERR_RECNT(CAN_ERR(can_periph)));
 1940              		.loc 1 794 5 view .LVU648
 1941              		.loc 1 794 21 is_stmt 0 view .LVU649
 1942 0000 8069     		ldr	r0, [r0, #24]
 1943              	.LVL140:
 795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     return val;
 1944              		.loc 1 795 5 is_stmt 1 view .LVU650
 796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 1945              		.loc 1 796 1 is_stmt 0 view .LVU651
 1946 0002 000E     		lsrs	r0, r0, #24
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 52


 1947              	.LVL141:
 1948              		.loc 1 796 1 view .LVU652
 1949 0004 7047     		bx	lr
 1950              		.cfi_endproc
 1951              	.LFE134:
 1953              		.section	.text.can_transmit_error_number_get,"ax",%progbits
 1954              		.align	1
 1955              		.global	can_transmit_error_number_get
 1956              		.syntax unified
 1957              		.thumb
 1958              		.thumb_func
 1960              	can_transmit_error_number_get:
 1961              	.LVL142:
 1962              	.LFB135:
 797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      get CAN transmit error number
 800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     error number
 804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** uint8_t can_transmit_error_number_get(uint32_t can_periph)
 806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 1963              		.loc 1 806 1 is_stmt 1 view -0
 1964              		.cfi_startproc
 1965              		@ args = 0, pretend = 0, frame = 0
 1966              		@ frame_needed = 0, uses_anonymous_args = 0
 1967              		@ link register save eliminated.
 807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint8_t val;
 1968              		.loc 1 807 5 view .LVU654
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     val = (uint8_t)(GET_ERR_TECNT(CAN_ERR(can_periph)));
 1969              		.loc 1 809 5 view .LVU655
 1970              		.loc 1 809 21 is_stmt 0 view .LVU656
 1971 0000 8069     		ldr	r0, [r0, #24]
 1972              	.LVL143:
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     return val;
 1973              		.loc 1 810 5 is_stmt 1 view .LVU657
 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 1974              		.loc 1 811 1 is_stmt 0 view .LVU658
 1975 0002 C0F30740 		ubfx	r0, r0, #16, #8
 1976              	.LVL144:
 1977              		.loc 1 811 1 view .LVU659
 1978 0006 7047     		bx	lr
 1979              		.cfi_endproc
 1980              	.LFE135:
 1982              		.section	.text.can_flag_get,"ax",%progbits
 1983              		.align	1
 1984              		.global	can_flag_get
 1985              		.syntax unified
 1986              		.thumb
 1987              		.thumb_func
 1989              	can_flag_get:
 1990              	.LVL145:
 1991              	.LFB136:
 812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 53


 813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      get CAN flag state
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  flag: CAN flags, refer to can_flag_enum
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RXL: RX level
 820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_LASTRX: last sample value of RX pin
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RS: receiving state
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TS: transmitting state
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_SLPIF: status change flag of entering sleep working mode
 824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_WUIF: status change flag of wakeup from sleep working mode
 825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_ERRIF: error flag
 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_SLPWS: sleep working state
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_IWS: initial working state
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TMLS2: transmit mailbox 2 last sending in TX FIFO
 829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TMLS1: transmit mailbox 1 last sending in TX FIFO
 830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TMLS0: transmit mailbox 0 last sending in TX FIFO
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TME2: transmit mailbox 2 empty
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TME1: transmit mailbox 1 empty
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TME0: transmit mailbox 0 empty
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTE2: mailbox 2 transmit error
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTE1: mailbox 1 transmit error
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTE0: mailbox 0 transmit error
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MAL2: mailbox 2 arbitration lost
 838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MAL1: mailbox 1 arbitration lost
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MAL0: mailbox 0 arbitration lost
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTFNERR2: mailbox 2 transmit finished with no error
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTFNERR1: mailbox 1 transmit finished with no error
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTFNERR0: mailbox 0 transmit finished with no error
 843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTF2: mailbox 2 transmit finished
 844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTF1: mailbox 1 transmit finished
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTF0: mailbox 0 transmit finished
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFO0: receive FIFO0 overfull
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFF0: receive FIFO0 full
 848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFO1: receive FIFO1 overfull
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFF1: receive FIFO1 full
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_BOERR: bus-off error
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_PERR: passive error
 852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_WERR: warning error
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     FlagStatus: SET or RESET
 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** FlagStatus can_flag_get(uint32_t can_periph, can_flag_enum flag)
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 1992              		.loc 1 857 1 is_stmt 1 view -0
 1993              		.cfi_startproc
 1994              		@ args = 0, pretend = 0, frame = 0
 1995              		@ frame_needed = 0, uses_anonymous_args = 0
 1996              		@ link register save eliminated.
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* get flag and interrupt enable state */
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(RESET != (CAN_REG_VAL(can_periph, flag) & BIT(CAN_BIT_POS(flag)))) {
 1997              		.loc 1 859 5 view .LVU661
 1998              		.loc 1 859 18 is_stmt 0 view .LVU662
 1999 0000 8B09     		lsrs	r3, r1, #6
 2000 0002 1B58     		ldr	r3, [r3, r0]
 2001              		.loc 1 859 50 view .LVU663
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 54


 2002 0004 01F01F01 		and	r1, r1, #31
 2003              	.LVL146:
 2004              		.loc 1 859 14 view .LVU664
 2005 0008 CB40     		lsrs	r3, r3, r1
 2006              		.loc 1 859 7 view .LVU665
 2007 000a 13F0010F 		tst	r3, #1
 2008 000e 01D0     		beq	.L168
 860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         return SET;
 2009              		.loc 1 860 16 view .LVU666
 2010 0010 0120     		movs	r0, #1
 2011              	.LVL147:
 2012              		.loc 1 860 16 view .LVU667
 2013 0012 7047     		bx	lr
 2014              	.LVL148:
 2015              	.L168:
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         return RESET;
 2016              		.loc 1 862 16 view .LVU668
 2017 0014 0020     		movs	r0, #0
 2018              	.LVL149:
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
 864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 2019              		.loc 1 864 1 view .LVU669
 2020 0016 7047     		bx	lr
 2021              		.cfi_endproc
 2022              	.LFE136:
 2024              		.section	.text.can_flag_clear,"ax",%progbits
 2025              		.align	1
 2026              		.global	can_flag_clear
 2027              		.syntax unified
 2028              		.thumb
 2029              		.thumb_func
 2031              	can_flag_clear:
 2032              	.LVL150:
 2033              	.LFB137:
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      clear CAN flag state
 868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  flag: CAN flags, refer to can_flag_enum
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_SLPIF: status change flag of entering sleep working mode
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_WUIF: status change flag of wakeup from sleep working mode
 874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_ERRIF: error flag
 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTE2: mailbox 2 transmit error
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTE1: mailbox 1 transmit error
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTE0: mailbox 0 transmit error
 878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MAL2: mailbox 2 arbitration lost
 879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MAL1: mailbox 1 arbitration lost
 880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MAL0: mailbox 0 arbitration lost
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTFNERR2: mailbox 2 transmit finished with no error
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTFNERR1: mailbox 1 transmit finished with no error
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTFNERR0: mailbox 0 transmit finished with no error
 884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTF2: mailbox 2 transmit finished
 885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTF1: mailbox 1 transmit finished
 886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTF0: mailbox 0 transmit finished
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 55


 887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFO0: receive FIFO0 overfull
 888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFF0: receive FIFO0 full
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFO1: receive FIFO1 overfull
 890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFF1: receive FIFO1 full
 891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
 893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_flag_clear(uint32_t can_periph, can_flag_enum flag)
 895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 2034              		.loc 1 895 1 is_stmt 1 view -0
 2035              		.cfi_startproc
 2036              		@ args = 0, pretend = 0, frame = 0
 2037              		@ frame_needed = 0, uses_anonymous_args = 0
 2038              		@ link register save eliminated.
 896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_REG_VAL(can_periph, flag) = BIT(CAN_BIT_POS(flag));
 2039              		.loc 1 896 5 view .LVU671
 2040              		.loc 1 896 37 is_stmt 0 view .LVU672
 2041 0000 01F01F02 		and	r2, r1, #31
 2042              		.loc 1 896 5 view .LVU673
 2043 0004 8909     		lsrs	r1, r1, #6
 2044              	.LVL151:
 2045              		.loc 1 896 37 view .LVU674
 2046 0006 0123     		movs	r3, #1
 2047 0008 9340     		lsls	r3, r3, r2
 2048              		.loc 1 896 35 view .LVU675
 2049 000a 0B50     		str	r3, [r1, r0]
 897:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 2050              		.loc 1 897 1 view .LVU676
 2051 000c 7047     		bx	lr
 2052              		.cfi_endproc
 2053              	.LFE137:
 2055              		.section	.text.can_interrupt_enable,"ax",%progbits
 2056              		.align	1
 2057              		.global	can_interrupt_enable
 2058              		.syntax unified
 2059              		.thumb
 2060              		.thumb_func
 2062              	can_interrupt_enable:
 2063              	.LVL152:
 2064              	.LFB138:
 898:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      enable CAN interrupt
 901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  interrupt
 904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 one or more parameters can be selected which are shown as below:
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_TME: transmit mailbox empty interrupt enable
 906:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFNE0: receive FIFO0 not empty interrupt enable
 907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFF0: receive FIFO0 full interrupt enable
 908:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFO0: receive FIFO0 overfull interrupt enable
 909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFNE1: receive FIFO1 not empty interrupt enable
 910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFF1: receive FIFO1 full interrupt enable
 911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFO1: receive FIFO1 overfull interrupt enable
 912:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_WERR: warning error interrupt enable
 913:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_PERR: passive error interrupt enable
 914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_BO: bus-off interrupt enable
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 56


 915:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_ERRN: error number interrupt enable
 916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_ERR: error interrupt enable
 917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_WAKEUP: wakeup interrupt enable
 918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_SLPW: sleep working interrupt enable
 919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
 921:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_interrupt_enable(uint32_t can_periph, uint32_t interrupt)
 923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 2065              		.loc 1 923 1 is_stmt 1 view -0
 2066              		.cfi_startproc
 2067              		@ args = 0, pretend = 0, frame = 0
 2068              		@ frame_needed = 0, uses_anonymous_args = 0
 2069              		@ link register save eliminated.
 924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_INTEN(can_periph) |= interrupt;
 2070              		.loc 1 924 5 view .LVU678
 2071 0000 4369     		ldr	r3, [r0, #20]
 2072              		.loc 1 924 27 is_stmt 0 view .LVU679
 2073 0002 0B43     		orrs	r3, r3, r1
 2074 0004 4361     		str	r3, [r0, #20]
 925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 2075              		.loc 1 925 1 view .LVU680
 2076 0006 7047     		bx	lr
 2077              		.cfi_endproc
 2078              	.LFE138:
 2080              		.section	.text.can_interrupt_disable,"ax",%progbits
 2081              		.align	1
 2082              		.global	can_interrupt_disable
 2083              		.syntax unified
 2084              		.thumb
 2085              		.thumb_func
 2087              	can_interrupt_disable:
 2088              	.LVL153:
 2089              	.LFB139:
 926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      disable CAN interrupt
 929:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 930:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  interrupt
 932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 one or more parameters can be selected which are shown as below:
 933:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_TME: transmit mailbox empty interrupt enable
 934:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFNE0: receive FIFO0 not empty interrupt enable
 935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFF0: receive FIFO0 full interrupt enable
 936:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFO0: receive FIFO0 overfull interrupt enable
 937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFNE1: receive FIFO1 not empty interrupt enable
 938:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFF1: receive FIFO1 full interrupt enable
 939:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFO1: receive FIFO1 overfull interrupt enable
 940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_WERR: warning error interrupt enable
 941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_PERR: passive error interrupt enable
 942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_BO: bus-off interrupt enable
 943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_ERRN: error number interrupt enable
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_ERR: error interrupt enable
 945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_WAKEUP: wakeup interrupt enable
 946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_SLPW: sleep working interrupt enable
 947:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 948:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 57


 949:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_interrupt_disable(uint32_t can_periph, uint32_t interrupt)
 951:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 2090              		.loc 1 951 1 is_stmt 1 view -0
 2091              		.cfi_startproc
 2092              		@ args = 0, pretend = 0, frame = 0
 2093              		@ frame_needed = 0, uses_anonymous_args = 0
 2094              		@ link register save eliminated.
 952:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_INTEN(can_periph) &= ~interrupt;
 2095              		.loc 1 952 5 view .LVU682
 2096 0000 4369     		ldr	r3, [r0, #20]
 2097              		.loc 1 952 27 is_stmt 0 view .LVU683
 2098 0002 23EA0103 		bic	r3, r3, r1
 2099 0006 4361     		str	r3, [r0, #20]
 953:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 2100              		.loc 1 953 1 view .LVU684
 2101 0008 7047     		bx	lr
 2102              		.cfi_endproc
 2103              	.LFE139:
 2105              		.section	.text.can_interrupt_flag_get,"ax",%progbits
 2106              		.align	1
 2107              		.global	can_interrupt_flag_get
 2108              		.syntax unified
 2109              		.thumb
 2110              		.thumb_func
 2112              	can_interrupt_flag_get:
 2113              	.LVL154:
 2114              	.LFB140:
 954:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
 956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      get CAN interrupt flag state
 957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  flag: CAN interrupt flags, refer to can_interrupt_flag_enum
 960:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_SLPIF: status change interrupt flag of sleep working mode entering
 962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_WUIF: status change interrupt flag of wakeup from sleep working mode
 963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_ERRIF: error interrupt flag
 964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_MTF2: mailbox 2 transmit finished interrupt flag
 965:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_MTF1: mailbox 1 transmit finished interrupt flag
 966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_MTF0: mailbox 0 transmit finished interrupt flag
 967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFO0: receive FIFO0 overfull interrupt flag
 968:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFF0: receive FIFO0 full interrupt flag
 969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFL0: receive FIFO0 not empty interrupt flag
 970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFO1: receive FIFO1 overfull interrupt flag
 971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFF1: receive FIFO1 full interrupt flag
 972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFL1: receive FIFO1 not empty interrupt flag
 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_ERRN: error number interrupt flag
 974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_BOERR: bus-off error interrupt flag
 975:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_PERR: passive error interrupt flag
 976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_WERR: warning error interrupt flag
 977:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
 978:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     FlagStatus: SET or RESET
 979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
 980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** FlagStatus can_interrupt_flag_get(uint32_t can_periph, can_interrupt_flag_enum flag)
 981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 2115              		.loc 1 981 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 58


 2116              		.cfi_startproc
 2117              		@ args = 0, pretend = 0, frame = 0
 2118              		@ frame_needed = 0, uses_anonymous_args = 0
 2119              		.loc 1 981 1 is_stmt 0 view .LVU686
 2120 0000 38B5     		push	{r3, r4, r5, lr}
 2121              	.LCFI11:
 2122              		.cfi_def_cfa_offset 16
 2123              		.cfi_offset 3, -16
 2124              		.cfi_offset 4, -12
 2125              		.cfi_offset 5, -8
 2126              		.cfi_offset 14, -4
 2127 0002 0546     		mov	r5, r0
 2128 0004 0C46     		mov	r4, r1
 982:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint32_t ret1 = RESET;
 2129              		.loc 1 982 5 is_stmt 1 view .LVU687
 2130              	.LVL155:
 983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     uint32_t ret2 = RESET;
 2131              		.loc 1 983 5 view .LVU688
 984:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
 985:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* get the status of interrupt flag */
 986:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(flag == CAN_INT_FLAG_RFL0) {
 2132              		.loc 1 986 5 view .LVU689
 2133              		.loc 1 986 7 is_stmt 0 view .LVU690
 2134 0006 4CF28103 		movw	r3, #49281
 2135 000a 9942     		cmp	r1, r3
 2136 000c 16D0     		beq	.L181
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ret1 = can_receive_message_length_get(can_periph, CAN_FIFO0);
 988:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2137              		.loc 1 988 12 is_stmt 1 view .LVU691
 2138              		.loc 1 988 14 is_stmt 0 view .LVU692
 2139 000e 134B     		ldr	r3, .L184
 2140 0010 9942     		cmp	r1, r3
 2141 0012 17D0     		beq	.L182
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ret1 = can_receive_message_length_get(can_periph, CAN_FIFO1);
 990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2142              		.loc 1 990 12 is_stmt 1 view .LVU693
 2143              		.loc 1 990 14 is_stmt 0 view .LVU694
 2144 0014 124B     		ldr	r3, .L184+4
 2145 0016 9942     		cmp	r1, r3
 2146 0018 18D0     		beq	.L183
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ret1 = can_error_get(can_periph);
 992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         ret1 = CAN_REG_VALS(can_periph, flag) & BIT(CAN_BIT_POS0(flag));
 2147              		.loc 1 993 9 is_stmt 1 view .LVU695
 2148              		.loc 1 993 16 is_stmt 0 view .LVU696
 2149 001a 0B0B     		lsrs	r3, r1, #12
 2150 001c 1858     		ldr	r0, [r3, r0]
 2151              	.LVL156:
 2152              		.loc 1 993 49 view .LVU697
 2153 001e C1F38412 		ubfx	r2, r1, #6, #5
 2154 0022 0123     		movs	r3, #1
 2155 0024 9340     		lsls	r3, r3, r2
 2156              		.loc 1 993 14 view .LVU698
 2157 0026 1840     		ands	r0, r0, r3
 2158              	.LVL157:
 2159              	.L174:
 994:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 59


 995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     /* get the status of interrupt enable bit */
 996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     ret2 = CAN_INTEN(can_periph) & BIT(CAN_BIT_POS1(flag));
 2160              		.loc 1 996 5 is_stmt 1 view .LVU699
 2161              		.loc 1 996 12 is_stmt 0 view .LVU700
 2162 0028 6A69     		ldr	r2, [r5, #20]
 2163              		.loc 1 996 36 view .LVU701
 2164 002a 04F01F04 		and	r4, r4, #31
 2165              	.LVL158:
 2166              		.loc 1 996 36 view .LVU702
 2167 002e 0123     		movs	r3, #1
 2168 0030 A340     		lsls	r3, r3, r4
 2169              		.loc 1 996 10 view .LVU703
 2170 0032 1A40     		ands	r2, r2, r3
 2171              	.LVL159:
 997:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     if(ret1 && ret2) {
 2172              		.loc 1 997 5 is_stmt 1 view .LVU704
 2173              		.loc 1 997 7 is_stmt 0 view .LVU705
 2174 0034 68B1     		cbz	r0, .L178
 2175              		.loc 1 997 13 discriminator 1 view .LVU706
 2176 0036 72B9     		cbnz	r2, .L179
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         return SET;
 999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
1000:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****         return RESET;
 2177              		.loc 1 1000 16 view .LVU707
 2178 0038 0020     		movs	r0, #0
 2179              	.LVL160:
 2180              		.loc 1 1000 16 view .LVU708
 2181 003a 0BE0     		b	.L177
 2182              	.LVL161:
 2183              	.L181:
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2184              		.loc 1 987 9 is_stmt 1 view .LVU709
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2185              		.loc 1 987 16 is_stmt 0 view .LVU710
 2186 003c 0021     		movs	r1, #0
 2187              	.LVL162:
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2188              		.loc 1 987 16 view .LVU711
 2189 003e FFF7FEFF 		bl	can_receive_message_length_get
 2190              	.LVL163:
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2191              		.loc 1 987 16 view .LVU712
 2192 0042 F1E7     		b	.L174
 2193              	.LVL164:
 2194              	.L182:
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2195              		.loc 1 989 9 is_stmt 1 view .LVU713
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2196              		.loc 1 989 16 is_stmt 0 view .LVU714
 2197 0044 0121     		movs	r1, #1
 2198              	.LVL165:
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2199              		.loc 1 989 16 view .LVU715
 2200 0046 FFF7FEFF 		bl	can_receive_message_length_get
 2201              	.LVL166:
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2202              		.loc 1 989 16 view .LVU716
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 60


 2203 004a EDE7     		b	.L174
 2204              	.LVL167:
 2205              	.L183:
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 2206              		.loc 1 991 9 is_stmt 1 view .LVU717
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 2207              		.loc 1 991 16 is_stmt 0 view .LVU718
 2208 004c FFF7FEFF 		bl	can_error_get
 2209              	.LVL168:
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 2210              		.loc 1 991 16 view .LVU719
 2211 0050 EAE7     		b	.L174
 2212              	.LVL169:
 2213              	.L178:
 2214              		.loc 1 1000 16 view .LVU720
 2215 0052 0020     		movs	r0, #0
 2216              	.LVL170:
 2217              	.L177:
1001:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     }
1002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 2218              		.loc 1 1002 1 view .LVU721
 2219 0054 38BD     		pop	{r3, r4, r5, pc}
 2220              	.LVL171:
 2221              	.L179:
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 2222              		.loc 1 998 16 view .LVU722
 2223 0056 0120     		movs	r0, #1
 2224              	.LVL172:
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     } else {
 2225              		.loc 1 998 16 view .LVU723
 2226 0058 FCE7     		b	.L177
 2227              	.L185:
 2228 005a 00BF     		.align	2
 2229              	.L184:
 2230 005c 84000100 		.word	65668
 2231 0060 CB800100 		.word	98507
 2232              		.cfi_endproc
 2233              	.LFE140:
 2235              		.section	.text.can_interrupt_flag_clear,"ax",%progbits
 2236              		.align	1
 2237              		.global	can_interrupt_flag_clear
 2238              		.syntax unified
 2239              		.thumb
 2240              		.thumb_func
 2242              	can_interrupt_flag_clear:
 2243              	.LVL173:
 2244              	.LFB141:
1003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** 
1004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** /*!
1005:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \brief      clear CAN interrupt flag state
1006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  can_periph
1007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
1008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[in]  flag: CAN interrupt flags, refer to can_interrupt_flag_enum
1009:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
1010:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_SLPIF: status change interrupt flag of sleep working mode entering
1011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_WUIF: status change interrupt flag of wakeup from sleep working mode
1012:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_ERRIF: error interrupt flag
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 61


1013:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_MTF2: mailbox 2 transmit finished interrupt flag
1014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_MTF1: mailbox 1 transmit finished interrupt flag
1015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_MTF0: mailbox 0 transmit finished interrupt flag
1016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFO0: receive FIFO0 overfull interrupt flag
1017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFF0: receive FIFO0 full interrupt flag
1018:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFO1: receive FIFO1 overfull interrupt flag
1019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFF1: receive FIFO1 full interrupt flag
1020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \param[out] none
1021:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     \retval     none
1022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** */
1023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** void can_interrupt_flag_clear(uint32_t can_periph, can_interrupt_flag_enum flag)
1024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** {
 2245              		.loc 1 1024 1 is_stmt 1 view -0
 2246              		.cfi_startproc
 2247              		@ args = 0, pretend = 0, frame = 0
 2248              		@ frame_needed = 0, uses_anonymous_args = 0
 2249              		@ link register save eliminated.
1025:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c ****     CAN_REG_VALS(can_periph, flag) = BIT(CAN_BIT_POS0(flag));
 2250              		.loc 1 1025 5 view .LVU725
 2251              		.loc 1 1025 38 is_stmt 0 view .LVU726
 2252 0000 C1F38412 		ubfx	r2, r1, #6, #5
 2253              		.loc 1 1025 5 view .LVU727
 2254 0004 090B     		lsrs	r1, r1, #12
 2255              	.LVL174:
 2256              		.loc 1 1025 38 view .LVU728
 2257 0006 0123     		movs	r3, #1
 2258 0008 9340     		lsls	r3, r3, r2
 2259              		.loc 1 1025 36 view .LVU729
 2260 000a 0B50     		str	r3, [r1, r0]
1026:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_can.c **** }
 2261              		.loc 1 1026 1 view .LVU730
 2262 000c 7047     		bx	lr
 2263              		.cfi_endproc
 2264              	.LFE141:
 2266              		.text
 2267              	.Letext0:
 2268              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 2269              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 2270              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 2271              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
 2272              		.file 6 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_dbg.h"
 2273              		.file 7 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_can.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 62


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_can.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:21     .text.can_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:27     .text.can_deinit:00000000 can_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:74     .text.can_deinit:0000002c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:79     .text.can_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:85     .text.can_struct_para_init:00000000 can_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:103    .text.can_struct_para_init:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:107    .text.can_struct_para_init:00000010 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:285    .text.can_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:291    .text.can_init:00000000 can_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:539    .text.can_filter_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:545    .text.can_filter_init:00000000 can_filter_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:734    .text.can_filter_init:00000118 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:739    .text.can1_filter_start_bank:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:745    .text.can1_filter_start_bank:00000000 can1_filter_start_bank
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:784    .text.can1_filter_start_bank:00000038 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:789    .text.can_debug_freeze_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:795    .text.can_debug_freeze_enable:00000000 can_debug_freeze_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:839    .text.can_debug_freeze_enable:00000024 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:844    .text.can_debug_freeze_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:850    .text.can_debug_freeze_disable:00000000 can_debug_freeze_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:894    .text.can_debug_freeze_disable:00000024 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:899    .text.can_time_trigger_mode_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:905    .text.can_time_trigger_mode_enable:00000000 can_time_trigger_mode_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:949    .text.can_time_trigger_mode_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:955    .text.can_time_trigger_mode_disable:00000000 can_time_trigger_mode_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:999    .text.can_message_transmit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1005   .text.can_message_transmit:00000000 can_message_transmit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1181   .text.can_transmit_states:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1187   .text.can_transmit_states:00000000 can_transmit_states
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1301   .text.can_transmit_states:00000068 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1308   .text.can_transmission_stop:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1314   .text.can_transmission_stop:00000000 can_transmission_stop
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1391   .text.can_message_receive:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1397   .text.can_message_receive:00000000 can_message_receive
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1542   .text.can_fifo_release:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1548   .text.can_fifo_release:00000000 can_fifo_release
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1587   .text.can_receive_message_length_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1593   .text.can_receive_message_length_get:00000000 can_receive_message_length_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1642   .text.can_working_mode_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1648   .text.can_working_mode_set:00000000 can_working_mode_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1830   .text.can_wakeup:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1836   .text.can_wakeup:00000000 can_wakeup
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1895   .text.can_error_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1901   .text.can_error_get:00000000 can_error_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1925   .text.can_receive_error_number_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1931   .text.can_receive_error_number_get:00000000 can_receive_error_number_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1954   .text.can_transmit_error_number_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1960   .text.can_transmit_error_number_get:00000000 can_transmit_error_number_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1983   .text.can_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:1989   .text.can_flag_get:00000000 can_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:2025   .text.can_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:2031   .text.can_flag_clear:00000000 can_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:2056   .text.can_interrupt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:2062   .text.can_interrupt_enable:00000000 can_interrupt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:2081   .text.can_interrupt_disable:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s 			page 63


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:2087   .text.can_interrupt_disable:00000000 can_interrupt_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:2106   .text.can_interrupt_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:2112   .text.can_interrupt_flag_get:00000000 can_interrupt_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:2230   .text.can_interrupt_flag_get:0000005c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:2236   .text.can_interrupt_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc1VJUCx.s:2242   .text.can_interrupt_flag_clear:00000000 can_interrupt_flag_clear

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
dbg_periph_enable
dbg_periph_disable
