--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MainModule.twx MainModule.ncd -o MainModule.twr
MainModule.pcf -ucf MainModule.ucf

Design file:              MainModule.ncd
Physical constraint file: MainModule.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
resetGral   |   11.073(R)|      SLOW  |   -1.468(R)|      FAST  |dcmOut            |   0.000|
            |    9.119(F)|      SLOW  |   -2.610(F)|      FAST  |dcmOut            |   0.000|
uartRxPin   |    4.674(R)|      SLOW  |   -2.126(R)|      FAST  |dcmOut            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ledCont     |         6.615(R)|      SLOW  |         4.049(R)|      FAST  |dcmOut            |   0.000|
ledIdle     |         7.180(R)|      SLOW  |         4.549(R)|      FAST  |dcmOut            |   0.000|
ledSend     |         6.467(R)|      SLOW  |         3.960(R)|      FAST  |dcmOut            |   0.000|
ledStep     |         7.130(R)|      SLOW  |         4.525(R)|      FAST  |dcmOut            |   0.000|
uartTxPin   |         5.556(R)|      SLOW  |         3.353(R)|      FAST  |dcmOut            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    7.078|    7.947|    7.841|   13.821|
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 23 22:21:10 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 275 MB



