SYNC_INST SYSTOLIC_ARRAY, START, EXEC, 0, 7, 186
SET_BASE_ADDR LOW, IMEM, IBUF, 0, 0
SET_BASE_ADDR HIGH, IMEM, IBUF, 0, 0
LD_ST LD, IMEM, IBUF, 0, 314
SET_BASE_ADDR LOW, BUFFER, WBUF, 0, 24576
SET_BASE_ADDR HIGH, BUFFER, WBUF, 0, 0
SET_BASE_ADDR LOW, BUFFER, BBUF, 0, 4096
SET_BASE_ADDR HIGH, BUFFER, BBUF, 0, 0
SET_BASE_ADDR LOW, BUFFER, IBUF, 0, 0
SET_BASE_ADDR HIGH, BUFFER, IBUF, 0, 65
SET_BASE_ADDR LOW, BUFFER, OBUF, 0, 0
SET_BASE_ADDR HIGH, BUFFER, OBUF, 0, 0
SA_LOOP_CFG 0, 0, 0
SET_LOOP_STRIDE LOW, LD, IBUF, 0, 0
SET_LOOP_STRIDE HIGH, LD, IBUF, 0, 0
SET_LOOP_STRIDE LOW, LD, WBUF, 0, 36864
SET_LOOP_STRIDE HIGH, LD, WBUF, 0, 0
SET_LOOP_STRIDE LOW, LD, BBUF, 0, 256
SET_LOOP_STRIDE HIGH, LD, BBUF, 0, 0
SET_LOOP_STRIDE LOW, LD, OBUF, 0, 256
SET_LOOP_STRIDE HIGH, LD, OBUF, 0, 0
	SA_LOOP_CFG 0, 28, 0
	SET_LOOP_STRIDE LOW, LD, BBUF, 28, 256
	SET_LOOP_STRIDE HIGH, LD, BBUF, 28, 0
		LD_ST LD, BUFFER, BBUF, 28, 16
	SA_LOOP_CFG 0, 1, 0
	SET_LOOP_STRIDE LOW, LD, IBUF, 1, 18688
	SET_LOOP_STRIDE HIGH, LD, IBUF, 1, 3
	SET_LOOP_STRIDE LOW, LD, WBUF, 1, 0
	SET_LOOP_STRIDE HIGH, LD, WBUF, 1, 0
	SET_LOOP_STRIDE LOW, LD, BBUF, 1, 0
	SET_LOOP_STRIDE HIGH, LD, BBUF, 1, 0
	SET_LOOP_STRIDE LOW, LD, OBUF, 1, 16384
	SET_LOOP_STRIDE HIGH, LD, OBUF, 1, 12
		SA_LOOP_CFG 0, 2, 0
		SA_REDUCTION_LOOP 32, 2, OUTER, IC
		SET_LOOP_STRIDE LOW, LD, IBUF, 2, 64
		SET_LOOP_STRIDE HIGH, LD, IBUF, 2, 0
		SET_LOOP_STRIDE LOW, LD, WBUF, 2, 36864
		SET_LOOP_STRIDE HIGH, LD, WBUF, 2, 0
		SET_LOOP_STRIDE LOW, LD, BBUF, 2, 0
		SET_LOOP_STRIDE HIGH, LD, BBUF, 2, 0
		SET_LOOP_STRIDE LOW, LD, OBUF, 2, 0
		SET_LOOP_STRIDE HIGH, LD, OBUF, 2, 0
			SA_LOOP_CFG 0, 3, 0
			SA_REDUCTION_LOOP 32, 3, OUTER, KH
			SET_LOOP_STRIDE LOW, LD, IBUF, 3, 11136
			SET_LOOP_STRIDE HIGH, LD, IBUF, 3, 0
			SET_LOOP_STRIDE LOW, LD, WBUF, 3, 36864
			SET_LOOP_STRIDE HIGH, LD, WBUF, 3, 0
			SET_LOOP_STRIDE LOW, LD, BBUF, 3, 0
			SET_LOOP_STRIDE HIGH, LD, BBUF, 3, 0
			SET_LOOP_STRIDE LOW, LD, OBUF, 3, 0
			SET_LOOP_STRIDE HIGH, LD, OBUF, 3, 0
				SA_LOOP_CFG 0, 4, 0
				SA_REDUCTION_LOOP 32, 4, OUTER, KW
				SET_LOOP_STRIDE LOW, LD, IBUF, 4, 192
				SET_LOOP_STRIDE HIGH, LD, IBUF, 4, 0
				SET_LOOP_STRIDE LOW, LD, WBUF, 4, 36864
				SET_LOOP_STRIDE HIGH, LD, WBUF, 4, 0
				SET_LOOP_STRIDE LOW, LD, BBUF, 4, 0
				SET_LOOP_STRIDE HIGH, LD, BBUF, 4, 0
				SET_LOOP_STRIDE LOW, LD, OBUF, 4, 0
				SET_LOOP_STRIDE HIGH, LD, OBUF, 4, 0
					SA_LOOP_CFG 0, 23, 0
					SET_LOOP_STRIDE LOW, LD, WBUF, 23, 36864
					SET_LOOP_STRIDE HIGH, LD, WBUF, 23, 0
						LD_ST LD, BUFFER, WBUF, 23, 144
					SA_LOOP_CFG 0, 5, 3
					SET_LOOP_STRIDE LOW, LD, IBUF, 5, 51968
					SET_LOOP_STRIDE HIGH, LD, IBUF, 5, 0
					SET_LOOP_STRIDE LOW, LD, WBUF, 5, 0
					SET_LOOP_STRIDE HIGH, LD, WBUF, 5, 0
					SET_LOOP_STRIDE LOW, LD, BBUF, 5, 0
					SET_LOOP_STRIDE HIGH, LD, BBUF, 5, 0
					SET_LOOP_STRIDE LOW, LD, OBUF, 5, 4096
					SET_LOOP_STRIDE HIGH, LD, OBUF, 5, 3
						SA_LOOP_CFG 0, 6, 3
						SET_LOOP_STRIDE LOW, LD, IBUF, 6, 896
						SET_LOOP_STRIDE HIGH, LD, IBUF, 6, 0
						SET_LOOP_STRIDE LOW, LD, WBUF, 6, 0
						SET_LOOP_STRIDE HIGH, LD, WBUF, 6, 0
						SET_LOOP_STRIDE LOW, LD, BBUF, 6, 0
						SET_LOOP_STRIDE HIGH, LD, BBUF, 6, 0
						SET_LOOP_STRIDE LOW, LD, OBUF, 6, 3584
						SET_LOOP_STRIDE HIGH, LD, OBUF, 6, 0
							SA_LOOP_CFG 0, 24, 0
							SET_LOOP_STRIDE LOW, LD, OBUF, 24, 16384
							SET_LOOP_STRIDE HIGH, LD, OBUF, 24, 12
								SA_LOOP_CFG 0, 25, 13
								SET_LOOP_STRIDE LOW, LD, OBUF, 25, 14336
								SET_LOOP_STRIDE HIGH, LD, OBUF, 25, 0
									SA_LOOP_CFG 0, 26, 0
									SET_LOOP_STRIDE LOW, LD, OBUF, 26, 3584
									SET_LOOP_STRIDE HIGH, LD, OBUF, 26, 0
											LD_ST LD, BUFFER, OBUF, 27, 224
							SA_LOOP_CFG 0, 14, 0
							SET_LOOP_STRIDE LOW, LD, IBUF, 14, 18688
							SET_LOOP_STRIDE HIGH, LD, IBUF, 14, 3
								SA_LOOP_CFG 0, 15, 15
								SET_LOOP_STRIDE LOW, LD, IBUF, 15, 3712
								SET_LOOP_STRIDE HIGH, LD, IBUF, 15, 0
									SA_LOOP_CFG 0, 16, 0
									SET_LOOP_STRIDE LOW, LD, IBUF, 16, 1024
									SET_LOOP_STRIDE HIGH, LD, IBUF, 16, 0
											LD_ST LD, BUFFER, IBUF, 17, 64
							SA_LOOP_CFG 0, 7, 3
							SET_LOOP_STRIDE LOW, RD, IBUF, 7, 0
							SET_LOOP_STRIDE HIGH, RD, IBUF, 7, 0
							SET_LOOP_STRIDE LOW, RD, WBUF, 7, 1
							SET_LOOP_STRIDE HIGH, RD, WBUF, 7, 0
							SET_LOOP_STRIDE LOW, RD, BBUF, 7, 1
							SET_LOOP_STRIDE HIGH, RD, BBUF, 7, 0
							SET_LOOP_STRIDE LOW, RD, OBUF, 7, 1
							SET_LOOP_STRIDE HIGH, RD, OBUF, 7, 0
							SET_LOOP_STRIDE LOW, WR, OBUF, 7, 1
							SET_LOOP_STRIDE HIGH, WR, OBUF, 7, 0
								SA_LOOP_CFG 0, 8, 0
								SET_LOOP_STRIDE LOW, RD, IBUF, 8, 1024
								SET_LOOP_STRIDE HIGH, RD, IBUF, 8, 0
								SET_LOOP_STRIDE LOW, RD, WBUF, 8, 0
								SET_LOOP_STRIDE HIGH, RD, WBUF, 8, 0
								SET_LOOP_STRIDE LOW, RD, BBUF, 8, 0
								SET_LOOP_STRIDE HIGH, RD, BBUF, 8, 0
								SET_LOOP_STRIDE LOW, RD, OBUF, 8, 784
								SET_LOOP_STRIDE HIGH, RD, OBUF, 8, 0
								SET_LOOP_STRIDE LOW, WR, OBUF, 8, 784
								SET_LOOP_STRIDE HIGH, WR, OBUF, 8, 0
									SA_LOOP_CFG 0, 9, 3
									SA_REDUCTION_LOOP 32, 2, INNER, IC
									SET_LOOP_STRIDE LOW, RD, IBUF, 9, 1
									SET_LOOP_STRIDE HIGH, RD, IBUF, 9, 0
									SET_LOOP_STRIDE LOW, RD, WBUF, 9, 4
									SET_LOOP_STRIDE HIGH, RD, WBUF, 9, 0
									SET_LOOP_STRIDE LOW, RD, BBUF, 9, 0
									SET_LOOP_STRIDE HIGH, RD, BBUF, 9, 0
									SET_LOOP_STRIDE LOW, RD, OBUF, 9, 0
									SET_LOOP_STRIDE HIGH, RD, OBUF, 9, 0
									SET_LOOP_STRIDE LOW, WR, OBUF, 9, 0
									SET_LOOP_STRIDE HIGH, WR, OBUF, 9, 0
										SA_LOOP_CFG 0, 10, 2
										SA_REDUCTION_LOOP 32, 3, INNER, KH
										SET_LOOP_STRIDE LOW, RD, IBUF, 10, 64
										SET_LOOP_STRIDE HIGH, RD, IBUF, 10, 0
										SET_LOOP_STRIDE LOW, RD, WBUF, 10, 48
										SET_LOOP_STRIDE HIGH, RD, WBUF, 10, 0
										SET_LOOP_STRIDE LOW, RD, BBUF, 10, 0
										SET_LOOP_STRIDE HIGH, RD, BBUF, 10, 0
										SET_LOOP_STRIDE LOW, RD, OBUF, 10, 0
										SET_LOOP_STRIDE HIGH, RD, OBUF, 10, 0
										SET_LOOP_STRIDE LOW, WR, OBUF, 10, 0
										SET_LOOP_STRIDE HIGH, WR, OBUF, 10, 0
											SA_LOOP_CFG 0, 11, 2
											SA_REDUCTION_LOOP 32, 4, INNER, KW
											SET_LOOP_STRIDE LOW, RD, IBUF, 11, 4
											SET_LOOP_STRIDE HIGH, RD, IBUF, 11, 0
											SET_LOOP_STRIDE LOW, RD, WBUF, 11, 16
											SET_LOOP_STRIDE HIGH, RD, WBUF, 11, 0
											SET_LOOP_STRIDE LOW, RD, BBUF, 11, 0
											SET_LOOP_STRIDE HIGH, RD, BBUF, 11, 0
											SET_LOOP_STRIDE LOW, RD, OBUF, 11, 0
											SET_LOOP_STRIDE HIGH, RD, OBUF, 11, 0
											SET_LOOP_STRIDE LOW, WR, OBUF, 11, 0
											SET_LOOP_STRIDE HIGH, WR, OBUF, 11, 0
												SA_LOOP_CFG 0, 12, 13
												SET_LOOP_STRIDE LOW, RD, IBUF, 12, 64
												SET_LOOP_STRIDE HIGH, RD, IBUF, 12, 0
												SET_LOOP_STRIDE LOW, RD, WBUF, 12, 0
												SET_LOOP_STRIDE HIGH, RD, WBUF, 12, 0
												SET_LOOP_STRIDE LOW, RD, BBUF, 12, 0
												SET_LOOP_STRIDE HIGH, RD, BBUF, 12, 0
												SET_LOOP_STRIDE LOW, RD, OBUF, 12, 56
												SET_LOOP_STRIDE HIGH, RD, OBUF, 12, 0
												SET_LOOP_STRIDE LOW, WR, OBUF, 12, 56
												SET_LOOP_STRIDE HIGH, WR, OBUF, 12, 0
													SA_LOOP_CFG 0, 13, 13
													SET_LOOP_STRIDE LOW, RD, IBUF, 13, 4
													SET_LOOP_STRIDE HIGH, RD, IBUF, 13, 0
													SET_LOOP_STRIDE LOW, RD, WBUF, 13, 0
													SET_LOOP_STRIDE HIGH, RD, WBUF, 13, 0
													SET_LOOP_STRIDE LOW, RD, BBUF, 13, 0
													SET_LOOP_STRIDE HIGH, RD, BBUF, 13, 0
													SET_LOOP_STRIDE LOW, RD, OBUF, 13, 4
													SET_LOOP_STRIDE HIGH, RD, OBUF, 13, 0
													SET_LOOP_STRIDE LOW, WR, OBUF, 13, 4
													SET_LOOP_STRIDE HIGH, WR, OBUF, 13, 0
SYNC_INST SYSTOLIC_ARRAY, END, EXEC, 0, 7, 0
SYNC_INST SIMD, START, EXEC, 0, 7, 65
DTYPE_CFG 32FXP, 16, 16, 16
ST_CONFIG_BASE_ADDR LSB, VMEM2, 0, 0
ST_CONFIG_BASE_ADDR MSB, VMEM2, 0, 64
IMM_SIGN_EXT IMM, 0, 16
ST_CONFIG_BASE_LOOP_ITER 0, VMEM2, 7, 0
ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 7, 256
ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 7, 0
	ST_CONFIG_BASE_LOOP_ITER 0, VMEM2, 8, 0
	ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 8, 16384
	ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 8, 12
		ST_CONFIG_BASE_LOOP_ITER 0, VMEM2, 9, 3
		ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 9, 4096
		ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 9, 3
			ST_CONFIG_BASE_LOOP_ITER 0, VMEM2, 10, 3
			ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 10, 3584
			ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 10, 0
				BASE_SIGN_EXT OBUF, 0, 0
				STRIDE_SIGN_EXT OBUF, 0, 1
				BASE_SIGN_EXT OBUF, 1, 0
				STRIDE_SIGN_EXT OBUF, 1, 784
				BASE_SIGN_EXT OBUF, 2, 0
				STRIDE_SIGN_EXT OBUF, 2, 56
				BASE_SIGN_EXT OBUF, 3, 0
				STRIDE_SIGN_EXT OBUF, 3, 4
				BASE_SIGN_EXT IMM, 0, 0
				STRIDE_SIGN_EXT IMM, 0, 0
				BASE_SIGN_EXT IMM, 0, 0
				STRIDE_SIGN_EXT IMM, 0, 0
				BASE_SIGN_EXT IMM, 0, 0
				STRIDE_SIGN_EXT IMM, 0, 0
				BASE_SIGN_EXT IMM, 0, 0
				STRIDE_SIGN_EXT IMM, 0, 0
				BASE_SIGN_EXT VMEM2, 0, 0
				STRIDE_SIGN_EXT VMEM2, 0, 1
				BASE_SIGN_EXT VMEM2, 1, 0
				STRIDE_SIGN_EXT VMEM2, 1, 784
				BASE_SIGN_EXT VMEM2, 2, 0
				STRIDE_SIGN_EXT VMEM2, 2, 56
				BASE_SIGN_EXT VMEM2, 3, 0
				STRIDE_SIGN_EXT VMEM2, 3, 4
				SET_ITER 0, 0, 4
				SET_INDEX VMEM2, 0, OBUF, 0, IMM, 0
					SET_ITER 1, 0, 1
					SET_INDEX VMEM2, 1, OBUF, 1, IMM, 0
						SET_ITER 2, 0, 14
						SET_INDEX VMEM2, 2, OBUF, 2, IMM, 0
							SET_ITER 3, 0, 14
							SET_INDEX VMEM2, 3, OBUF, 3, IMM, 0
								SET_INST 1, 0, 1
								RELU VMEM2, 0, OBUF, 0, IMM, 0
								SYNC_INST SIMD, END, BUF, 0, 7, 0
				ST_CONFIG_TILE_ADDR LSB, VMEM2, 0, 0
				ST_CONFIG_TILE_ADDR MSB, VMEM2, 0, 0
				ST_CONFIG_TILE_LOOP_ITER 0, VMEM2, 23, 0
				ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM2, 23, 16384
				ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM2, 23, 12
					ST_CONFIG_TILE_LOOP_ITER 0, VMEM2, 24, 13
					ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM2, 24, 14336
					ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM2, 24, 0
						ST_CONFIG_TILE_LOOP_ITER 0, VMEM2, 25, 0
						ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM2, 25, 3584
						ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM2, 25, 0
								ST_START 0, VMEM2, 31, 224
				NOP 0, 0, 0, 0, 0, 0
SYNC_INST SIMD, END, EXEC, 0, 7, 0
BLOCK_END 1