[2025-09-16 18:24:30] START suite=gap trace=bfs-10
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-10.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2861908 heartbeat IPC: 3.494 cumulative IPC: 3.494 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6648932 heartbeat IPC: 2.641 cumulative IPC: 3.008 (Simulation time: 00 hr 01 min 30 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6648932 cumulative IPC: 3.008 (Simulation time: 00 hr 01 min 30 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6648932 cumulative IPC: 3.008 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 34192179 heartbeat IPC: 0.3631 cumulative IPC: 0.3631 (Simulation time: 00 hr 03 min 55 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 61719426 heartbeat IPC: 0.3633 cumulative IPC: 0.3632 (Simulation time: 00 hr 06 min 24 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 89246656 heartbeat IPC: 0.3633 cumulative IPC: 0.3632 (Simulation time: 00 hr 08 min 51 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 124599752 heartbeat IPC: 0.2829 cumulative IPC: 0.3391 (Simulation time: 00 hr 12 min 01 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 166871341 heartbeat IPC: 0.2366 cumulative IPC: 0.3121 (Simulation time: 00 hr 15 min 26 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 206507949 heartbeat IPC: 0.2523 cumulative IPC: 0.3002 (Simulation time: 00 hr 18 min 37 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 210763434 heartbeat IPC: 2.35 cumulative IPC: 0.3429 (Simulation time: 00 hr 19 min 19 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 221875906 heartbeat IPC: 0.8999 cumulative IPC: 0.3717 (Simulation time: 00 hr 20 min 39 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 249112774 heartbeat IPC: 0.3671 cumulative IPC: 0.3712 (Simulation time: 00 hr 23 min 03 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 278646777 cumulative IPC: 0.3589 (Simulation time: 00 hr 25 min 59 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 278646777 cumulative IPC: 0.3589 (Simulation time: 00 hr 25 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-10.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3589 instructions: 100000000 cycles: 278646777
CPU 0 Branch Prediction Accuracy: 85.16% MPKI: 31.7 Average ROB Occupancy at Mispredict: 8.149
Branch type MPKI
BRANCH_DIRECT_JUMP: 5e-05
BRANCH_INDIRECT: 1e-05
BRANCH_CONDITIONAL: 31.7
BRANCH_DIRECT_CALL: 0.00013
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00019


====Backend Stall Breakdown====
ROB_STALL: 2488636
LQ_STALL: 0
SQ_STALL: 87952


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 133.17583
REPLAY_LOAD: 120.33188
NON_REPLAY_LOAD: 46.985313

== Total ==
ADDR_TRANS: 157547
REPLAY_LOAD: 331394
NON_REPLAY_LOAD: 1999695

== Counts ==
ADDR_TRANS: 1183
REPLAY_LOAD: 2754
NON_REPLAY_LOAD: 42560

cpu0->cpu0_STLB TOTAL        ACCESS:      88137 HIT:      11878 MISS:      76259 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      88137 HIT:      11878 MISS:      76259 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 241.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3681262 HIT:    1966113 MISS:    1715149 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3262445 HIT:    1714408 MISS:    1548037 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      77347 HIT:       3205 MISS:      74142 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     244934 HIT:     244928 MISS:          6 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96536 HIT:       3572 MISS:      92964 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 116.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3175163 HIT:    3175147 MISS:         16 MSHR_MERGE:          1
cpu0->cpu0_L1I LOAD         ACCESS:    3175163 HIT:    3175147 MISS:         16 MSHR_MERGE:          1
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 157.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24171339 HIT:   18169325 MISS:    6002014 MSHR_MERGE:    2565699
cpu0->cpu0_L1D LOAD         ACCESS:   21303597 HIT:   15628022 MISS:    5675575 MSHR_MERGE:    2413145
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2714873 HIT:    2486605 MISS:     228268 MSHR_MERGE:     150919
cpu0->cpu0_L1D TRANSLATION  ACCESS:     152869 HIT:      54698 MISS:      98171 MSHR_MERGE:       1635
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 70.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3158032 HIT:    3158032 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    3158032 HIT:    3158032 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23974456 HIT:   23785561 MISS:     188895 MSHR_MERGE:     100758
cpu0->cpu0_DTLB LOAD         ACCESS:   23974456 HIT:   23785561 MISS:     188895 MSHR_MERGE:     100758
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 211.6 cycles
cpu0->LLC TOTAL        ACCESS:    1959189 HIT:     307972 MISS:    1651217 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1548037 HIT:      63287 MISS:    1484750 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      74142 HIT:       2485 MISS:      71657 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     244046 HIT:     241065 MISS:       2981 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      92964 HIT:       1135 MISS:      91829 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.02 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      69095
  ROW_BUFFER_MISS:    1579107
  AVG DBUS CONGESTED CYCLE: 6.868
Channel 0 WQ ROW_BUFFER_HIT:      20943
  ROW_BUFFER_MISS:     217732
  FULL:          0
Channel 0 REFRESHES ISSUED:      23220

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0         2234         4712         1803        14643
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           12          276       107643
  STLB miss resolved @ L2C                0            1           21           46         6776
  STLB miss resolved @ LLC                0            2           20          288         1019
  STLB miss resolved @ MEM                0           56          497          995        90308

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 18:50:30] END   suite=gap trace=bfs-10 (rc=0)
