[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676979 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676979 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676979 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12721358 heartbeat IPC: 1.106 cumulative IPC: 1.106 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22736636 heartbeat IPC: 0.9985 cumulative IPC: 1.049 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33843818 heartbeat IPC: 0.9003 cumulative IPC: 0.9945 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39063799 cumulative IPC: 1.024 (Simulation time: 00 hr 04 min 00 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39063799 cumulative IPC: 1.024 (Simulation time: 00 hr 04 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.024 instructions: 40000000 cycles: 39063799
CPU 0 Branch Prediction Accuracy: 96.16% MPKI: 10.73 Average ROB Occupancy at Mispredict: 38.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.183
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457651 HIT:     419928 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457651 HIT:     419928 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 309.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685161 HIT:     466983 MISS:     218178 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359611 HIT:     291836 MISS:      67775 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96866 HIT:       6355 MISS:      90511 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142875 HIT:     142541 MISS:        334 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85809 HIT:      26251 MISS:      59558 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 144 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6067131 HIT:    5982227 MISS:      84904 MSHR_MERGE:      27790
cpu0->cpu0_L1I LOAD         ACCESS:    6067131 HIT:    5982227 MISS:      84904 MSHR_MERGE:      27790
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.34 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13156282 HIT:   12141963 MISS:    1014319 MSHR_MERGE:     529140
cpu0->cpu0_L1D LOAD         ACCESS:    8070457 HIT:    7540319 MISS:     530138 MSHR_MERGE:     227636
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992145 HIT:    4595381 MISS:     396764 MSHR_MERGE:     299896
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93680 HIT:       6263 MISS:      87417 MSHR_MERGE:       1608
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 72.27 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5243583 HIT:    5131582 MISS:     112001 MSHR_MERGE:      50828
cpu0->cpu0_ITLB LOAD         ACCESS:    5243583 HIT:    5131582 MISS:     112001 MSHR_MERGE:      50828
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.42 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12457813 HIT:   11737259 MISS:     720554 MSHR_MERGE:     324076
cpu0->cpu0_DTLB LOAD         ACCESS:   12457813 HIT:   11737259 MISS:     720554 MSHR_MERGE:     324076
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.19 cycles
cpu0->LLC TOTAL        ACCESS:     335918 HIT:     194073 MISS:     141845 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67775 HIT:      36444 MISS:      31331 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90511 HIT:      10686 MISS:      79825 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118074 HIT:     117992 MISS:         82 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59558 HIT:      28951 MISS:      30607 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1350
  ROW_BUFFER_MISS:     140405
  AVG DBUS CONGESTED CYCLE: 11.43
Channel 0 WQ ROW_BUFFER_HIT:      11241
  ROW_BUFFER_MISS:      73940
  FULL:          0
Channel 0 REFRESHES ISSUED:       3255
