// Seed: 1855319151
module module_0 (
    input wand id_0,
    input tri  id_1
    , id_3
);
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output logic id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    output supply0 id_6
    , id_21,
    output supply1 id_7,
    output wire id_8,
    input wire id_9,
    input tri1 id_10,
    output supply1 id_11,
    output logic id_12,
    input tri1 id_13,
    input tri id_14,
    input wand id_15,
    input wor id_16,
    input wor id_17,
    output uwire id_18,
    output uwire id_19
);
  always @(id_16 or posedge 1) begin
    id_12 = #id_22(1);
  end
  tri id_23 = id_1;
  module_0(
      id_9, id_10
  );
  wire id_24;
  id_25 :
  assert property (@(posedge 1) 1)
  else $display(1'b0, 1, id_10);
  initial begin
    id_2 <= 1;
  end
  wire id_26;
  wire id_27;
  genvar id_28;
  integer id_29;
endmodule
