// Mem file initialization records.
//
// Release 14.6 - Data2MEM P.20131013, build 3.0.10 Apr 3, 2013
// Copyright (c) 1995-2018 Xilinx, Inc.  All rights reserved.
//
// Command: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\data2mem.EXE -p "xc6slx4cpg196-2" -bm D:/git/ect_master/ect_master/ipcore_dir/mcs_0.bmm -bd D:/git/ect_master/workspace/hello_world/debug/hello_world.elf tag mcs_0 -bx . -u
//
// Created on Monday September 10, 2018 - 02:02:30 pm, from:
//
//     Map file     - D:\git\ect_master\ect_master\ipcore_dir\mcs_0.bmm
//     Data file(s) - D:\git\ect_master\workspace\hello_world\debug\hello_world.elf
//
// Address space 'mcs_0.lmb_bram', bit lane [19:16].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    0 8 0 8 0 8 0 0 0 8

@00000014
    0 0 0 0 0 0 0 4 0 0 4 3 0 0 0 1 1 3 1 0 0 0 0 0 0 4 0 4 3 3 3 2 3 3 4 0 4 4 0 0 C 0 0 0 3 2 3 0 0 3 0 0 C 0 0 0 0 1 1 F 1 0 0 1
    3 1 0 0 0 0 C 0 0 0 3 1 0 0 3 0 0 C 0 1 F 1 1 1 0 0 0 0 6 2 6 6 6 2 0 0 0 0 6 2 6 6 6 2 0 4 0 0 4 0 0 0 0 4 0 3 0 4 0 0 4 0 1 3
    F 1 1 1 1 1 5 5 5 5 1 0 4 3 3 5 5 6 1 1 1 F 1 B 8 F 0 F 0 0 1 0 8 8 F 1 1 0 8 8 F 1 1 0 1 1 0 4 5 0 0 4 3 C 4 0 4 3 1 1 0 0 1 1
    1 5 6 0 0 1 1 1 1 1 1 1 1 C 0 C 6 D 6 3 3 6 9 7 0 3 3 3 3 3 3 3 3 3 6 4 8 4 6 8 7 7 4 7 3 0 2 3 2 2 3 3 6 7 3 3 3 3 C 3 6 3 8 A
    3 3 3 3 3 F 1 1 1 1 1 1 1 1 1 1 1 1 F 1 C 0 0 6 6 0 6 3 E C 3 0 6 7 3 3 4 3 4 3 6 4 4 7 7 3 0 2 3 2 2 3 3 4 7 3 3 3 3 E C 3 6 3
    3 A 3 3 3 3 3 6 4 3 3 4 3 6 4 6 0 3 3 6 6 C 0 6 3 3 A 3 3 3 3 6 3 3 4 3 4 3 5 4 0 4 C 0 0 6 3 C 3 0 6 6 3 6 3 7 A 0 4 7 0 4 6 A
    6 1 0 1 6 6 0 3 0 0 1 1 3 4 1 0 0 C 0 3 3 4 3 1 1 F 1 1 1 1 1 0 4 0 0 0 0 4 0 0 1 3 1 1 F 0 1 1 1 1 0 4 0 0 4 0 1 3 1 1 F 0 1 1
    1 3 1 1 F 0 1 1 1 1 0 4 0 0 4 0 1 3 1 1 F 0 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 0 3 3 1 1 C 0 1 1 1 B 1 1 1 1 1 1 1 1 1 1 1 1 E 1 5
    0 0 1 1 0 4 0 1 F 1 5 4 3 3 5 F 0 F 0 1 0 0 B 0 B 0 4 0 0 4 0 0 F 1 1 0 0 4 0 0 F 1 F 0 F 0 C 7 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
