#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000021ee6c39f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000021ee6ea1ed0_0 .net "PC", 31 0, L_0000021ee6f28aa0;  1 drivers
v0000021ee6ea2b50_0 .net "cycles_consumed", 31 0, v0000021ee6ea1bb0_0;  1 drivers
v0000021ee6ea2d30_0 .var "input_clk", 0 0;
v0000021ee6ea3e10_0 .var "rst", 0 0;
S_0000021ee6bbd800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000021ee6c39f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000021ee6de0ce0 .functor NOR 1, v0000021ee6ea2d30_0, v0000021ee6e877e0_0, C4<0>, C4<0>;
L_0000021ee6de1df0 .functor AND 1, v0000021ee6e710a0_0, v0000021ee6e70420_0, C4<1>, C4<1>;
L_0000021ee6de1ed0 .functor AND 1, L_0000021ee6de1df0, L_0000021ee6ea2dd0, C4<1>, C4<1>;
L_0000021ee6de1060 .functor AND 1, v0000021ee6e5fec0_0, v0000021ee6e5e3e0_0, C4<1>, C4<1>;
L_0000021ee6de1e60 .functor AND 1, L_0000021ee6de1060, L_0000021ee6ea3410, C4<1>, C4<1>;
L_0000021ee6de0a40 .functor AND 1, v0000021ee6e86de0_0, v0000021ee6e87ce0_0, C4<1>, C4<1>;
L_0000021ee6de07a0 .functor AND 1, L_0000021ee6de0a40, L_0000021ee6ea1f70, C4<1>, C4<1>;
L_0000021ee6de10d0 .functor AND 1, v0000021ee6e710a0_0, v0000021ee6e70420_0, C4<1>, C4<1>;
L_0000021ee6de1140 .functor AND 1, L_0000021ee6de10d0, L_0000021ee6ea37d0, C4<1>, C4<1>;
L_0000021ee6de1a00 .functor AND 1, v0000021ee6e5fec0_0, v0000021ee6e5e3e0_0, C4<1>, C4<1>;
L_0000021ee6de2170 .functor AND 1, L_0000021ee6de1a00, L_0000021ee6ea3870, C4<1>, C4<1>;
L_0000021ee6de21e0 .functor AND 1, v0000021ee6e86de0_0, v0000021ee6e87ce0_0, C4<1>, C4<1>;
L_0000021ee6de1530 .functor AND 1, L_0000021ee6de21e0, L_0000021ee6ea3b90, C4<1>, C4<1>;
L_0000021ee6ea8320 .functor NOT 1, L_0000021ee6de0ce0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea71a0 .functor NOT 1, L_0000021ee6de0ce0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ebbfb0 .functor NOT 1, L_0000021ee6de0ce0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ebd210 .functor NOT 1, L_0000021ee6de0ce0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ebd0c0 .functor NOT 1, L_0000021ee6de0ce0, C4<0>, C4<0>, C4<0>;
L_0000021ee6f28aa0 .functor BUFZ 32, v0000021ee6e8c920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021ee6e87740_0 .net "EX1_ALU_OPER1", 31 0, L_0000021ee6ea7590;  1 drivers
v0000021ee6e86f20_0 .net "EX1_ALU_OPER2", 31 0, L_0000021ee6ebbdf0;  1 drivers
v0000021ee6e87a60_0 .net "EX1_PC", 31 0, v0000021ee6e6f980_0;  1 drivers
v0000021ee6e874c0_0 .net "EX1_PFC", 31 0, v0000021ee6e6de00_0;  1 drivers
v0000021ee6e87ba0_0 .net "EX1_PFC_to_IF", 31 0, L_0000021ee6e9f310;  1 drivers
v0000021ee6e87c40_0 .net "EX1_forward_to_B", 31 0, v0000021ee6e6f020_0;  1 drivers
v0000021ee6e87d80_0 .net "EX1_is_beq", 0 0, v0000021ee6e6ed00_0;  1 drivers
v0000021ee6e87ec0_0 .net "EX1_is_bne", 0 0, v0000021ee6e6e1c0_0;  1 drivers
v0000021ee6e8af80_0 .net "EX1_is_jal", 0 0, v0000021ee6e6d9a0_0;  1 drivers
v0000021ee6e8b020_0 .net "EX1_is_jr", 0 0, v0000021ee6e70100_0;  1 drivers
v0000021ee6e89540_0 .net "EX1_is_oper2_immed", 0 0, v0000021ee6e6da40_0;  1 drivers
v0000021ee6e89400_0 .net "EX1_memread", 0 0, v0000021ee6e6f3e0_0;  1 drivers
v0000021ee6e89900_0 .net "EX1_memwrite", 0 0, v0000021ee6e6db80_0;  1 drivers
v0000021ee6e89ea0_0 .net "EX1_opcode", 11 0, v0000021ee6e6f660_0;  1 drivers
v0000021ee6e8a800_0 .net "EX1_predicted", 0 0, v0000021ee6e6f480_0;  1 drivers
v0000021ee6e89680_0 .net "EX1_rd_ind", 4 0, v0000021ee6e6e300_0;  1 drivers
v0000021ee6e89ae0_0 .net "EX1_rd_indzero", 0 0, v0000021ee6e6fe80_0;  1 drivers
v0000021ee6e8b660_0 .net "EX1_regwrite", 0 0, v0000021ee6e6dc20_0;  1 drivers
v0000021ee6e89860_0 .net "EX1_rs1", 31 0, v0000021ee6e6fac0_0;  1 drivers
v0000021ee6e8aa80_0 .net "EX1_rs1_ind", 4 0, v0000021ee6e6f160_0;  1 drivers
v0000021ee6e895e0_0 .net "EX1_rs2", 31 0, v0000021ee6e6f520_0;  1 drivers
v0000021ee6e8b700_0 .net "EX1_rs2_ind", 4 0, v0000021ee6e6e440_0;  1 drivers
v0000021ee6e8a620_0 .net "EX1_rs2_out", 31 0, L_0000021ee6ebbf40;  1 drivers
v0000021ee6e8b0c0_0 .net "EX2_ALU_OPER1", 31 0, v0000021ee6e70740_0;  1 drivers
v0000021ee6e8b7a0_0 .net "EX2_ALU_OPER2", 31 0, v0000021ee6e707e0_0;  1 drivers
v0000021ee6e8b8e0_0 .net "EX2_ALU_OUT", 31 0, L_0000021ee6e9f3b0;  1 drivers
v0000021ee6e899a0_0 .net "EX2_PC", 31 0, v0000021ee6e70b00_0;  1 drivers
v0000021ee6e89720_0 .net "EX2_PFC_to_IF", 31 0, v0000021ee6e71460_0;  1 drivers
v0000021ee6e89a40_0 .net "EX2_forward_to_B", 31 0, v0000021ee6e716e0_0;  1 drivers
v0000021ee6e8a3a0_0 .net "EX2_is_beq", 0 0, v0000021ee6e71780_0;  1 drivers
v0000021ee6e8b980_0 .net "EX2_is_bne", 0 0, v0000021ee6e701a0_0;  1 drivers
v0000021ee6e8ad00_0 .net "EX2_is_jal", 0 0, v0000021ee6e70ba0_0;  1 drivers
v0000021ee6e8b840_0 .net "EX2_is_jr", 0 0, v0000021ee6e70c40_0;  1 drivers
v0000021ee6e8ba20_0 .net "EX2_is_oper2_immed", 0 0, v0000021ee6e70ce0_0;  1 drivers
v0000021ee6e8bac0_0 .net "EX2_memread", 0 0, v0000021ee6e70e20_0;  1 drivers
v0000021ee6e8a940_0 .net "EX2_memwrite", 0 0, v0000021ee6e70ec0_0;  1 drivers
v0000021ee6e89b80_0 .net "EX2_opcode", 11 0, v0000021ee6e702e0_0;  1 drivers
v0000021ee6e89360_0 .net "EX2_predicted", 0 0, v0000021ee6e70f60_0;  1 drivers
v0000021ee6e894a0_0 .net "EX2_rd_ind", 4 0, v0000021ee6e71000_0;  1 drivers
v0000021ee6e8a300_0 .net "EX2_rd_indzero", 0 0, v0000021ee6e70420_0;  1 drivers
v0000021ee6e89c20_0 .net "EX2_regwrite", 0 0, v0000021ee6e710a0_0;  1 drivers
v0000021ee6e8b160_0 .net "EX2_rs1", 31 0, v0000021ee6e711e0_0;  1 drivers
v0000021ee6e897c0_0 .net "EX2_rs1_ind", 4 0, v0000021ee6e71140_0;  1 drivers
v0000021ee6e89cc0_0 .net "EX2_rs2_ind", 4 0, v0000021ee6e71320_0;  1 drivers
v0000021ee6e89d60_0 .net "EX2_rs2_out", 31 0, v0000021ee6e713c0_0;  1 drivers
v0000021ee6e89e00_0 .net "ID_INST", 31 0, v0000021ee6e7a2f0_0;  1 drivers
v0000021ee6e8b200_0 .net "ID_PC", 31 0, v0000021ee6e7a390_0;  1 drivers
v0000021ee6e8b5c0_0 .net "ID_PFC_to_EX", 31 0, L_0000021ee6ea5c10;  1 drivers
v0000021ee6e8a4e0_0 .net "ID_PFC_to_IF", 31 0, L_0000021ee6ea57b0;  1 drivers
v0000021ee6e89f40_0 .net "ID_forward_to_B", 31 0, L_0000021ee6ea5b70;  1 drivers
v0000021ee6e8a8a0_0 .net "ID_is_beq", 0 0, L_0000021ee6ea5670;  1 drivers
v0000021ee6e8b2a0_0 .net "ID_is_bne", 0 0, L_0000021ee6ea5710;  1 drivers
v0000021ee6e8a9e0_0 .net "ID_is_j", 0 0, L_0000021ee6ea6b10;  1 drivers
v0000021ee6e8a580_0 .net "ID_is_jal", 0 0, L_0000021ee6ea6d90;  1 drivers
v0000021ee6e89fe0_0 .net "ID_is_jr", 0 0, L_0000021ee6ea5990;  1 drivers
v0000021ee6e8a080_0 .net "ID_is_oper2_immed", 0 0, L_0000021ee6ea7440;  1 drivers
v0000021ee6e8a120_0 .net "ID_memread", 0 0, L_0000021ee6ea6930;  1 drivers
v0000021ee6e8a1c0_0 .net "ID_memwrite", 0 0, L_0000021ee6ea69d0;  1 drivers
v0000021ee6e8b340_0 .net "ID_opcode", 11 0, v0000021ee6e8d460_0;  1 drivers
v0000021ee6e8a440_0 .net "ID_predicted", 0 0, v0000021ee6e73310_0;  1 drivers
v0000021ee6e8a760_0 .net "ID_rd_ind", 4 0, v0000021ee6e8d1e0_0;  1 drivers
v0000021ee6e8abc0_0 .net "ID_regwrite", 0 0, L_0000021ee6ea6ed0;  1 drivers
v0000021ee6e8b520_0 .net "ID_rs1", 31 0, v0000021ee6e779b0_0;  1 drivers
v0000021ee6e8a260_0 .net "ID_rs1_ind", 4 0, v0000021ee6e8cec0_0;  1 drivers
v0000021ee6e8a6c0_0 .net "ID_rs2", 31 0, v0000021ee6e798f0_0;  1 drivers
v0000021ee6e8ab20_0 .net "ID_rs2_ind", 4 0, v0000021ee6e8d640_0;  1 drivers
v0000021ee6e8ac60_0 .net "IF_INST", 31 0, L_0000021ee6ea7d70;  1 drivers
v0000021ee6e8ada0_0 .net "IF_pc", 31 0, v0000021ee6e8c920_0;  1 drivers
v0000021ee6e8ae40_0 .net "MEM_ALU_OUT", 31 0, v0000021ee6e5e480_0;  1 drivers
v0000021ee6e8aee0_0 .net "MEM_Data_mem_out", 31 0, v0000021ee6e88500_0;  1 drivers
v0000021ee6e8b3e0_0 .net "MEM_memread", 0 0, v0000021ee6e5fc40_0;  1 drivers
v0000021ee6e8b480_0 .net "MEM_memwrite", 0 0, v0000021ee6e5e7a0_0;  1 drivers
v0000021ee6ea1a70_0 .net "MEM_opcode", 11 0, v0000021ee6e5f1a0_0;  1 drivers
v0000021ee6ea3a50_0 .net "MEM_rd_ind", 4 0, v0000021ee6e5eb60_0;  1 drivers
v0000021ee6ea4090_0 .net "MEM_rd_indzero", 0 0, v0000021ee6e5e3e0_0;  1 drivers
v0000021ee6ea3910_0 .net "MEM_regwrite", 0 0, v0000021ee6e5fec0_0;  1 drivers
v0000021ee6ea19d0_0 .net "MEM_rs2", 31 0, v0000021ee6e5f240_0;  1 drivers
v0000021ee6ea1d90_0 .net "PC", 31 0, L_0000021ee6f28aa0;  alias, 1 drivers
v0000021ee6ea2e70_0 .net "STALL_ID1_FLUSH", 0 0, v0000021ee6e74ad0_0;  1 drivers
v0000021ee6ea2fb0_0 .net "STALL_ID2_FLUSH", 0 0, v0000021ee6e72870_0;  1 drivers
v0000021ee6ea2290_0 .net "STALL_IF_FLUSH", 0 0, v0000021ee6e76bf0_0;  1 drivers
v0000021ee6ea34b0_0 .net "WB_ALU_OUT", 31 0, v0000021ee6e88dc0_0;  1 drivers
v0000021ee6ea2830_0 .net "WB_Data_mem_out", 31 0, v0000021ee6e88460_0;  1 drivers
v0000021ee6ea2010_0 .net "WB_memread", 0 0, v0000021ee6e89180_0;  1 drivers
v0000021ee6ea3c30_0 .net "WB_rd_ind", 4 0, v0000021ee6e89220_0;  1 drivers
v0000021ee6ea3550_0 .net "WB_rd_indzero", 0 0, v0000021ee6e87ce0_0;  1 drivers
v0000021ee6ea2f10_0 .net "WB_regwrite", 0 0, v0000021ee6e86de0_0;  1 drivers
v0000021ee6ea3370_0 .net "Wrong_prediction", 0 0, L_0000021ee6ebd050;  1 drivers
v0000021ee6ea3cd0_0 .net *"_ivl_1", 0 0, L_0000021ee6de1df0;  1 drivers
v0000021ee6ea1b10_0 .net *"_ivl_13", 0 0, L_0000021ee6de0a40;  1 drivers
v0000021ee6ea35f0_0 .net *"_ivl_14", 0 0, L_0000021ee6ea1f70;  1 drivers
v0000021ee6ea3050_0 .net *"_ivl_19", 0 0, L_0000021ee6de10d0;  1 drivers
v0000021ee6ea28d0_0 .net *"_ivl_2", 0 0, L_0000021ee6ea2dd0;  1 drivers
v0000021ee6ea25b0_0 .net *"_ivl_20", 0 0, L_0000021ee6ea37d0;  1 drivers
v0000021ee6ea3690_0 .net *"_ivl_25", 0 0, L_0000021ee6de1a00;  1 drivers
v0000021ee6ea23d0_0 .net *"_ivl_26", 0 0, L_0000021ee6ea3870;  1 drivers
v0000021ee6ea3d70_0 .net *"_ivl_31", 0 0, L_0000021ee6de21e0;  1 drivers
v0000021ee6ea2470_0 .net *"_ivl_32", 0 0, L_0000021ee6ea3b90;  1 drivers
v0000021ee6ea20b0_0 .net *"_ivl_40", 31 0, L_0000021ee6ea6c50;  1 drivers
L_0000021ee6ec0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6ea3230_0 .net *"_ivl_43", 26 0, L_0000021ee6ec0c58;  1 drivers
L_0000021ee6ec0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6ea2510_0 .net/2u *"_ivl_44", 31 0, L_0000021ee6ec0ca0;  1 drivers
v0000021ee6ea1e30_0 .net *"_ivl_52", 31 0, L_0000021ee6f14e50;  1 drivers
L_0000021ee6ec0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6ea1c50_0 .net *"_ivl_55", 26 0, L_0000021ee6ec0d30;  1 drivers
L_0000021ee6ec0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6ea2150_0 .net/2u *"_ivl_56", 31 0, L_0000021ee6ec0d78;  1 drivers
v0000021ee6ea21f0_0 .net *"_ivl_7", 0 0, L_0000021ee6de1060;  1 drivers
v0000021ee6ea3eb0_0 .net *"_ivl_8", 0 0, L_0000021ee6ea3410;  1 drivers
v0000021ee6ea2970_0 .net "alu_selA", 1 0, L_0000021ee6ea3730;  1 drivers
v0000021ee6ea30f0_0 .net "alu_selB", 1 0, L_0000021ee6ea6750;  1 drivers
v0000021ee6ea2c90_0 .net "clk", 0 0, L_0000021ee6de0ce0;  1 drivers
v0000021ee6ea1bb0_0 .var "cycles_consumed", 31 0;
v0000021ee6ea3190_0 .net "exhaz", 0 0, L_0000021ee6de1e60;  1 drivers
v0000021ee6ea2330_0 .net "exhaz2", 0 0, L_0000021ee6de2170;  1 drivers
v0000021ee6ea2650_0 .net "hlt", 0 0, v0000021ee6e877e0_0;  1 drivers
v0000021ee6ea2bf0_0 .net "idhaz", 0 0, L_0000021ee6de1ed0;  1 drivers
v0000021ee6ea39b0_0 .net "idhaz2", 0 0, L_0000021ee6de1140;  1 drivers
v0000021ee6ea26f0_0 .net "if_id_write", 0 0, v0000021ee6e75250_0;  1 drivers
v0000021ee6ea2790_0 .net "input_clk", 0 0, v0000021ee6ea2d30_0;  1 drivers
v0000021ee6ea1930_0 .net "is_branch_and_taken", 0 0, L_0000021ee6ea8010;  1 drivers
v0000021ee6ea2a10_0 .net "memhaz", 0 0, L_0000021ee6de07a0;  1 drivers
v0000021ee6ea2ab0_0 .net "memhaz2", 0 0, L_0000021ee6de1530;  1 drivers
v0000021ee6ea3f50_0 .net "pc_src", 2 0, L_0000021ee6ea5e90;  1 drivers
v0000021ee6ea32d0_0 .net "pc_write", 0 0, v0000021ee6e75bb0_0;  1 drivers
v0000021ee6ea1cf0_0 .net "rst", 0 0, v0000021ee6ea3e10_0;  1 drivers
v0000021ee6ea3ff0_0 .net "store_rs2_forward", 1 0, L_0000021ee6ea4630;  1 drivers
v0000021ee6ea3af0_0 .net "wdata_to_reg_file", 31 0, L_0000021ee6f29590;  1 drivers
E_0000021ee6df9070/0 .event negedge, v0000021ee6e72af0_0;
E_0000021ee6df9070/1 .event posedge, v0000021ee6e5f600_0;
E_0000021ee6df9070 .event/or E_0000021ee6df9070/0, E_0000021ee6df9070/1;
L_0000021ee6ea2dd0 .cmp/eq 5, v0000021ee6e71000_0, v0000021ee6e6f160_0;
L_0000021ee6ea3410 .cmp/eq 5, v0000021ee6e5eb60_0, v0000021ee6e6f160_0;
L_0000021ee6ea1f70 .cmp/eq 5, v0000021ee6e89220_0, v0000021ee6e6f160_0;
L_0000021ee6ea37d0 .cmp/eq 5, v0000021ee6e71000_0, v0000021ee6e6e440_0;
L_0000021ee6ea3870 .cmp/eq 5, v0000021ee6e5eb60_0, v0000021ee6e6e440_0;
L_0000021ee6ea3b90 .cmp/eq 5, v0000021ee6e89220_0, v0000021ee6e6e440_0;
L_0000021ee6ea6c50 .concat [ 5 27 0 0], v0000021ee6e8d1e0_0, L_0000021ee6ec0c58;
L_0000021ee6ea6a70 .cmp/ne 32, L_0000021ee6ea6c50, L_0000021ee6ec0ca0;
L_0000021ee6f14e50 .concat [ 5 27 0 0], v0000021ee6e71000_0, L_0000021ee6ec0d30;
L_0000021ee6f14270 .cmp/ne 32, L_0000021ee6f14e50, L_0000021ee6ec0d78;
S_0000021ee6bbd990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000021ee6de1840 .functor NOT 1, L_0000021ee6de1e60, C4<0>, C4<0>, C4<0>;
L_0000021ee6de14c0 .functor AND 1, L_0000021ee6de07a0, L_0000021ee6de1840, C4<1>, C4<1>;
L_0000021ee6de0730 .functor OR 1, L_0000021ee6de1ed0, L_0000021ee6de14c0, C4<0>, C4<0>;
L_0000021ee6de2100 .functor OR 1, L_0000021ee6de1ed0, L_0000021ee6de1e60, C4<0>, C4<0>;
v0000021ee6e07220_0 .net *"_ivl_12", 0 0, L_0000021ee6de2100;  1 drivers
v0000021ee6e083a0_0 .net *"_ivl_2", 0 0, L_0000021ee6de1840;  1 drivers
v0000021ee6e07fe0_0 .net *"_ivl_5", 0 0, L_0000021ee6de14c0;  1 drivers
v0000021ee6e06a00_0 .net *"_ivl_7", 0 0, L_0000021ee6de0730;  1 drivers
v0000021ee6e07ae0_0 .net "alu_selA", 1 0, L_0000021ee6ea3730;  alias, 1 drivers
v0000021ee6e074a0_0 .net "exhaz", 0 0, L_0000021ee6de1e60;  alias, 1 drivers
v0000021ee6e08620_0 .net "idhaz", 0 0, L_0000021ee6de1ed0;  alias, 1 drivers
v0000021ee6e07360_0 .net "memhaz", 0 0, L_0000021ee6de07a0;  alias, 1 drivers
L_0000021ee6ea3730 .concat8 [ 1 1 0 0], L_0000021ee6de0730, L_0000021ee6de2100;
S_0000021ee6bb69c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000021ee6de1220 .functor NOT 1, L_0000021ee6de2170, C4<0>, C4<0>, C4<0>;
L_0000021ee6de15a0 .functor AND 1, L_0000021ee6de1530, L_0000021ee6de1220, C4<1>, C4<1>;
L_0000021ee6de0d50 .functor OR 1, L_0000021ee6de1140, L_0000021ee6de15a0, C4<0>, C4<0>;
L_0000021ee6de0dc0 .functor NOT 1, v0000021ee6e6da40_0, C4<0>, C4<0>, C4<0>;
L_0000021ee6de1290 .functor AND 1, L_0000021ee6de0d50, L_0000021ee6de0dc0, C4<1>, C4<1>;
L_0000021ee6de1300 .functor OR 1, L_0000021ee6de1140, L_0000021ee6de2170, C4<0>, C4<0>;
L_0000021ee6de1370 .functor NOT 1, v0000021ee6e6da40_0, C4<0>, C4<0>, C4<0>;
L_0000021ee6de2410 .functor AND 1, L_0000021ee6de1300, L_0000021ee6de1370, C4<1>, C4<1>;
v0000021ee6e08080_0 .net "EX1_is_oper2_immed", 0 0, v0000021ee6e6da40_0;  alias, 1 drivers
v0000021ee6e06f00_0 .net *"_ivl_11", 0 0, L_0000021ee6de1290;  1 drivers
v0000021ee6e06be0_0 .net *"_ivl_16", 0 0, L_0000021ee6de1300;  1 drivers
v0000021ee6e081c0_0 .net *"_ivl_17", 0 0, L_0000021ee6de1370;  1 drivers
v0000021ee6e06c80_0 .net *"_ivl_2", 0 0, L_0000021ee6de1220;  1 drivers
v0000021ee6e07c20_0 .net *"_ivl_20", 0 0, L_0000021ee6de2410;  1 drivers
v0000021ee6e08440_0 .net *"_ivl_5", 0 0, L_0000021ee6de15a0;  1 drivers
v0000021ee6e07d60_0 .net *"_ivl_7", 0 0, L_0000021ee6de0d50;  1 drivers
v0000021ee6e06d20_0 .net *"_ivl_8", 0 0, L_0000021ee6de0dc0;  1 drivers
v0000021ee6e06dc0_0 .net "alu_selB", 1 0, L_0000021ee6ea6750;  alias, 1 drivers
v0000021ee6e079a0_0 .net "exhaz", 0 0, L_0000021ee6de2170;  alias, 1 drivers
v0000021ee6e07ea0_0 .net "idhaz", 0 0, L_0000021ee6de1140;  alias, 1 drivers
v0000021ee6e075e0_0 .net "memhaz", 0 0, L_0000021ee6de1530;  alias, 1 drivers
L_0000021ee6ea6750 .concat8 [ 1 1 0 0], L_0000021ee6de1290, L_0000021ee6de2410;
S_0000021ee6bb6b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000021ee6de2640 .functor NOT 1, L_0000021ee6de2170, C4<0>, C4<0>, C4<0>;
L_0000021ee6de24f0 .functor AND 1, L_0000021ee6de1530, L_0000021ee6de2640, C4<1>, C4<1>;
L_0000021ee6de23a0 .functor OR 1, L_0000021ee6de1140, L_0000021ee6de24f0, C4<0>, C4<0>;
L_0000021ee6de2330 .functor OR 1, L_0000021ee6de1140, L_0000021ee6de2170, C4<0>, C4<0>;
v0000021ee6e07e00_0 .net *"_ivl_12", 0 0, L_0000021ee6de2330;  1 drivers
v0000021ee6e06e60_0 .net *"_ivl_2", 0 0, L_0000021ee6de2640;  1 drivers
v0000021ee6e07180_0 .net *"_ivl_5", 0 0, L_0000021ee6de24f0;  1 drivers
v0000021ee6e07400_0 .net *"_ivl_7", 0 0, L_0000021ee6de23a0;  1 drivers
v0000021ee6e077c0_0 .net "exhaz", 0 0, L_0000021ee6de2170;  alias, 1 drivers
v0000021ee6e07860_0 .net "idhaz", 0 0, L_0000021ee6de1140;  alias, 1 drivers
v0000021ee6d82760_0 .net "memhaz", 0 0, L_0000021ee6de1530;  alias, 1 drivers
v0000021ee6d828a0_0 .net "store_rs2_forward", 1 0, L_0000021ee6ea4630;  alias, 1 drivers
L_0000021ee6ea4630 .concat8 [ 1 1 0 0], L_0000021ee6de23a0, L_0000021ee6de2330;
S_0000021ee6c29aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000021ee6d83b60_0 .net "EX_ALU_OUT", 31 0, L_0000021ee6e9f3b0;  alias, 1 drivers
v0000021ee6d83200_0 .net "EX_memread", 0 0, v0000021ee6e70e20_0;  alias, 1 drivers
v0000021ee6d6d7f0_0 .net "EX_memwrite", 0 0, v0000021ee6e70ec0_0;  alias, 1 drivers
v0000021ee6d6da70_0 .net "EX_opcode", 11 0, v0000021ee6e702e0_0;  alias, 1 drivers
v0000021ee6e5f9c0_0 .net "EX_rd_ind", 4 0, v0000021ee6e71000_0;  alias, 1 drivers
v0000021ee6e5e8e0_0 .net "EX_rd_indzero", 0 0, L_0000021ee6f14270;  1 drivers
v0000021ee6e5e660_0 .net "EX_regwrite", 0 0, v0000021ee6e710a0_0;  alias, 1 drivers
v0000021ee6e5e700_0 .net "EX_rs2_out", 31 0, v0000021ee6e713c0_0;  alias, 1 drivers
v0000021ee6e5e480_0 .var "MEM_ALU_OUT", 31 0;
v0000021ee6e5fc40_0 .var "MEM_memread", 0 0;
v0000021ee6e5e7a0_0 .var "MEM_memwrite", 0 0;
v0000021ee6e5f1a0_0 .var "MEM_opcode", 11 0;
v0000021ee6e5eb60_0 .var "MEM_rd_ind", 4 0;
v0000021ee6e5e3e0_0 .var "MEM_rd_indzero", 0 0;
v0000021ee6e5fec0_0 .var "MEM_regwrite", 0 0;
v0000021ee6e5f240_0 .var "MEM_rs2", 31 0;
v0000021ee6e60280_0 .net "clk", 0 0, L_0000021ee6ebd210;  1 drivers
v0000021ee6e5f600_0 .net "rst", 0 0, v0000021ee6ea3e10_0;  alias, 1 drivers
E_0000021ee6df8cf0 .event posedge, v0000021ee6e5f600_0, v0000021ee6e60280_0;
S_0000021ee6c29c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000021ee6c11490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021ee6c114c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021ee6c11500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021ee6c11538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021ee6c11570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021ee6c115a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021ee6c115e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021ee6c11618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021ee6c11650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021ee6c11688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021ee6c116c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021ee6c116f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021ee6c11730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021ee6c11768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021ee6c117a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021ee6c117d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021ee6c11810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021ee6c11848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021ee6c11880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021ee6c118b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021ee6c118f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021ee6c11928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021ee6c11960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021ee6c11998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021ee6c119d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021ee6ebb6f0 .functor XOR 1, L_0000021ee6ebb530, v0000021ee6e70f60_0, C4<0>, C4<0>;
L_0000021ee6ebd280 .functor NOT 1, L_0000021ee6ebb6f0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ebd1a0 .functor OR 1, v0000021ee6ea3e10_0, L_0000021ee6ebd280, C4<0>, C4<0>;
L_0000021ee6ebd050 .functor NOT 1, L_0000021ee6ebd1a0, C4<0>, C4<0>, C4<0>;
v0000021ee6e634d0_0 .net "ALU_OP", 3 0, v0000021ee6e64290_0;  1 drivers
v0000021ee6e62c10_0 .net "BranchDecision", 0 0, L_0000021ee6ebb530;  1 drivers
v0000021ee6e62cb0_0 .net "CF", 0 0, v0000021ee6e62710_0;  1 drivers
v0000021ee6e63430_0 .net "EX_opcode", 11 0, v0000021ee6e702e0_0;  alias, 1 drivers
v0000021ee6e64330_0 .net "Wrong_prediction", 0 0, L_0000021ee6ebd050;  alias, 1 drivers
v0000021ee6e62fd0_0 .net "ZF", 0 0, L_0000021ee6ebc5d0;  1 drivers
L_0000021ee6ec0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021ee6e62d50_0 .net/2u *"_ivl_0", 31 0, L_0000021ee6ec0ce8;  1 drivers
v0000021ee6e63570_0 .net *"_ivl_11", 0 0, L_0000021ee6ebd1a0;  1 drivers
v0000021ee6e63070_0 .net *"_ivl_2", 31 0, L_0000021ee6e9f4f0;  1 drivers
v0000021ee6e62210_0 .net *"_ivl_6", 0 0, L_0000021ee6ebb6f0;  1 drivers
v0000021ee6e63610_0 .net *"_ivl_8", 0 0, L_0000021ee6ebd280;  1 drivers
v0000021ee6e61db0_0 .net "alu_out", 31 0, L_0000021ee6e9f3b0;  alias, 1 drivers
v0000021ee6e622b0_0 .net "alu_outw", 31 0, v0000021ee6e63c50_0;  1 drivers
v0000021ee6e62df0_0 .net "is_beq", 0 0, v0000021ee6e71780_0;  alias, 1 drivers
v0000021ee6e61e50_0 .net "is_bne", 0 0, v0000021ee6e701a0_0;  alias, 1 drivers
v0000021ee6e636b0_0 .net "is_jal", 0 0, v0000021ee6e70ba0_0;  alias, 1 drivers
v0000021ee6e63a70_0 .net "oper1", 31 0, v0000021ee6e70740_0;  alias, 1 drivers
v0000021ee6e62350_0 .net "oper2", 31 0, v0000021ee6e707e0_0;  alias, 1 drivers
v0000021ee6e63750_0 .net "pc", 31 0, v0000021ee6e70b00_0;  alias, 1 drivers
v0000021ee6e63110_0 .net "predicted", 0 0, v0000021ee6e70f60_0;  alias, 1 drivers
v0000021ee6e61bd0_0 .net "rst", 0 0, v0000021ee6ea3e10_0;  alias, 1 drivers
L_0000021ee6e9f4f0 .arith/sum 32, v0000021ee6e70b00_0, L_0000021ee6ec0ce8;
L_0000021ee6e9f3b0 .functor MUXZ 32, v0000021ee6e63c50_0, L_0000021ee6e9f4f0, v0000021ee6e70ba0_0, C4<>;
S_0000021ee6c70140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000021ee6c29c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000021ee6ebc800 .functor AND 1, v0000021ee6e71780_0, L_0000021ee6ebca30, C4<1>, C4<1>;
L_0000021ee6ebc870 .functor NOT 1, L_0000021ee6ebca30, C4<0>, C4<0>, C4<0>;
L_0000021ee6ebcaa0 .functor AND 1, v0000021ee6e701a0_0, L_0000021ee6ebc870, C4<1>, C4<1>;
L_0000021ee6ebb530 .functor OR 1, L_0000021ee6ebc800, L_0000021ee6ebcaa0, C4<0>, C4<0>;
v0000021ee6e62850_0 .net "BranchDecision", 0 0, L_0000021ee6ebb530;  alias, 1 drivers
v0000021ee6e63390_0 .net *"_ivl_2", 0 0, L_0000021ee6ebc870;  1 drivers
v0000021ee6e62a30_0 .net "is_beq", 0 0, v0000021ee6e71780_0;  alias, 1 drivers
v0000021ee6e632f0_0 .net "is_beq_taken", 0 0, L_0000021ee6ebc800;  1 drivers
v0000021ee6e61f90_0 .net "is_bne", 0 0, v0000021ee6e701a0_0;  alias, 1 drivers
v0000021ee6e62030_0 .net "is_bne_taken", 0 0, L_0000021ee6ebcaa0;  1 drivers
v0000021ee6e631b0_0 .net "is_eq", 0 0, L_0000021ee6ebca30;  1 drivers
v0000021ee6e62170_0 .net "oper1", 31 0, v0000021ee6e70740_0;  alias, 1 drivers
v0000021ee6e62530_0 .net "oper2", 31 0, v0000021ee6e707e0_0;  alias, 1 drivers
S_0000021ee6c702d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000021ee6c70140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000021ee6ebb450 .functor XOR 1, L_0000021ee6ea08f0, L_0000021ee6e9f590, C4<0>, C4<0>;
L_0000021ee6ebcf00 .functor XOR 1, L_0000021ee6ea0030, L_0000021ee6ea0170, C4<0>, C4<0>;
L_0000021ee6ebce90 .functor XOR 1, L_0000021ee6ea0210, L_0000021ee6ea02b0, C4<0>, C4<0>;
L_0000021ee6ebb4c0 .functor XOR 1, L_0000021ee6ea0350, L_0000021ee6ea03f0, C4<0>, C4<0>;
L_0000021ee6ebb840 .functor XOR 1, L_0000021ee6ea0490, L_0000021ee6ea0530, C4<0>, C4<0>;
L_0000021ee6ebbd10 .functor XOR 1, L_0000021ee6ea0670, L_0000021ee6ea0710, C4<0>, C4<0>;
L_0000021ee6ebc100 .functor XOR 1, L_0000021ee6f10170, L_0000021ee6f119d0, C4<0>, C4<0>;
L_0000021ee6ebc170 .functor XOR 1, L_0000021ee6f12010, L_0000021ee6f10e90, C4<0>, C4<0>;
L_0000021ee6ebcc60 .functor XOR 1, L_0000021ee6f11f70, L_0000021ee6f11cf0, C4<0>, C4<0>;
L_0000021ee6ebb990 .functor XOR 1, L_0000021ee6f112f0, L_0000021ee6f123d0, C4<0>, C4<0>;
L_0000021ee6ebccd0 .functor XOR 1, L_0000021ee6f12330, L_0000021ee6f10df0, C4<0>, C4<0>;
L_0000021ee6ebbae0 .functor XOR 1, L_0000021ee6f10030, L_0000021ee6f116b0, C4<0>, C4<0>;
L_0000021ee6ebb8b0 .functor XOR 1, L_0000021ee6f10850, L_0000021ee6f11750, C4<0>, C4<0>;
L_0000021ee6ebc1e0 .functor XOR 1, L_0000021ee6f10210, L_0000021ee6f105d0, C4<0>, C4<0>;
L_0000021ee6ebc640 .functor XOR 1, L_0000021ee6f11a70, L_0000021ee6f10530, C4<0>, C4<0>;
L_0000021ee6ebc9c0 .functor XOR 1, L_0000021ee6f120b0, L_0000021ee6f108f0, C4<0>, C4<0>;
L_0000021ee6ebc2c0 .functor XOR 1, L_0000021ee6f10d50, L_0000021ee6f114d0, C4<0>, C4<0>;
L_0000021ee6ebbbc0 .functor XOR 1, L_0000021ee6f12470, L_0000021ee6f0ff90, C4<0>, C4<0>;
L_0000021ee6ebcf70 .functor XOR 1, L_0000021ee6f125b0, L_0000021ee6f10f30, C4<0>, C4<0>;
L_0000021ee6ebc250 .functor XOR 1, L_0000021ee6f100d0, L_0000021ee6f117f0, C4<0>, C4<0>;
L_0000021ee6ebc330 .functor XOR 1, L_0000021ee6f12650, L_0000021ee6f11890, C4<0>, C4<0>;
L_0000021ee6ebb760 .functor XOR 1, L_0000021ee6f10990, L_0000021ee6f102b0, C4<0>, C4<0>;
L_0000021ee6ebcd40 .functor XOR 1, L_0000021ee6f11d90, L_0000021ee6f11930, C4<0>, C4<0>;
L_0000021ee6ebc3a0 .functor XOR 1, L_0000021ee6f10350, L_0000021ee6f11b10, C4<0>, C4<0>;
L_0000021ee6ebc410 .functor XOR 1, L_0000021ee6f11e30, L_0000021ee6f12290, C4<0>, C4<0>;
L_0000021ee6ebc480 .functor XOR 1, L_0000021ee6f11bb0, L_0000021ee6f11c50, C4<0>, C4<0>;
L_0000021ee6ebcdb0 .functor XOR 1, L_0000021ee6f126f0, L_0000021ee6f11ed0, C4<0>, C4<0>;
L_0000021ee6ebb3e0 .functor XOR 1, L_0000021ee6f12510, L_0000021ee6f103f0, C4<0>, C4<0>;
L_0000021ee6ebc6b0 .functor XOR 1, L_0000021ee6f10710, L_0000021ee6f12150, C4<0>, C4<0>;
L_0000021ee6ebc950 .functor XOR 1, L_0000021ee6f10490, L_0000021ee6f121f0, C4<0>, C4<0>;
L_0000021ee6ebc4f0 .functor XOR 1, L_0000021ee6f10fd0, L_0000021ee6f10670, C4<0>, C4<0>;
L_0000021ee6ebc790 .functor XOR 1, L_0000021ee6f11070, L_0000021ee6f10a30, C4<0>, C4<0>;
L_0000021ee6ebca30/0/0 .functor OR 1, L_0000021ee6f10ad0, L_0000021ee6f10b70, L_0000021ee6f10c10, L_0000021ee6f10cb0;
L_0000021ee6ebca30/0/4 .functor OR 1, L_0000021ee6f11110, L_0000021ee6f11570, L_0000021ee6f111b0, L_0000021ee6f11250;
L_0000021ee6ebca30/0/8 .functor OR 1, L_0000021ee6f11390, L_0000021ee6f11610, L_0000021ee6f11430, L_0000021ee6f13af0;
L_0000021ee6ebca30/0/12 .functor OR 1, L_0000021ee6f12f10, L_0000021ee6f12e70, L_0000021ee6f14a90, L_0000021ee6f143b0;
L_0000021ee6ebca30/0/16 .functor OR 1, L_0000021ee6f13d70, L_0000021ee6f14b30, L_0000021ee6f12970, L_0000021ee6f14450;
L_0000021ee6ebca30/0/20 .functor OR 1, L_0000021ee6f13e10, L_0000021ee6f13eb0, L_0000021ee6f12830, L_0000021ee6f14130;
L_0000021ee6ebca30/0/24 .functor OR 1, L_0000021ee6f141d0, L_0000021ee6f14bd0, L_0000021ee6f13230, L_0000021ee6f12fb0;
L_0000021ee6ebca30/0/28 .functor OR 1, L_0000021ee6f13f50, L_0000021ee6f12a10, L_0000021ee6f132d0, L_0000021ee6f12c90;
L_0000021ee6ebca30/1/0 .functor OR 1, L_0000021ee6ebca30/0/0, L_0000021ee6ebca30/0/4, L_0000021ee6ebca30/0/8, L_0000021ee6ebca30/0/12;
L_0000021ee6ebca30/1/4 .functor OR 1, L_0000021ee6ebca30/0/16, L_0000021ee6ebca30/0/20, L_0000021ee6ebca30/0/24, L_0000021ee6ebca30/0/28;
L_0000021ee6ebca30 .functor NOR 1, L_0000021ee6ebca30/1/0, L_0000021ee6ebca30/1/4, C4<0>, C4<0>;
v0000021ee6e5ec00_0 .net *"_ivl_0", 0 0, L_0000021ee6ebb450;  1 drivers
v0000021ee6e5fba0_0 .net *"_ivl_101", 0 0, L_0000021ee6f114d0;  1 drivers
v0000021ee6e5fce0_0 .net *"_ivl_102", 0 0, L_0000021ee6ebbbc0;  1 drivers
v0000021ee6e5eca0_0 .net *"_ivl_105", 0 0, L_0000021ee6f12470;  1 drivers
v0000021ee6e5e840_0 .net *"_ivl_107", 0 0, L_0000021ee6f0ff90;  1 drivers
v0000021ee6e5f6a0_0 .net *"_ivl_108", 0 0, L_0000021ee6ebcf70;  1 drivers
v0000021ee6e5fd80_0 .net *"_ivl_11", 0 0, L_0000021ee6ea0170;  1 drivers
v0000021ee6e5eac0_0 .net *"_ivl_111", 0 0, L_0000021ee6f125b0;  1 drivers
v0000021ee6e5f7e0_0 .net *"_ivl_113", 0 0, L_0000021ee6f10f30;  1 drivers
v0000021ee6e60320_0 .net *"_ivl_114", 0 0, L_0000021ee6ebc250;  1 drivers
v0000021ee6e600a0_0 .net *"_ivl_117", 0 0, L_0000021ee6f100d0;  1 drivers
v0000021ee6e5e020_0 .net *"_ivl_119", 0 0, L_0000021ee6f117f0;  1 drivers
v0000021ee6e5f100_0 .net *"_ivl_12", 0 0, L_0000021ee6ebce90;  1 drivers
v0000021ee6e5f740_0 .net *"_ivl_120", 0 0, L_0000021ee6ebc330;  1 drivers
v0000021ee6e5ed40_0 .net *"_ivl_123", 0 0, L_0000021ee6f12650;  1 drivers
v0000021ee6e5ff60_0 .net *"_ivl_125", 0 0, L_0000021ee6f11890;  1 drivers
v0000021ee6e5e520_0 .net *"_ivl_126", 0 0, L_0000021ee6ebb760;  1 drivers
v0000021ee6e5f380_0 .net *"_ivl_129", 0 0, L_0000021ee6f10990;  1 drivers
v0000021ee6e5dda0_0 .net *"_ivl_131", 0 0, L_0000021ee6f102b0;  1 drivers
v0000021ee6e5e5c0_0 .net *"_ivl_132", 0 0, L_0000021ee6ebcd40;  1 drivers
v0000021ee6e5df80_0 .net *"_ivl_135", 0 0, L_0000021ee6f11d90;  1 drivers
v0000021ee6e5e0c0_0 .net *"_ivl_137", 0 0, L_0000021ee6f11930;  1 drivers
v0000021ee6e5dbc0_0 .net *"_ivl_138", 0 0, L_0000021ee6ebc3a0;  1 drivers
v0000021ee6e5e160_0 .net *"_ivl_141", 0 0, L_0000021ee6f10350;  1 drivers
v0000021ee6e5ee80_0 .net *"_ivl_143", 0 0, L_0000021ee6f11b10;  1 drivers
v0000021ee6e5ede0_0 .net *"_ivl_144", 0 0, L_0000021ee6ebc410;  1 drivers
v0000021ee6e5e980_0 .net *"_ivl_147", 0 0, L_0000021ee6f11e30;  1 drivers
v0000021ee6e5e200_0 .net *"_ivl_149", 0 0, L_0000021ee6f12290;  1 drivers
v0000021ee6e5dee0_0 .net *"_ivl_15", 0 0, L_0000021ee6ea0210;  1 drivers
v0000021ee6e5e2a0_0 .net *"_ivl_150", 0 0, L_0000021ee6ebc480;  1 drivers
v0000021ee6e5ea20_0 .net *"_ivl_153", 0 0, L_0000021ee6f11bb0;  1 drivers
v0000021ee6e60000_0 .net *"_ivl_155", 0 0, L_0000021ee6f11c50;  1 drivers
v0000021ee6e5dd00_0 .net *"_ivl_156", 0 0, L_0000021ee6ebcdb0;  1 drivers
v0000021ee6e5ef20_0 .net *"_ivl_159", 0 0, L_0000021ee6f126f0;  1 drivers
v0000021ee6e5f420_0 .net *"_ivl_161", 0 0, L_0000021ee6f11ed0;  1 drivers
v0000021ee6e5de40_0 .net *"_ivl_162", 0 0, L_0000021ee6ebb3e0;  1 drivers
v0000021ee6e5efc0_0 .net *"_ivl_165", 0 0, L_0000021ee6f12510;  1 drivers
v0000021ee6e60140_0 .net *"_ivl_167", 0 0, L_0000021ee6f103f0;  1 drivers
v0000021ee6e5f2e0_0 .net *"_ivl_168", 0 0, L_0000021ee6ebc6b0;  1 drivers
v0000021ee6e5f060_0 .net *"_ivl_17", 0 0, L_0000021ee6ea02b0;  1 drivers
v0000021ee6e5f4c0_0 .net *"_ivl_171", 0 0, L_0000021ee6f10710;  1 drivers
v0000021ee6e5f560_0 .net *"_ivl_173", 0 0, L_0000021ee6f12150;  1 drivers
v0000021ee6e5e340_0 .net *"_ivl_174", 0 0, L_0000021ee6ebc950;  1 drivers
v0000021ee6e601e0_0 .net *"_ivl_177", 0 0, L_0000021ee6f10490;  1 drivers
v0000021ee6e5dc60_0 .net *"_ivl_179", 0 0, L_0000021ee6f121f0;  1 drivers
v0000021ee6e5f880_0 .net *"_ivl_18", 0 0, L_0000021ee6ebb4c0;  1 drivers
v0000021ee6e5f920_0 .net *"_ivl_180", 0 0, L_0000021ee6ebc4f0;  1 drivers
v0000021ee6e5fa60_0 .net *"_ivl_183", 0 0, L_0000021ee6f10fd0;  1 drivers
v0000021ee6e5fb00_0 .net *"_ivl_185", 0 0, L_0000021ee6f10670;  1 drivers
v0000021ee6e617c0_0 .net *"_ivl_186", 0 0, L_0000021ee6ebc790;  1 drivers
v0000021ee6e61220_0 .net *"_ivl_190", 0 0, L_0000021ee6f11070;  1 drivers
v0000021ee6e61680_0 .net *"_ivl_192", 0 0, L_0000021ee6f10a30;  1 drivers
v0000021ee6e60c80_0 .net *"_ivl_194", 0 0, L_0000021ee6f10ad0;  1 drivers
v0000021ee6e61180_0 .net *"_ivl_196", 0 0, L_0000021ee6f10b70;  1 drivers
v0000021ee6e60820_0 .net *"_ivl_198", 0 0, L_0000021ee6f10c10;  1 drivers
v0000021ee6e60be0_0 .net *"_ivl_200", 0 0, L_0000021ee6f10cb0;  1 drivers
v0000021ee6e61540_0 .net *"_ivl_202", 0 0, L_0000021ee6f11110;  1 drivers
v0000021ee6e61720_0 .net *"_ivl_204", 0 0, L_0000021ee6f11570;  1 drivers
v0000021ee6e605a0_0 .net *"_ivl_206", 0 0, L_0000021ee6f111b0;  1 drivers
v0000021ee6e60aa0_0 .net *"_ivl_208", 0 0, L_0000021ee6f11250;  1 drivers
v0000021ee6e61860_0 .net *"_ivl_21", 0 0, L_0000021ee6ea0350;  1 drivers
v0000021ee6e614a0_0 .net *"_ivl_210", 0 0, L_0000021ee6f11390;  1 drivers
v0000021ee6e608c0_0 .net *"_ivl_212", 0 0, L_0000021ee6f11610;  1 drivers
v0000021ee6e60780_0 .net *"_ivl_214", 0 0, L_0000021ee6f11430;  1 drivers
v0000021ee6e60d20_0 .net *"_ivl_216", 0 0, L_0000021ee6f13af0;  1 drivers
v0000021ee6e61900_0 .net *"_ivl_218", 0 0, L_0000021ee6f12f10;  1 drivers
v0000021ee6e619a0_0 .net *"_ivl_220", 0 0, L_0000021ee6f12e70;  1 drivers
v0000021ee6e61a40_0 .net *"_ivl_222", 0 0, L_0000021ee6f14a90;  1 drivers
v0000021ee6e606e0_0 .net *"_ivl_224", 0 0, L_0000021ee6f143b0;  1 drivers
v0000021ee6e60dc0_0 .net *"_ivl_226", 0 0, L_0000021ee6f13d70;  1 drivers
v0000021ee6e60960_0 .net *"_ivl_228", 0 0, L_0000021ee6f14b30;  1 drivers
v0000021ee6e60a00_0 .net *"_ivl_23", 0 0, L_0000021ee6ea03f0;  1 drivers
v0000021ee6e612c0_0 .net *"_ivl_230", 0 0, L_0000021ee6f12970;  1 drivers
v0000021ee6e60b40_0 .net *"_ivl_232", 0 0, L_0000021ee6f14450;  1 drivers
v0000021ee6e61400_0 .net *"_ivl_234", 0 0, L_0000021ee6f13e10;  1 drivers
v0000021ee6e615e0_0 .net *"_ivl_236", 0 0, L_0000021ee6f13eb0;  1 drivers
v0000021ee6e603c0_0 .net *"_ivl_238", 0 0, L_0000021ee6f12830;  1 drivers
v0000021ee6e60e60_0 .net *"_ivl_24", 0 0, L_0000021ee6ebb840;  1 drivers
v0000021ee6e61360_0 .net *"_ivl_240", 0 0, L_0000021ee6f14130;  1 drivers
v0000021ee6e60460_0 .net *"_ivl_242", 0 0, L_0000021ee6f141d0;  1 drivers
v0000021ee6e60f00_0 .net *"_ivl_244", 0 0, L_0000021ee6f14bd0;  1 drivers
v0000021ee6e60500_0 .net *"_ivl_246", 0 0, L_0000021ee6f13230;  1 drivers
v0000021ee6e60640_0 .net *"_ivl_248", 0 0, L_0000021ee6f12fb0;  1 drivers
v0000021ee6e60fa0_0 .net *"_ivl_250", 0 0, L_0000021ee6f13f50;  1 drivers
v0000021ee6e61040_0 .net *"_ivl_252", 0 0, L_0000021ee6f12a10;  1 drivers
v0000021ee6e610e0_0 .net *"_ivl_254", 0 0, L_0000021ee6f132d0;  1 drivers
v0000021ee6d835c0_0 .net *"_ivl_256", 0 0, L_0000021ee6f12c90;  1 drivers
v0000021ee6e64c90_0 .net *"_ivl_27", 0 0, L_0000021ee6ea0490;  1 drivers
v0000021ee6e64b50_0 .net *"_ivl_29", 0 0, L_0000021ee6ea0530;  1 drivers
v0000021ee6e64470_0 .net *"_ivl_3", 0 0, L_0000021ee6ea08f0;  1 drivers
v0000021ee6e65730_0 .net *"_ivl_30", 0 0, L_0000021ee6ebbd10;  1 drivers
v0000021ee6e654b0_0 .net *"_ivl_33", 0 0, L_0000021ee6ea0670;  1 drivers
v0000021ee6e65230_0 .net *"_ivl_35", 0 0, L_0000021ee6ea0710;  1 drivers
v0000021ee6e646f0_0 .net *"_ivl_36", 0 0, L_0000021ee6ebc100;  1 drivers
v0000021ee6e645b0_0 .net *"_ivl_39", 0 0, L_0000021ee6f10170;  1 drivers
v0000021ee6e64970_0 .net *"_ivl_41", 0 0, L_0000021ee6f119d0;  1 drivers
v0000021ee6e659b0_0 .net *"_ivl_42", 0 0, L_0000021ee6ebc170;  1 drivers
v0000021ee6e657d0_0 .net *"_ivl_45", 0 0, L_0000021ee6f12010;  1 drivers
v0000021ee6e64a10_0 .net *"_ivl_47", 0 0, L_0000021ee6f10e90;  1 drivers
v0000021ee6e65050_0 .net *"_ivl_48", 0 0, L_0000021ee6ebcc60;  1 drivers
v0000021ee6e64ab0_0 .net *"_ivl_5", 0 0, L_0000021ee6e9f590;  1 drivers
v0000021ee6e65910_0 .net *"_ivl_51", 0 0, L_0000021ee6f11f70;  1 drivers
v0000021ee6e64d30_0 .net *"_ivl_53", 0 0, L_0000021ee6f11cf0;  1 drivers
v0000021ee6e65550_0 .net *"_ivl_54", 0 0, L_0000021ee6ebb990;  1 drivers
v0000021ee6e64510_0 .net *"_ivl_57", 0 0, L_0000021ee6f112f0;  1 drivers
v0000021ee6e64790_0 .net *"_ivl_59", 0 0, L_0000021ee6f123d0;  1 drivers
v0000021ee6e648d0_0 .net *"_ivl_6", 0 0, L_0000021ee6ebcf00;  1 drivers
v0000021ee6e64650_0 .net *"_ivl_60", 0 0, L_0000021ee6ebccd0;  1 drivers
v0000021ee6e64830_0 .net *"_ivl_63", 0 0, L_0000021ee6f12330;  1 drivers
v0000021ee6e65690_0 .net *"_ivl_65", 0 0, L_0000021ee6f10df0;  1 drivers
v0000021ee6e65870_0 .net *"_ivl_66", 0 0, L_0000021ee6ebbae0;  1 drivers
v0000021ee6e64bf0_0 .net *"_ivl_69", 0 0, L_0000021ee6f10030;  1 drivers
v0000021ee6e64e70_0 .net *"_ivl_71", 0 0, L_0000021ee6f116b0;  1 drivers
v0000021ee6e64dd0_0 .net *"_ivl_72", 0 0, L_0000021ee6ebb8b0;  1 drivers
v0000021ee6e655f0_0 .net *"_ivl_75", 0 0, L_0000021ee6f10850;  1 drivers
v0000021ee6e64f10_0 .net *"_ivl_77", 0 0, L_0000021ee6f11750;  1 drivers
v0000021ee6e65a50_0 .net *"_ivl_78", 0 0, L_0000021ee6ebc1e0;  1 drivers
v0000021ee6e64fb0_0 .net *"_ivl_81", 0 0, L_0000021ee6f10210;  1 drivers
v0000021ee6e643d0_0 .net *"_ivl_83", 0 0, L_0000021ee6f105d0;  1 drivers
v0000021ee6e650f0_0 .net *"_ivl_84", 0 0, L_0000021ee6ebc640;  1 drivers
v0000021ee6e65190_0 .net *"_ivl_87", 0 0, L_0000021ee6f11a70;  1 drivers
v0000021ee6e652d0_0 .net *"_ivl_89", 0 0, L_0000021ee6f10530;  1 drivers
v0000021ee6e65370_0 .net *"_ivl_9", 0 0, L_0000021ee6ea0030;  1 drivers
v0000021ee6e65410_0 .net *"_ivl_90", 0 0, L_0000021ee6ebc9c0;  1 drivers
v0000021ee6e62b70_0 .net *"_ivl_93", 0 0, L_0000021ee6f120b0;  1 drivers
v0000021ee6e62e90_0 .net *"_ivl_95", 0 0, L_0000021ee6f108f0;  1 drivers
v0000021ee6e62490_0 .net *"_ivl_96", 0 0, L_0000021ee6ebc2c0;  1 drivers
v0000021ee6e61c70_0 .net *"_ivl_99", 0 0, L_0000021ee6f10d50;  1 drivers
v0000021ee6e62990_0 .net "a", 31 0, v0000021ee6e70740_0;  alias, 1 drivers
v0000021ee6e63250_0 .net "b", 31 0, v0000021ee6e707e0_0;  alias, 1 drivers
v0000021ee6e620d0_0 .net "out", 0 0, L_0000021ee6ebca30;  alias, 1 drivers
v0000021ee6e62ad0_0 .net "temp", 31 0, L_0000021ee6f107b0;  1 drivers
L_0000021ee6ea08f0 .part v0000021ee6e70740_0, 0, 1;
L_0000021ee6e9f590 .part v0000021ee6e707e0_0, 0, 1;
L_0000021ee6ea0030 .part v0000021ee6e70740_0, 1, 1;
L_0000021ee6ea0170 .part v0000021ee6e707e0_0, 1, 1;
L_0000021ee6ea0210 .part v0000021ee6e70740_0, 2, 1;
L_0000021ee6ea02b0 .part v0000021ee6e707e0_0, 2, 1;
L_0000021ee6ea0350 .part v0000021ee6e70740_0, 3, 1;
L_0000021ee6ea03f0 .part v0000021ee6e707e0_0, 3, 1;
L_0000021ee6ea0490 .part v0000021ee6e70740_0, 4, 1;
L_0000021ee6ea0530 .part v0000021ee6e707e0_0, 4, 1;
L_0000021ee6ea0670 .part v0000021ee6e70740_0, 5, 1;
L_0000021ee6ea0710 .part v0000021ee6e707e0_0, 5, 1;
L_0000021ee6f10170 .part v0000021ee6e70740_0, 6, 1;
L_0000021ee6f119d0 .part v0000021ee6e707e0_0, 6, 1;
L_0000021ee6f12010 .part v0000021ee6e70740_0, 7, 1;
L_0000021ee6f10e90 .part v0000021ee6e707e0_0, 7, 1;
L_0000021ee6f11f70 .part v0000021ee6e70740_0, 8, 1;
L_0000021ee6f11cf0 .part v0000021ee6e707e0_0, 8, 1;
L_0000021ee6f112f0 .part v0000021ee6e70740_0, 9, 1;
L_0000021ee6f123d0 .part v0000021ee6e707e0_0, 9, 1;
L_0000021ee6f12330 .part v0000021ee6e70740_0, 10, 1;
L_0000021ee6f10df0 .part v0000021ee6e707e0_0, 10, 1;
L_0000021ee6f10030 .part v0000021ee6e70740_0, 11, 1;
L_0000021ee6f116b0 .part v0000021ee6e707e0_0, 11, 1;
L_0000021ee6f10850 .part v0000021ee6e70740_0, 12, 1;
L_0000021ee6f11750 .part v0000021ee6e707e0_0, 12, 1;
L_0000021ee6f10210 .part v0000021ee6e70740_0, 13, 1;
L_0000021ee6f105d0 .part v0000021ee6e707e0_0, 13, 1;
L_0000021ee6f11a70 .part v0000021ee6e70740_0, 14, 1;
L_0000021ee6f10530 .part v0000021ee6e707e0_0, 14, 1;
L_0000021ee6f120b0 .part v0000021ee6e70740_0, 15, 1;
L_0000021ee6f108f0 .part v0000021ee6e707e0_0, 15, 1;
L_0000021ee6f10d50 .part v0000021ee6e70740_0, 16, 1;
L_0000021ee6f114d0 .part v0000021ee6e707e0_0, 16, 1;
L_0000021ee6f12470 .part v0000021ee6e70740_0, 17, 1;
L_0000021ee6f0ff90 .part v0000021ee6e707e0_0, 17, 1;
L_0000021ee6f125b0 .part v0000021ee6e70740_0, 18, 1;
L_0000021ee6f10f30 .part v0000021ee6e707e0_0, 18, 1;
L_0000021ee6f100d0 .part v0000021ee6e70740_0, 19, 1;
L_0000021ee6f117f0 .part v0000021ee6e707e0_0, 19, 1;
L_0000021ee6f12650 .part v0000021ee6e70740_0, 20, 1;
L_0000021ee6f11890 .part v0000021ee6e707e0_0, 20, 1;
L_0000021ee6f10990 .part v0000021ee6e70740_0, 21, 1;
L_0000021ee6f102b0 .part v0000021ee6e707e0_0, 21, 1;
L_0000021ee6f11d90 .part v0000021ee6e70740_0, 22, 1;
L_0000021ee6f11930 .part v0000021ee6e707e0_0, 22, 1;
L_0000021ee6f10350 .part v0000021ee6e70740_0, 23, 1;
L_0000021ee6f11b10 .part v0000021ee6e707e0_0, 23, 1;
L_0000021ee6f11e30 .part v0000021ee6e70740_0, 24, 1;
L_0000021ee6f12290 .part v0000021ee6e707e0_0, 24, 1;
L_0000021ee6f11bb0 .part v0000021ee6e70740_0, 25, 1;
L_0000021ee6f11c50 .part v0000021ee6e707e0_0, 25, 1;
L_0000021ee6f126f0 .part v0000021ee6e70740_0, 26, 1;
L_0000021ee6f11ed0 .part v0000021ee6e707e0_0, 26, 1;
L_0000021ee6f12510 .part v0000021ee6e70740_0, 27, 1;
L_0000021ee6f103f0 .part v0000021ee6e707e0_0, 27, 1;
L_0000021ee6f10710 .part v0000021ee6e70740_0, 28, 1;
L_0000021ee6f12150 .part v0000021ee6e707e0_0, 28, 1;
L_0000021ee6f10490 .part v0000021ee6e70740_0, 29, 1;
L_0000021ee6f121f0 .part v0000021ee6e707e0_0, 29, 1;
L_0000021ee6f10fd0 .part v0000021ee6e70740_0, 30, 1;
L_0000021ee6f10670 .part v0000021ee6e707e0_0, 30, 1;
LS_0000021ee6f107b0_0_0 .concat8 [ 1 1 1 1], L_0000021ee6ebb450, L_0000021ee6ebcf00, L_0000021ee6ebce90, L_0000021ee6ebb4c0;
LS_0000021ee6f107b0_0_4 .concat8 [ 1 1 1 1], L_0000021ee6ebb840, L_0000021ee6ebbd10, L_0000021ee6ebc100, L_0000021ee6ebc170;
LS_0000021ee6f107b0_0_8 .concat8 [ 1 1 1 1], L_0000021ee6ebcc60, L_0000021ee6ebb990, L_0000021ee6ebccd0, L_0000021ee6ebbae0;
LS_0000021ee6f107b0_0_12 .concat8 [ 1 1 1 1], L_0000021ee6ebb8b0, L_0000021ee6ebc1e0, L_0000021ee6ebc640, L_0000021ee6ebc9c0;
LS_0000021ee6f107b0_0_16 .concat8 [ 1 1 1 1], L_0000021ee6ebc2c0, L_0000021ee6ebbbc0, L_0000021ee6ebcf70, L_0000021ee6ebc250;
LS_0000021ee6f107b0_0_20 .concat8 [ 1 1 1 1], L_0000021ee6ebc330, L_0000021ee6ebb760, L_0000021ee6ebcd40, L_0000021ee6ebc3a0;
LS_0000021ee6f107b0_0_24 .concat8 [ 1 1 1 1], L_0000021ee6ebc410, L_0000021ee6ebc480, L_0000021ee6ebcdb0, L_0000021ee6ebb3e0;
LS_0000021ee6f107b0_0_28 .concat8 [ 1 1 1 1], L_0000021ee6ebc6b0, L_0000021ee6ebc950, L_0000021ee6ebc4f0, L_0000021ee6ebc790;
LS_0000021ee6f107b0_1_0 .concat8 [ 4 4 4 4], LS_0000021ee6f107b0_0_0, LS_0000021ee6f107b0_0_4, LS_0000021ee6f107b0_0_8, LS_0000021ee6f107b0_0_12;
LS_0000021ee6f107b0_1_4 .concat8 [ 4 4 4 4], LS_0000021ee6f107b0_0_16, LS_0000021ee6f107b0_0_20, LS_0000021ee6f107b0_0_24, LS_0000021ee6f107b0_0_28;
L_0000021ee6f107b0 .concat8 [ 16 16 0 0], LS_0000021ee6f107b0_1_0, LS_0000021ee6f107b0_1_4;
L_0000021ee6f11070 .part v0000021ee6e70740_0, 31, 1;
L_0000021ee6f10a30 .part v0000021ee6e707e0_0, 31, 1;
L_0000021ee6f10ad0 .part L_0000021ee6f107b0, 0, 1;
L_0000021ee6f10b70 .part L_0000021ee6f107b0, 1, 1;
L_0000021ee6f10c10 .part L_0000021ee6f107b0, 2, 1;
L_0000021ee6f10cb0 .part L_0000021ee6f107b0, 3, 1;
L_0000021ee6f11110 .part L_0000021ee6f107b0, 4, 1;
L_0000021ee6f11570 .part L_0000021ee6f107b0, 5, 1;
L_0000021ee6f111b0 .part L_0000021ee6f107b0, 6, 1;
L_0000021ee6f11250 .part L_0000021ee6f107b0, 7, 1;
L_0000021ee6f11390 .part L_0000021ee6f107b0, 8, 1;
L_0000021ee6f11610 .part L_0000021ee6f107b0, 9, 1;
L_0000021ee6f11430 .part L_0000021ee6f107b0, 10, 1;
L_0000021ee6f13af0 .part L_0000021ee6f107b0, 11, 1;
L_0000021ee6f12f10 .part L_0000021ee6f107b0, 12, 1;
L_0000021ee6f12e70 .part L_0000021ee6f107b0, 13, 1;
L_0000021ee6f14a90 .part L_0000021ee6f107b0, 14, 1;
L_0000021ee6f143b0 .part L_0000021ee6f107b0, 15, 1;
L_0000021ee6f13d70 .part L_0000021ee6f107b0, 16, 1;
L_0000021ee6f14b30 .part L_0000021ee6f107b0, 17, 1;
L_0000021ee6f12970 .part L_0000021ee6f107b0, 18, 1;
L_0000021ee6f14450 .part L_0000021ee6f107b0, 19, 1;
L_0000021ee6f13e10 .part L_0000021ee6f107b0, 20, 1;
L_0000021ee6f13eb0 .part L_0000021ee6f107b0, 21, 1;
L_0000021ee6f12830 .part L_0000021ee6f107b0, 22, 1;
L_0000021ee6f14130 .part L_0000021ee6f107b0, 23, 1;
L_0000021ee6f141d0 .part L_0000021ee6f107b0, 24, 1;
L_0000021ee6f14bd0 .part L_0000021ee6f107b0, 25, 1;
L_0000021ee6f13230 .part L_0000021ee6f107b0, 26, 1;
L_0000021ee6f12fb0 .part L_0000021ee6f107b0, 27, 1;
L_0000021ee6f13f50 .part L_0000021ee6f107b0, 28, 1;
L_0000021ee6f12a10 .part L_0000021ee6f107b0, 29, 1;
L_0000021ee6f132d0 .part L_0000021ee6f107b0, 30, 1;
L_0000021ee6f12c90 .part L_0000021ee6f107b0, 31, 1;
S_0000021ee6c28200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000021ee6c29c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000021ee6df90f0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000021ee6ebc5d0 .functor NOT 1, L_0000021ee6e9f950, C4<0>, C4<0>, C4<0>;
v0000021ee6e63930_0 .net "A", 31 0, v0000021ee6e70740_0;  alias, 1 drivers
v0000021ee6e639d0_0 .net "ALUOP", 3 0, v0000021ee6e64290_0;  alias, 1 drivers
v0000021ee6e628f0_0 .net "B", 31 0, v0000021ee6e707e0_0;  alias, 1 drivers
v0000021ee6e62710_0 .var "CF", 0 0;
v0000021ee6e61d10_0 .net "ZF", 0 0, L_0000021ee6ebc5d0;  alias, 1 drivers
v0000021ee6e62f30_0 .net *"_ivl_1", 0 0, L_0000021ee6e9f950;  1 drivers
v0000021ee6e63c50_0 .var "res", 31 0;
E_0000021ee6df9430 .event anyedge, v0000021ee6e639d0_0, v0000021ee6e62990_0, v0000021ee6e63250_0, v0000021ee6e62710_0;
L_0000021ee6e9f950 .reduce/or v0000021ee6e63c50_0;
S_0000021ee6c28390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000021ee6c29c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000021ee6e66390 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021ee6e663c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021ee6e66400 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021ee6e66438 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021ee6e66470 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021ee6e664a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021ee6e664e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021ee6e66518 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021ee6e66550 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021ee6e66588 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021ee6e665c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021ee6e665f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021ee6e66630 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021ee6e66668 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021ee6e666a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021ee6e666d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021ee6e66710 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021ee6e66748 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021ee6e66780 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021ee6e667b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021ee6e667f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021ee6e66828 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021ee6e66860 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021ee6e66898 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021ee6e668d0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021ee6e64290_0 .var "ALU_OP", 3 0;
v0000021ee6e641f0_0 .net "opcode", 11 0, v0000021ee6e702e0_0;  alias, 1 drivers
E_0000021ee6df91b0 .event anyedge, v0000021ee6d6da70_0;
S_0000021ee6c6d8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000021ee6e6f0c0_0 .net "EX1_forward_to_B", 31 0, v0000021ee6e6f020_0;  alias, 1 drivers
v0000021ee6e6dae0_0 .net "EX_PFC", 31 0, v0000021ee6e6de00_0;  alias, 1 drivers
v0000021ee6e6ec60_0 .net "EX_PFC_to_IF", 31 0, L_0000021ee6e9f310;  alias, 1 drivers
v0000021ee6e6fca0_0 .net "alu_selA", 1 0, L_0000021ee6ea3730;  alias, 1 drivers
v0000021ee6e6f7a0_0 .net "alu_selB", 1 0, L_0000021ee6ea6750;  alias, 1 drivers
v0000021ee6e6dd60_0 .net "ex_haz", 31 0, v0000021ee6e5e480_0;  alias, 1 drivers
v0000021ee6e6e3a0_0 .net "id_haz", 31 0, L_0000021ee6e9f3b0;  alias, 1 drivers
v0000021ee6e6e9e0_0 .net "is_jr", 0 0, v0000021ee6e70100_0;  alias, 1 drivers
v0000021ee6e6f340_0 .net "mem_haz", 31 0, L_0000021ee6f29590;  alias, 1 drivers
v0000021ee6e6e580_0 .net "oper1", 31 0, L_0000021ee6ea7590;  alias, 1 drivers
v0000021ee6e6fd40_0 .net "oper2", 31 0, L_0000021ee6ebbdf0;  alias, 1 drivers
v0000021ee6e6ffc0_0 .net "pc", 31 0, v0000021ee6e6f980_0;  alias, 1 drivers
v0000021ee6e6fde0_0 .net "rs1", 31 0, v0000021ee6e6fac0_0;  alias, 1 drivers
v0000021ee6e6e800_0 .net "rs2_in", 31 0, v0000021ee6e6f520_0;  alias, 1 drivers
v0000021ee6e6e120_0 .net "rs2_out", 31 0, L_0000021ee6ebbf40;  alias, 1 drivers
v0000021ee6e6f840_0 .net "store_rs2_forward", 1 0, L_0000021ee6ea4630;  alias, 1 drivers
L_0000021ee6e9f310 .functor MUXZ 32, v0000021ee6e6de00_0, L_0000021ee6ea7590, v0000021ee6e70100_0, C4<>;
S_0000021ee6c6da30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000021ee6c6d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021ee6df92f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021ee6ea7bb0 .functor NOT 1, L_0000021ee6ea14d0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea7a60 .functor NOT 1, L_0000021ee6ea0a30, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea86a0 .functor NOT 1, L_0000021ee6ea0df0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea8940 .functor NOT 1, L_0000021ee6ea0c10, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea72f0 .functor AND 32, L_0000021ee6ea8cc0, v0000021ee6e6fac0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ea7130 .functor AND 32, L_0000021ee6ea7ad0, L_0000021ee6f29590, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ea7210 .functor OR 32, L_0000021ee6ea72f0, L_0000021ee6ea7130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021ee6ea7c90 .functor AND 32, L_0000021ee6ea80f0, v0000021ee6e5e480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ea7d00 .functor OR 32, L_0000021ee6ea7210, L_0000021ee6ea7c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021ee6ea74b0 .functor AND 32, L_0000021ee6ea7c20, L_0000021ee6e9f3b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ea7590 .functor OR 32, L_0000021ee6ea7d00, L_0000021ee6ea74b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021ee6e64010_0 .net *"_ivl_1", 0 0, L_0000021ee6ea14d0;  1 drivers
v0000021ee6e627b0_0 .net *"_ivl_13", 0 0, L_0000021ee6ea0df0;  1 drivers
v0000021ee6e63f70_0 .net *"_ivl_14", 0 0, L_0000021ee6ea86a0;  1 drivers
v0000021ee6e640b0_0 .net *"_ivl_19", 0 0, L_0000021ee6e9fc70;  1 drivers
v0000021ee6e64150_0 .net *"_ivl_2", 0 0, L_0000021ee6ea7bb0;  1 drivers
v0000021ee6e6a360_0 .net *"_ivl_23", 0 0, L_0000021ee6ea0b70;  1 drivers
v0000021ee6e6b300_0 .net *"_ivl_27", 0 0, L_0000021ee6ea0c10;  1 drivers
v0000021ee6e6b120_0 .net *"_ivl_28", 0 0, L_0000021ee6ea8940;  1 drivers
v0000021ee6e6a7c0_0 .net *"_ivl_33", 0 0, L_0000021ee6e9f130;  1 drivers
v0000021ee6e6a680_0 .net *"_ivl_37", 0 0, L_0000021ee6ea05d0;  1 drivers
v0000021ee6e6ad60_0 .net *"_ivl_40", 31 0, L_0000021ee6ea72f0;  1 drivers
v0000021ee6e6b260_0 .net *"_ivl_42", 31 0, L_0000021ee6ea7130;  1 drivers
v0000021ee6e6b3a0_0 .net *"_ivl_44", 31 0, L_0000021ee6ea7210;  1 drivers
v0000021ee6e6afe0_0 .net *"_ivl_46", 31 0, L_0000021ee6ea7c90;  1 drivers
v0000021ee6e6ab80_0 .net *"_ivl_48", 31 0, L_0000021ee6ea7d00;  1 drivers
v0000021ee6e6a220_0 .net *"_ivl_50", 31 0, L_0000021ee6ea74b0;  1 drivers
v0000021ee6e6a860_0 .net *"_ivl_7", 0 0, L_0000021ee6ea0a30;  1 drivers
v0000021ee6e6b800_0 .net *"_ivl_8", 0 0, L_0000021ee6ea7a60;  1 drivers
v0000021ee6e6b440_0 .net "ina", 31 0, v0000021ee6e6fac0_0;  alias, 1 drivers
v0000021ee6e6a900_0 .net "inb", 31 0, L_0000021ee6f29590;  alias, 1 drivers
v0000021ee6e6a4a0_0 .net "inc", 31 0, v0000021ee6e5e480_0;  alias, 1 drivers
v0000021ee6e6b760_0 .net "ind", 31 0, L_0000021ee6e9f3b0;  alias, 1 drivers
v0000021ee6e6b580_0 .net "out", 31 0, L_0000021ee6ea7590;  alias, 1 drivers
v0000021ee6e6b080_0 .net "s0", 31 0, L_0000021ee6ea8cc0;  1 drivers
v0000021ee6e6a180_0 .net "s1", 31 0, L_0000021ee6ea7ad0;  1 drivers
v0000021ee6e6a2c0_0 .net "s2", 31 0, L_0000021ee6ea80f0;  1 drivers
v0000021ee6e6ae00_0 .net "s3", 31 0, L_0000021ee6ea7c20;  1 drivers
v0000021ee6e6a9a0_0 .net "sel", 1 0, L_0000021ee6ea3730;  alias, 1 drivers
L_0000021ee6ea14d0 .part L_0000021ee6ea3730, 1, 1;
LS_0000021ee6ea00d0_0_0 .concat [ 1 1 1 1], L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0;
LS_0000021ee6ea00d0_0_4 .concat [ 1 1 1 1], L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0;
LS_0000021ee6ea00d0_0_8 .concat [ 1 1 1 1], L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0;
LS_0000021ee6ea00d0_0_12 .concat [ 1 1 1 1], L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0;
LS_0000021ee6ea00d0_0_16 .concat [ 1 1 1 1], L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0;
LS_0000021ee6ea00d0_0_20 .concat [ 1 1 1 1], L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0;
LS_0000021ee6ea00d0_0_24 .concat [ 1 1 1 1], L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0;
LS_0000021ee6ea00d0_0_28 .concat [ 1 1 1 1], L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0, L_0000021ee6ea7bb0;
LS_0000021ee6ea00d0_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea00d0_0_0, LS_0000021ee6ea00d0_0_4, LS_0000021ee6ea00d0_0_8, LS_0000021ee6ea00d0_0_12;
LS_0000021ee6ea00d0_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea00d0_0_16, LS_0000021ee6ea00d0_0_20, LS_0000021ee6ea00d0_0_24, LS_0000021ee6ea00d0_0_28;
L_0000021ee6ea00d0 .concat [ 16 16 0 0], LS_0000021ee6ea00d0_1_0, LS_0000021ee6ea00d0_1_4;
L_0000021ee6ea0a30 .part L_0000021ee6ea3730, 0, 1;
LS_0000021ee6ea0ad0_0_0 .concat [ 1 1 1 1], L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60;
LS_0000021ee6ea0ad0_0_4 .concat [ 1 1 1 1], L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60;
LS_0000021ee6ea0ad0_0_8 .concat [ 1 1 1 1], L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60;
LS_0000021ee6ea0ad0_0_12 .concat [ 1 1 1 1], L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60;
LS_0000021ee6ea0ad0_0_16 .concat [ 1 1 1 1], L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60;
LS_0000021ee6ea0ad0_0_20 .concat [ 1 1 1 1], L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60;
LS_0000021ee6ea0ad0_0_24 .concat [ 1 1 1 1], L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60;
LS_0000021ee6ea0ad0_0_28 .concat [ 1 1 1 1], L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60, L_0000021ee6ea7a60;
LS_0000021ee6ea0ad0_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea0ad0_0_0, LS_0000021ee6ea0ad0_0_4, LS_0000021ee6ea0ad0_0_8, LS_0000021ee6ea0ad0_0_12;
LS_0000021ee6ea0ad0_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea0ad0_0_16, LS_0000021ee6ea0ad0_0_20, LS_0000021ee6ea0ad0_0_24, LS_0000021ee6ea0ad0_0_28;
L_0000021ee6ea0ad0 .concat [ 16 16 0 0], LS_0000021ee6ea0ad0_1_0, LS_0000021ee6ea0ad0_1_4;
L_0000021ee6ea0df0 .part L_0000021ee6ea3730, 1, 1;
LS_0000021ee6ea0850_0_0 .concat [ 1 1 1 1], L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0;
LS_0000021ee6ea0850_0_4 .concat [ 1 1 1 1], L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0;
LS_0000021ee6ea0850_0_8 .concat [ 1 1 1 1], L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0;
LS_0000021ee6ea0850_0_12 .concat [ 1 1 1 1], L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0;
LS_0000021ee6ea0850_0_16 .concat [ 1 1 1 1], L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0;
LS_0000021ee6ea0850_0_20 .concat [ 1 1 1 1], L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0;
LS_0000021ee6ea0850_0_24 .concat [ 1 1 1 1], L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0;
LS_0000021ee6ea0850_0_28 .concat [ 1 1 1 1], L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0, L_0000021ee6ea86a0;
LS_0000021ee6ea0850_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea0850_0_0, LS_0000021ee6ea0850_0_4, LS_0000021ee6ea0850_0_8, LS_0000021ee6ea0850_0_12;
LS_0000021ee6ea0850_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea0850_0_16, LS_0000021ee6ea0850_0_20, LS_0000021ee6ea0850_0_24, LS_0000021ee6ea0850_0_28;
L_0000021ee6ea0850 .concat [ 16 16 0 0], LS_0000021ee6ea0850_1_0, LS_0000021ee6ea0850_1_4;
L_0000021ee6e9fc70 .part L_0000021ee6ea3730, 0, 1;
LS_0000021ee6ea1890_0_0 .concat [ 1 1 1 1], L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70;
LS_0000021ee6ea1890_0_4 .concat [ 1 1 1 1], L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70;
LS_0000021ee6ea1890_0_8 .concat [ 1 1 1 1], L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70;
LS_0000021ee6ea1890_0_12 .concat [ 1 1 1 1], L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70;
LS_0000021ee6ea1890_0_16 .concat [ 1 1 1 1], L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70;
LS_0000021ee6ea1890_0_20 .concat [ 1 1 1 1], L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70;
LS_0000021ee6ea1890_0_24 .concat [ 1 1 1 1], L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70;
LS_0000021ee6ea1890_0_28 .concat [ 1 1 1 1], L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70, L_0000021ee6e9fc70;
LS_0000021ee6ea1890_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea1890_0_0, LS_0000021ee6ea1890_0_4, LS_0000021ee6ea1890_0_8, LS_0000021ee6ea1890_0_12;
LS_0000021ee6ea1890_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea1890_0_16, LS_0000021ee6ea1890_0_20, LS_0000021ee6ea1890_0_24, LS_0000021ee6ea1890_0_28;
L_0000021ee6ea1890 .concat [ 16 16 0 0], LS_0000021ee6ea1890_1_0, LS_0000021ee6ea1890_1_4;
L_0000021ee6ea0b70 .part L_0000021ee6ea3730, 1, 1;
LS_0000021ee6ea0e90_0_0 .concat [ 1 1 1 1], L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70;
LS_0000021ee6ea0e90_0_4 .concat [ 1 1 1 1], L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70;
LS_0000021ee6ea0e90_0_8 .concat [ 1 1 1 1], L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70;
LS_0000021ee6ea0e90_0_12 .concat [ 1 1 1 1], L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70;
LS_0000021ee6ea0e90_0_16 .concat [ 1 1 1 1], L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70;
LS_0000021ee6ea0e90_0_20 .concat [ 1 1 1 1], L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70;
LS_0000021ee6ea0e90_0_24 .concat [ 1 1 1 1], L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70;
LS_0000021ee6ea0e90_0_28 .concat [ 1 1 1 1], L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70, L_0000021ee6ea0b70;
LS_0000021ee6ea0e90_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea0e90_0_0, LS_0000021ee6ea0e90_0_4, LS_0000021ee6ea0e90_0_8, LS_0000021ee6ea0e90_0_12;
LS_0000021ee6ea0e90_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea0e90_0_16, LS_0000021ee6ea0e90_0_20, LS_0000021ee6ea0e90_0_24, LS_0000021ee6ea0e90_0_28;
L_0000021ee6ea0e90 .concat [ 16 16 0 0], LS_0000021ee6ea0e90_1_0, LS_0000021ee6ea0e90_1_4;
L_0000021ee6ea0c10 .part L_0000021ee6ea3730, 0, 1;
LS_0000021ee6ea0cb0_0_0 .concat [ 1 1 1 1], L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940;
LS_0000021ee6ea0cb0_0_4 .concat [ 1 1 1 1], L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940;
LS_0000021ee6ea0cb0_0_8 .concat [ 1 1 1 1], L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940;
LS_0000021ee6ea0cb0_0_12 .concat [ 1 1 1 1], L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940;
LS_0000021ee6ea0cb0_0_16 .concat [ 1 1 1 1], L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940;
LS_0000021ee6ea0cb0_0_20 .concat [ 1 1 1 1], L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940;
LS_0000021ee6ea0cb0_0_24 .concat [ 1 1 1 1], L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940;
LS_0000021ee6ea0cb0_0_28 .concat [ 1 1 1 1], L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940, L_0000021ee6ea8940;
LS_0000021ee6ea0cb0_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea0cb0_0_0, LS_0000021ee6ea0cb0_0_4, LS_0000021ee6ea0cb0_0_8, LS_0000021ee6ea0cb0_0_12;
LS_0000021ee6ea0cb0_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea0cb0_0_16, LS_0000021ee6ea0cb0_0_20, LS_0000021ee6ea0cb0_0_24, LS_0000021ee6ea0cb0_0_28;
L_0000021ee6ea0cb0 .concat [ 16 16 0 0], LS_0000021ee6ea0cb0_1_0, LS_0000021ee6ea0cb0_1_4;
L_0000021ee6e9f130 .part L_0000021ee6ea3730, 1, 1;
LS_0000021ee6e9fa90_0_0 .concat [ 1 1 1 1], L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130;
LS_0000021ee6e9fa90_0_4 .concat [ 1 1 1 1], L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130;
LS_0000021ee6e9fa90_0_8 .concat [ 1 1 1 1], L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130;
LS_0000021ee6e9fa90_0_12 .concat [ 1 1 1 1], L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130;
LS_0000021ee6e9fa90_0_16 .concat [ 1 1 1 1], L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130;
LS_0000021ee6e9fa90_0_20 .concat [ 1 1 1 1], L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130;
LS_0000021ee6e9fa90_0_24 .concat [ 1 1 1 1], L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130;
LS_0000021ee6e9fa90_0_28 .concat [ 1 1 1 1], L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130, L_0000021ee6e9f130;
LS_0000021ee6e9fa90_1_0 .concat [ 4 4 4 4], LS_0000021ee6e9fa90_0_0, LS_0000021ee6e9fa90_0_4, LS_0000021ee6e9fa90_0_8, LS_0000021ee6e9fa90_0_12;
LS_0000021ee6e9fa90_1_4 .concat [ 4 4 4 4], LS_0000021ee6e9fa90_0_16, LS_0000021ee6e9fa90_0_20, LS_0000021ee6e9fa90_0_24, LS_0000021ee6e9fa90_0_28;
L_0000021ee6e9fa90 .concat [ 16 16 0 0], LS_0000021ee6e9fa90_1_0, LS_0000021ee6e9fa90_1_4;
L_0000021ee6ea05d0 .part L_0000021ee6ea3730, 0, 1;
LS_0000021ee6ea0d50_0_0 .concat [ 1 1 1 1], L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0;
LS_0000021ee6ea0d50_0_4 .concat [ 1 1 1 1], L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0;
LS_0000021ee6ea0d50_0_8 .concat [ 1 1 1 1], L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0;
LS_0000021ee6ea0d50_0_12 .concat [ 1 1 1 1], L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0;
LS_0000021ee6ea0d50_0_16 .concat [ 1 1 1 1], L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0;
LS_0000021ee6ea0d50_0_20 .concat [ 1 1 1 1], L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0;
LS_0000021ee6ea0d50_0_24 .concat [ 1 1 1 1], L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0;
LS_0000021ee6ea0d50_0_28 .concat [ 1 1 1 1], L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0, L_0000021ee6ea05d0;
LS_0000021ee6ea0d50_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea0d50_0_0, LS_0000021ee6ea0d50_0_4, LS_0000021ee6ea0d50_0_8, LS_0000021ee6ea0d50_0_12;
LS_0000021ee6ea0d50_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea0d50_0_16, LS_0000021ee6ea0d50_0_20, LS_0000021ee6ea0d50_0_24, LS_0000021ee6ea0d50_0_28;
L_0000021ee6ea0d50 .concat [ 16 16 0 0], LS_0000021ee6ea0d50_1_0, LS_0000021ee6ea0d50_1_4;
S_0000021ee6c60940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021ee6c6da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021ee6ea8cc0 .functor AND 32, L_0000021ee6ea00d0, L_0000021ee6ea0ad0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021ee6e637f0_0 .net "in1", 31 0, L_0000021ee6ea00d0;  1 drivers
v0000021ee6e61ef0_0 .net "in2", 31 0, L_0000021ee6ea0ad0;  1 drivers
v0000021ee6e63e30_0 .net "out", 31 0, L_0000021ee6ea8cc0;  alias, 1 drivers
S_0000021ee6c60ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021ee6c6da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021ee6ea7ad0 .functor AND 32, L_0000021ee6ea0850, L_0000021ee6ea1890, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021ee6e623f0_0 .net "in1", 31 0, L_0000021ee6ea0850;  1 drivers
v0000021ee6e625d0_0 .net "in2", 31 0, L_0000021ee6ea1890;  1 drivers
v0000021ee6e63890_0 .net "out", 31 0, L_0000021ee6ea7ad0;  alias, 1 drivers
S_0000021ee6c0c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021ee6c6da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021ee6ea80f0 .functor AND 32, L_0000021ee6ea0e90, L_0000021ee6ea0cb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021ee6e63b10_0 .net "in1", 31 0, L_0000021ee6ea0e90;  1 drivers
v0000021ee6e62670_0 .net "in2", 31 0, L_0000021ee6ea0cb0;  1 drivers
v0000021ee6e63bb0_0 .net "out", 31 0, L_0000021ee6ea80f0;  alias, 1 drivers
S_0000021ee6e66af0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021ee6c6da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021ee6ea7c20 .functor AND 32, L_0000021ee6e9fa90, L_0000021ee6ea0d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021ee6e63cf0_0 .net "in1", 31 0, L_0000021ee6e9fa90;  1 drivers
v0000021ee6e63d90_0 .net "in2", 31 0, L_0000021ee6ea0d50;  1 drivers
v0000021ee6e63ed0_0 .net "out", 31 0, L_0000021ee6ea7c20;  alias, 1 drivers
S_0000021ee6e675e0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000021ee6c6d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021ee6df9470 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021ee6ea7600 .functor NOT 1, L_0000021ee6ea0f30, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea7de0 .functor NOT 1, L_0000021ee6ea1110, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea8240 .functor NOT 1, L_0000021ee6e9f1d0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ebc090 .functor NOT 1, L_0000021ee6ea1570, C4<0>, C4<0>, C4<0>;
L_0000021ee6ebbca0 .functor AND 32, L_0000021ee6ea8710, v0000021ee6e6f020_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ebc020 .functor AND 32, L_0000021ee6ea81d0, L_0000021ee6f29590, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ebb920 .functor OR 32, L_0000021ee6ebbca0, L_0000021ee6ebc020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021ee6ebba70 .functor AND 32, L_0000021ee6de0ab0, v0000021ee6e5e480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ebbd80 .functor OR 32, L_0000021ee6ebb920, L_0000021ee6ebba70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021ee6ebc560 .functor AND 32, L_0000021ee6ebbc30, L_0000021ee6e9f3b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ebbdf0 .functor OR 32, L_0000021ee6ebbd80, L_0000021ee6ebc560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021ee6e6b620_0 .net *"_ivl_1", 0 0, L_0000021ee6ea0f30;  1 drivers
v0000021ee6e6b6c0_0 .net *"_ivl_13", 0 0, L_0000021ee6e9f1d0;  1 drivers
v0000021ee6e69960_0 .net *"_ivl_14", 0 0, L_0000021ee6ea8240;  1 drivers
v0000021ee6e69140_0 .net *"_ivl_19", 0 0, L_0000021ee6ea0fd0;  1 drivers
v0000021ee6e69a00_0 .net *"_ivl_2", 0 0, L_0000021ee6ea7600;  1 drivers
v0000021ee6e69aa0_0 .net *"_ivl_23", 0 0, L_0000021ee6e9f450;  1 drivers
v0000021ee6e68ce0_0 .net *"_ivl_27", 0 0, L_0000021ee6ea1570;  1 drivers
v0000021ee6e681a0_0 .net *"_ivl_28", 0 0, L_0000021ee6ebc090;  1 drivers
v0000021ee6e69640_0 .net *"_ivl_33", 0 0, L_0000021ee6ea1070;  1 drivers
v0000021ee6e67f20_0 .net *"_ivl_37", 0 0, L_0000021ee6ea11b0;  1 drivers
v0000021ee6e67b60_0 .net *"_ivl_40", 31 0, L_0000021ee6ebbca0;  1 drivers
v0000021ee6e69000_0 .net *"_ivl_42", 31 0, L_0000021ee6ebc020;  1 drivers
v0000021ee6e6a040_0 .net *"_ivl_44", 31 0, L_0000021ee6ebb920;  1 drivers
v0000021ee6e68880_0 .net *"_ivl_46", 31 0, L_0000021ee6ebba70;  1 drivers
v0000021ee6e67a20_0 .net *"_ivl_48", 31 0, L_0000021ee6ebbd80;  1 drivers
v0000021ee6e68740_0 .net *"_ivl_50", 31 0, L_0000021ee6ebc560;  1 drivers
v0000021ee6e690a0_0 .net *"_ivl_7", 0 0, L_0000021ee6ea1110;  1 drivers
v0000021ee6e68d80_0 .net *"_ivl_8", 0 0, L_0000021ee6ea7de0;  1 drivers
v0000021ee6e69dc0_0 .net "ina", 31 0, v0000021ee6e6f020_0;  alias, 1 drivers
v0000021ee6e686a0_0 .net "inb", 31 0, L_0000021ee6f29590;  alias, 1 drivers
v0000021ee6e68ba0_0 .net "inc", 31 0, v0000021ee6e5e480_0;  alias, 1 drivers
v0000021ee6e69d20_0 .net "ind", 31 0, L_0000021ee6e9f3b0;  alias, 1 drivers
v0000021ee6e67c00_0 .net "out", 31 0, L_0000021ee6ebbdf0;  alias, 1 drivers
v0000021ee6e68240_0 .net "s0", 31 0, L_0000021ee6ea8710;  1 drivers
v0000021ee6e67d40_0 .net "s1", 31 0, L_0000021ee6ea81d0;  1 drivers
v0000021ee6e67de0_0 .net "s2", 31 0, L_0000021ee6de0ab0;  1 drivers
v0000021ee6e67980_0 .net "s3", 31 0, L_0000021ee6ebbc30;  1 drivers
v0000021ee6e687e0_0 .net "sel", 1 0, L_0000021ee6ea6750;  alias, 1 drivers
L_0000021ee6ea0f30 .part L_0000021ee6ea6750, 1, 1;
LS_0000021ee6e9fd10_0_0 .concat [ 1 1 1 1], L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600;
LS_0000021ee6e9fd10_0_4 .concat [ 1 1 1 1], L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600;
LS_0000021ee6e9fd10_0_8 .concat [ 1 1 1 1], L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600;
LS_0000021ee6e9fd10_0_12 .concat [ 1 1 1 1], L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600;
LS_0000021ee6e9fd10_0_16 .concat [ 1 1 1 1], L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600;
LS_0000021ee6e9fd10_0_20 .concat [ 1 1 1 1], L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600;
LS_0000021ee6e9fd10_0_24 .concat [ 1 1 1 1], L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600;
LS_0000021ee6e9fd10_0_28 .concat [ 1 1 1 1], L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600, L_0000021ee6ea7600;
LS_0000021ee6e9fd10_1_0 .concat [ 4 4 4 4], LS_0000021ee6e9fd10_0_0, LS_0000021ee6e9fd10_0_4, LS_0000021ee6e9fd10_0_8, LS_0000021ee6e9fd10_0_12;
LS_0000021ee6e9fd10_1_4 .concat [ 4 4 4 4], LS_0000021ee6e9fd10_0_16, LS_0000021ee6e9fd10_0_20, LS_0000021ee6e9fd10_0_24, LS_0000021ee6e9fd10_0_28;
L_0000021ee6e9fd10 .concat [ 16 16 0 0], LS_0000021ee6e9fd10_1_0, LS_0000021ee6e9fd10_1_4;
L_0000021ee6ea1110 .part L_0000021ee6ea6750, 0, 1;
LS_0000021ee6ea07b0_0_0 .concat [ 1 1 1 1], L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0;
LS_0000021ee6ea07b0_0_4 .concat [ 1 1 1 1], L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0;
LS_0000021ee6ea07b0_0_8 .concat [ 1 1 1 1], L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0;
LS_0000021ee6ea07b0_0_12 .concat [ 1 1 1 1], L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0;
LS_0000021ee6ea07b0_0_16 .concat [ 1 1 1 1], L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0;
LS_0000021ee6ea07b0_0_20 .concat [ 1 1 1 1], L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0;
LS_0000021ee6ea07b0_0_24 .concat [ 1 1 1 1], L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0;
LS_0000021ee6ea07b0_0_28 .concat [ 1 1 1 1], L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0, L_0000021ee6ea7de0;
LS_0000021ee6ea07b0_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea07b0_0_0, LS_0000021ee6ea07b0_0_4, LS_0000021ee6ea07b0_0_8, LS_0000021ee6ea07b0_0_12;
LS_0000021ee6ea07b0_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea07b0_0_16, LS_0000021ee6ea07b0_0_20, LS_0000021ee6ea07b0_0_24, LS_0000021ee6ea07b0_0_28;
L_0000021ee6ea07b0 .concat [ 16 16 0 0], LS_0000021ee6ea07b0_1_0, LS_0000021ee6ea07b0_1_4;
L_0000021ee6e9f1d0 .part L_0000021ee6ea6750, 1, 1;
LS_0000021ee6e9f9f0_0_0 .concat [ 1 1 1 1], L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240;
LS_0000021ee6e9f9f0_0_4 .concat [ 1 1 1 1], L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240;
LS_0000021ee6e9f9f0_0_8 .concat [ 1 1 1 1], L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240;
LS_0000021ee6e9f9f0_0_12 .concat [ 1 1 1 1], L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240;
LS_0000021ee6e9f9f0_0_16 .concat [ 1 1 1 1], L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240;
LS_0000021ee6e9f9f0_0_20 .concat [ 1 1 1 1], L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240;
LS_0000021ee6e9f9f0_0_24 .concat [ 1 1 1 1], L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240;
LS_0000021ee6e9f9f0_0_28 .concat [ 1 1 1 1], L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240, L_0000021ee6ea8240;
LS_0000021ee6e9f9f0_1_0 .concat [ 4 4 4 4], LS_0000021ee6e9f9f0_0_0, LS_0000021ee6e9f9f0_0_4, LS_0000021ee6e9f9f0_0_8, LS_0000021ee6e9f9f0_0_12;
LS_0000021ee6e9f9f0_1_4 .concat [ 4 4 4 4], LS_0000021ee6e9f9f0_0_16, LS_0000021ee6e9f9f0_0_20, LS_0000021ee6e9f9f0_0_24, LS_0000021ee6e9f9f0_0_28;
L_0000021ee6e9f9f0 .concat [ 16 16 0 0], LS_0000021ee6e9f9f0_1_0, LS_0000021ee6e9f9f0_1_4;
L_0000021ee6ea0fd0 .part L_0000021ee6ea6750, 0, 1;
LS_0000021ee6e9fbd0_0_0 .concat [ 1 1 1 1], L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0;
LS_0000021ee6e9fbd0_0_4 .concat [ 1 1 1 1], L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0;
LS_0000021ee6e9fbd0_0_8 .concat [ 1 1 1 1], L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0;
LS_0000021ee6e9fbd0_0_12 .concat [ 1 1 1 1], L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0;
LS_0000021ee6e9fbd0_0_16 .concat [ 1 1 1 1], L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0;
LS_0000021ee6e9fbd0_0_20 .concat [ 1 1 1 1], L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0;
LS_0000021ee6e9fbd0_0_24 .concat [ 1 1 1 1], L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0;
LS_0000021ee6e9fbd0_0_28 .concat [ 1 1 1 1], L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0, L_0000021ee6ea0fd0;
LS_0000021ee6e9fbd0_1_0 .concat [ 4 4 4 4], LS_0000021ee6e9fbd0_0_0, LS_0000021ee6e9fbd0_0_4, LS_0000021ee6e9fbd0_0_8, LS_0000021ee6e9fbd0_0_12;
LS_0000021ee6e9fbd0_1_4 .concat [ 4 4 4 4], LS_0000021ee6e9fbd0_0_16, LS_0000021ee6e9fbd0_0_20, LS_0000021ee6e9fbd0_0_24, LS_0000021ee6e9fbd0_0_28;
L_0000021ee6e9fbd0 .concat [ 16 16 0 0], LS_0000021ee6e9fbd0_1_0, LS_0000021ee6e9fbd0_1_4;
L_0000021ee6e9f450 .part L_0000021ee6ea6750, 1, 1;
LS_0000021ee6e9f810_0_0 .concat [ 1 1 1 1], L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450;
LS_0000021ee6e9f810_0_4 .concat [ 1 1 1 1], L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450;
LS_0000021ee6e9f810_0_8 .concat [ 1 1 1 1], L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450;
LS_0000021ee6e9f810_0_12 .concat [ 1 1 1 1], L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450;
LS_0000021ee6e9f810_0_16 .concat [ 1 1 1 1], L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450;
LS_0000021ee6e9f810_0_20 .concat [ 1 1 1 1], L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450;
LS_0000021ee6e9f810_0_24 .concat [ 1 1 1 1], L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450;
LS_0000021ee6e9f810_0_28 .concat [ 1 1 1 1], L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450, L_0000021ee6e9f450;
LS_0000021ee6e9f810_1_0 .concat [ 4 4 4 4], LS_0000021ee6e9f810_0_0, LS_0000021ee6e9f810_0_4, LS_0000021ee6e9f810_0_8, LS_0000021ee6e9f810_0_12;
LS_0000021ee6e9f810_1_4 .concat [ 4 4 4 4], LS_0000021ee6e9f810_0_16, LS_0000021ee6e9f810_0_20, LS_0000021ee6e9f810_0_24, LS_0000021ee6e9f810_0_28;
L_0000021ee6e9f810 .concat [ 16 16 0 0], LS_0000021ee6e9f810_1_0, LS_0000021ee6e9f810_1_4;
L_0000021ee6ea1570 .part L_0000021ee6ea6750, 0, 1;
LS_0000021ee6e9fb30_0_0 .concat [ 1 1 1 1], L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090;
LS_0000021ee6e9fb30_0_4 .concat [ 1 1 1 1], L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090;
LS_0000021ee6e9fb30_0_8 .concat [ 1 1 1 1], L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090;
LS_0000021ee6e9fb30_0_12 .concat [ 1 1 1 1], L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090;
LS_0000021ee6e9fb30_0_16 .concat [ 1 1 1 1], L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090;
LS_0000021ee6e9fb30_0_20 .concat [ 1 1 1 1], L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090;
LS_0000021ee6e9fb30_0_24 .concat [ 1 1 1 1], L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090;
LS_0000021ee6e9fb30_0_28 .concat [ 1 1 1 1], L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090, L_0000021ee6ebc090;
LS_0000021ee6e9fb30_1_0 .concat [ 4 4 4 4], LS_0000021ee6e9fb30_0_0, LS_0000021ee6e9fb30_0_4, LS_0000021ee6e9fb30_0_8, LS_0000021ee6e9fb30_0_12;
LS_0000021ee6e9fb30_1_4 .concat [ 4 4 4 4], LS_0000021ee6e9fb30_0_16, LS_0000021ee6e9fb30_0_20, LS_0000021ee6e9fb30_0_24, LS_0000021ee6e9fb30_0_28;
L_0000021ee6e9fb30 .concat [ 16 16 0 0], LS_0000021ee6e9fb30_1_0, LS_0000021ee6e9fb30_1_4;
L_0000021ee6ea1070 .part L_0000021ee6ea6750, 1, 1;
LS_0000021ee6ea16b0_0_0 .concat [ 1 1 1 1], L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070;
LS_0000021ee6ea16b0_0_4 .concat [ 1 1 1 1], L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070;
LS_0000021ee6ea16b0_0_8 .concat [ 1 1 1 1], L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070;
LS_0000021ee6ea16b0_0_12 .concat [ 1 1 1 1], L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070;
LS_0000021ee6ea16b0_0_16 .concat [ 1 1 1 1], L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070;
LS_0000021ee6ea16b0_0_20 .concat [ 1 1 1 1], L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070;
LS_0000021ee6ea16b0_0_24 .concat [ 1 1 1 1], L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070;
LS_0000021ee6ea16b0_0_28 .concat [ 1 1 1 1], L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070, L_0000021ee6ea1070;
LS_0000021ee6ea16b0_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea16b0_0_0, LS_0000021ee6ea16b0_0_4, LS_0000021ee6ea16b0_0_8, LS_0000021ee6ea16b0_0_12;
LS_0000021ee6ea16b0_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea16b0_0_16, LS_0000021ee6ea16b0_0_20, LS_0000021ee6ea16b0_0_24, LS_0000021ee6ea16b0_0_28;
L_0000021ee6ea16b0 .concat [ 16 16 0 0], LS_0000021ee6ea16b0_1_0, LS_0000021ee6ea16b0_1_4;
L_0000021ee6ea11b0 .part L_0000021ee6ea6750, 0, 1;
LS_0000021ee6ea1390_0_0 .concat [ 1 1 1 1], L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0;
LS_0000021ee6ea1390_0_4 .concat [ 1 1 1 1], L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0;
LS_0000021ee6ea1390_0_8 .concat [ 1 1 1 1], L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0;
LS_0000021ee6ea1390_0_12 .concat [ 1 1 1 1], L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0;
LS_0000021ee6ea1390_0_16 .concat [ 1 1 1 1], L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0;
LS_0000021ee6ea1390_0_20 .concat [ 1 1 1 1], L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0;
LS_0000021ee6ea1390_0_24 .concat [ 1 1 1 1], L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0;
LS_0000021ee6ea1390_0_28 .concat [ 1 1 1 1], L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0, L_0000021ee6ea11b0;
LS_0000021ee6ea1390_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea1390_0_0, LS_0000021ee6ea1390_0_4, LS_0000021ee6ea1390_0_8, LS_0000021ee6ea1390_0_12;
LS_0000021ee6ea1390_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea1390_0_16, LS_0000021ee6ea1390_0_20, LS_0000021ee6ea1390_0_24, LS_0000021ee6ea1390_0_28;
L_0000021ee6ea1390 .concat [ 16 16 0 0], LS_0000021ee6ea1390_1_0, LS_0000021ee6ea1390_1_4;
S_0000021ee6e66e10 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021ee6e675e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021ee6ea8710 .functor AND 32, L_0000021ee6e9fd10, L_0000021ee6ea07b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021ee6e6b1c0_0 .net "in1", 31 0, L_0000021ee6e9fd10;  1 drivers
v0000021ee6e6a720_0 .net "in2", 31 0, L_0000021ee6ea07b0;  1 drivers
v0000021ee6e6ac20_0 .net "out", 31 0, L_0000021ee6ea8710;  alias, 1 drivers
S_0000021ee6e66fa0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021ee6e675e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021ee6ea81d0 .functor AND 32, L_0000021ee6e9f9f0, L_0000021ee6e9fbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021ee6e6a400_0 .net "in1", 31 0, L_0000021ee6e9f9f0;  1 drivers
v0000021ee6e6aa40_0 .net "in2", 31 0, L_0000021ee6e9fbd0;  1 drivers
v0000021ee6e6aae0_0 .net "out", 31 0, L_0000021ee6ea81d0;  alias, 1 drivers
S_0000021ee6e67770 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021ee6e675e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021ee6de0ab0 .functor AND 32, L_0000021ee6e9f810, L_0000021ee6e9fb30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021ee6e6a540_0 .net "in1", 31 0, L_0000021ee6e9f810;  1 drivers
v0000021ee6e6aea0_0 .net "in2", 31 0, L_0000021ee6e9fb30;  1 drivers
v0000021ee6e6af40_0 .net "out", 31 0, L_0000021ee6de0ab0;  alias, 1 drivers
S_0000021ee6e66c80 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021ee6e675e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021ee6ebbc30 .functor AND 32, L_0000021ee6ea16b0, L_0000021ee6ea1390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021ee6e6acc0_0 .net "in1", 31 0, L_0000021ee6ea16b0;  1 drivers
v0000021ee6e6a5e0_0 .net "in2", 31 0, L_0000021ee6ea1390;  1 drivers
v0000021ee6e6b4e0_0 .net "out", 31 0, L_0000021ee6ebbc30;  alias, 1 drivers
S_0000021ee6e66960 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000021ee6c6d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021ee6df8970 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021ee6ebb7d0 .functor NOT 1, L_0000021ee6ea1250, C4<0>, C4<0>, C4<0>;
L_0000021ee6ebce20 .functor NOT 1, L_0000021ee6ea1430, C4<0>, C4<0>, C4<0>;
L_0000021ee6ebbe60 .functor NOT 1, L_0000021ee6e9fdb0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ebb5a0 .functor NOT 1, L_0000021ee6e9f270, C4<0>, C4<0>, C4<0>;
L_0000021ee6ebbb50 .functor AND 32, L_0000021ee6ebcb80, v0000021ee6e6f520_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ebcb10 .functor AND 32, L_0000021ee6ebc8e0, L_0000021ee6f29590, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ebb610 .functor OR 32, L_0000021ee6ebbb50, L_0000021ee6ebcb10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021ee6ebcbf0 .functor AND 32, L_0000021ee6ebba00, v0000021ee6e5e480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ebb680 .functor OR 32, L_0000021ee6ebb610, L_0000021ee6ebcbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021ee6ebbed0 .functor AND 32, L_0000021ee6ebc720, L_0000021ee6e9f3b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ebbf40 .functor OR 32, L_0000021ee6ebb680, L_0000021ee6ebbed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021ee6e69280_0 .net *"_ivl_1", 0 0, L_0000021ee6ea1250;  1 drivers
v0000021ee6e696e0_0 .net *"_ivl_13", 0 0, L_0000021ee6e9fdb0;  1 drivers
v0000021ee6e68420_0 .net *"_ivl_14", 0 0, L_0000021ee6ebbe60;  1 drivers
v0000021ee6e684c0_0 .net *"_ivl_19", 0 0, L_0000021ee6ea1750;  1 drivers
v0000021ee6e69e60_0 .net *"_ivl_2", 0 0, L_0000021ee6ebb7d0;  1 drivers
v0000021ee6e68600_0 .net *"_ivl_23", 0 0, L_0000021ee6ea0990;  1 drivers
v0000021ee6e69be0_0 .net *"_ivl_27", 0 0, L_0000021ee6e9f270;  1 drivers
v0000021ee6e67ac0_0 .net *"_ivl_28", 0 0, L_0000021ee6ebb5a0;  1 drivers
v0000021ee6e689c0_0 .net *"_ivl_33", 0 0, L_0000021ee6e9f770;  1 drivers
v0000021ee6e68a60_0 .net *"_ivl_37", 0 0, L_0000021ee6e9fef0;  1 drivers
v0000021ee6e68b00_0 .net *"_ivl_40", 31 0, L_0000021ee6ebbb50;  1 drivers
v0000021ee6e69820_0 .net *"_ivl_42", 31 0, L_0000021ee6ebcb10;  1 drivers
v0000021ee6e68c40_0 .net *"_ivl_44", 31 0, L_0000021ee6ebb610;  1 drivers
v0000021ee6e6a0e0_0 .net *"_ivl_46", 31 0, L_0000021ee6ebcbf0;  1 drivers
v0000021ee6e67ca0_0 .net *"_ivl_48", 31 0, L_0000021ee6ebb680;  1 drivers
v0000021ee6e67fc0_0 .net *"_ivl_50", 31 0, L_0000021ee6ebbed0;  1 drivers
v0000021ee6e69460_0 .net *"_ivl_7", 0 0, L_0000021ee6ea1430;  1 drivers
v0000021ee6e68060_0 .net *"_ivl_8", 0 0, L_0000021ee6ebce20;  1 drivers
v0000021ee6e69fa0_0 .net "ina", 31 0, v0000021ee6e6f520_0;  alias, 1 drivers
v0000021ee6e68e20_0 .net "inb", 31 0, L_0000021ee6f29590;  alias, 1 drivers
v0000021ee6e68ec0_0 .net "inc", 31 0, v0000021ee6e5e480_0;  alias, 1 drivers
v0000021ee6e69780_0 .net "ind", 31 0, L_0000021ee6e9f3b0;  alias, 1 drivers
v0000021ee6e68f60_0 .net "out", 31 0, L_0000021ee6ebbf40;  alias, 1 drivers
v0000021ee6e69b40_0 .net "s0", 31 0, L_0000021ee6ebcb80;  1 drivers
v0000021ee6e69c80_0 .net "s1", 31 0, L_0000021ee6ebc8e0;  1 drivers
v0000021ee6e69f00_0 .net "s2", 31 0, L_0000021ee6ebba00;  1 drivers
v0000021ee6e6ee40_0 .net "s3", 31 0, L_0000021ee6ebc720;  1 drivers
v0000021ee6e6e760_0 .net "sel", 1 0, L_0000021ee6ea4630;  alias, 1 drivers
L_0000021ee6ea1250 .part L_0000021ee6ea4630, 1, 1;
LS_0000021ee6e9f8b0_0_0 .concat [ 1 1 1 1], L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0;
LS_0000021ee6e9f8b0_0_4 .concat [ 1 1 1 1], L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0;
LS_0000021ee6e9f8b0_0_8 .concat [ 1 1 1 1], L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0;
LS_0000021ee6e9f8b0_0_12 .concat [ 1 1 1 1], L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0;
LS_0000021ee6e9f8b0_0_16 .concat [ 1 1 1 1], L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0;
LS_0000021ee6e9f8b0_0_20 .concat [ 1 1 1 1], L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0;
LS_0000021ee6e9f8b0_0_24 .concat [ 1 1 1 1], L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0;
LS_0000021ee6e9f8b0_0_28 .concat [ 1 1 1 1], L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0, L_0000021ee6ebb7d0;
LS_0000021ee6e9f8b0_1_0 .concat [ 4 4 4 4], LS_0000021ee6e9f8b0_0_0, LS_0000021ee6e9f8b0_0_4, LS_0000021ee6e9f8b0_0_8, LS_0000021ee6e9f8b0_0_12;
LS_0000021ee6e9f8b0_1_4 .concat [ 4 4 4 4], LS_0000021ee6e9f8b0_0_16, LS_0000021ee6e9f8b0_0_20, LS_0000021ee6e9f8b0_0_24, LS_0000021ee6e9f8b0_0_28;
L_0000021ee6e9f8b0 .concat [ 16 16 0 0], LS_0000021ee6e9f8b0_1_0, LS_0000021ee6e9f8b0_1_4;
L_0000021ee6ea1430 .part L_0000021ee6ea4630, 0, 1;
LS_0000021ee6ea1610_0_0 .concat [ 1 1 1 1], L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20;
LS_0000021ee6ea1610_0_4 .concat [ 1 1 1 1], L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20;
LS_0000021ee6ea1610_0_8 .concat [ 1 1 1 1], L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20;
LS_0000021ee6ea1610_0_12 .concat [ 1 1 1 1], L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20;
LS_0000021ee6ea1610_0_16 .concat [ 1 1 1 1], L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20;
LS_0000021ee6ea1610_0_20 .concat [ 1 1 1 1], L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20;
LS_0000021ee6ea1610_0_24 .concat [ 1 1 1 1], L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20;
LS_0000021ee6ea1610_0_28 .concat [ 1 1 1 1], L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20, L_0000021ee6ebce20;
LS_0000021ee6ea1610_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea1610_0_0, LS_0000021ee6ea1610_0_4, LS_0000021ee6ea1610_0_8, LS_0000021ee6ea1610_0_12;
LS_0000021ee6ea1610_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea1610_0_16, LS_0000021ee6ea1610_0_20, LS_0000021ee6ea1610_0_24, LS_0000021ee6ea1610_0_28;
L_0000021ee6ea1610 .concat [ 16 16 0 0], LS_0000021ee6ea1610_1_0, LS_0000021ee6ea1610_1_4;
L_0000021ee6e9fdb0 .part L_0000021ee6ea4630, 1, 1;
LS_0000021ee6e9f6d0_0_0 .concat [ 1 1 1 1], L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60;
LS_0000021ee6e9f6d0_0_4 .concat [ 1 1 1 1], L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60;
LS_0000021ee6e9f6d0_0_8 .concat [ 1 1 1 1], L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60;
LS_0000021ee6e9f6d0_0_12 .concat [ 1 1 1 1], L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60;
LS_0000021ee6e9f6d0_0_16 .concat [ 1 1 1 1], L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60;
LS_0000021ee6e9f6d0_0_20 .concat [ 1 1 1 1], L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60;
LS_0000021ee6e9f6d0_0_24 .concat [ 1 1 1 1], L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60;
LS_0000021ee6e9f6d0_0_28 .concat [ 1 1 1 1], L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60, L_0000021ee6ebbe60;
LS_0000021ee6e9f6d0_1_0 .concat [ 4 4 4 4], LS_0000021ee6e9f6d0_0_0, LS_0000021ee6e9f6d0_0_4, LS_0000021ee6e9f6d0_0_8, LS_0000021ee6e9f6d0_0_12;
LS_0000021ee6e9f6d0_1_4 .concat [ 4 4 4 4], LS_0000021ee6e9f6d0_0_16, LS_0000021ee6e9f6d0_0_20, LS_0000021ee6e9f6d0_0_24, LS_0000021ee6e9f6d0_0_28;
L_0000021ee6e9f6d0 .concat [ 16 16 0 0], LS_0000021ee6e9f6d0_1_0, LS_0000021ee6e9f6d0_1_4;
L_0000021ee6ea1750 .part L_0000021ee6ea4630, 0, 1;
LS_0000021ee6e9fe50_0_0 .concat [ 1 1 1 1], L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750;
LS_0000021ee6e9fe50_0_4 .concat [ 1 1 1 1], L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750;
LS_0000021ee6e9fe50_0_8 .concat [ 1 1 1 1], L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750;
LS_0000021ee6e9fe50_0_12 .concat [ 1 1 1 1], L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750;
LS_0000021ee6e9fe50_0_16 .concat [ 1 1 1 1], L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750;
LS_0000021ee6e9fe50_0_20 .concat [ 1 1 1 1], L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750;
LS_0000021ee6e9fe50_0_24 .concat [ 1 1 1 1], L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750;
LS_0000021ee6e9fe50_0_28 .concat [ 1 1 1 1], L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750, L_0000021ee6ea1750;
LS_0000021ee6e9fe50_1_0 .concat [ 4 4 4 4], LS_0000021ee6e9fe50_0_0, LS_0000021ee6e9fe50_0_4, LS_0000021ee6e9fe50_0_8, LS_0000021ee6e9fe50_0_12;
LS_0000021ee6e9fe50_1_4 .concat [ 4 4 4 4], LS_0000021ee6e9fe50_0_16, LS_0000021ee6e9fe50_0_20, LS_0000021ee6e9fe50_0_24, LS_0000021ee6e9fe50_0_28;
L_0000021ee6e9fe50 .concat [ 16 16 0 0], LS_0000021ee6e9fe50_1_0, LS_0000021ee6e9fe50_1_4;
L_0000021ee6ea0990 .part L_0000021ee6ea4630, 1, 1;
LS_0000021ee6ea17f0_0_0 .concat [ 1 1 1 1], L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990;
LS_0000021ee6ea17f0_0_4 .concat [ 1 1 1 1], L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990;
LS_0000021ee6ea17f0_0_8 .concat [ 1 1 1 1], L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990;
LS_0000021ee6ea17f0_0_12 .concat [ 1 1 1 1], L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990;
LS_0000021ee6ea17f0_0_16 .concat [ 1 1 1 1], L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990;
LS_0000021ee6ea17f0_0_20 .concat [ 1 1 1 1], L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990;
LS_0000021ee6ea17f0_0_24 .concat [ 1 1 1 1], L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990;
LS_0000021ee6ea17f0_0_28 .concat [ 1 1 1 1], L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990, L_0000021ee6ea0990;
LS_0000021ee6ea17f0_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea17f0_0_0, LS_0000021ee6ea17f0_0_4, LS_0000021ee6ea17f0_0_8, LS_0000021ee6ea17f0_0_12;
LS_0000021ee6ea17f0_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea17f0_0_16, LS_0000021ee6ea17f0_0_20, LS_0000021ee6ea17f0_0_24, LS_0000021ee6ea17f0_0_28;
L_0000021ee6ea17f0 .concat [ 16 16 0 0], LS_0000021ee6ea17f0_1_0, LS_0000021ee6ea17f0_1_4;
L_0000021ee6e9f270 .part L_0000021ee6ea4630, 0, 1;
LS_0000021ee6e9f630_0_0 .concat [ 1 1 1 1], L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0;
LS_0000021ee6e9f630_0_4 .concat [ 1 1 1 1], L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0;
LS_0000021ee6e9f630_0_8 .concat [ 1 1 1 1], L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0;
LS_0000021ee6e9f630_0_12 .concat [ 1 1 1 1], L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0;
LS_0000021ee6e9f630_0_16 .concat [ 1 1 1 1], L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0;
LS_0000021ee6e9f630_0_20 .concat [ 1 1 1 1], L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0;
LS_0000021ee6e9f630_0_24 .concat [ 1 1 1 1], L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0;
LS_0000021ee6e9f630_0_28 .concat [ 1 1 1 1], L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0, L_0000021ee6ebb5a0;
LS_0000021ee6e9f630_1_0 .concat [ 4 4 4 4], LS_0000021ee6e9f630_0_0, LS_0000021ee6e9f630_0_4, LS_0000021ee6e9f630_0_8, LS_0000021ee6e9f630_0_12;
LS_0000021ee6e9f630_1_4 .concat [ 4 4 4 4], LS_0000021ee6e9f630_0_16, LS_0000021ee6e9f630_0_20, LS_0000021ee6e9f630_0_24, LS_0000021ee6e9f630_0_28;
L_0000021ee6e9f630 .concat [ 16 16 0 0], LS_0000021ee6e9f630_1_0, LS_0000021ee6e9f630_1_4;
L_0000021ee6e9f770 .part L_0000021ee6ea4630, 1, 1;
LS_0000021ee6e9ff90_0_0 .concat [ 1 1 1 1], L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770;
LS_0000021ee6e9ff90_0_4 .concat [ 1 1 1 1], L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770;
LS_0000021ee6e9ff90_0_8 .concat [ 1 1 1 1], L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770;
LS_0000021ee6e9ff90_0_12 .concat [ 1 1 1 1], L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770;
LS_0000021ee6e9ff90_0_16 .concat [ 1 1 1 1], L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770;
LS_0000021ee6e9ff90_0_20 .concat [ 1 1 1 1], L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770;
LS_0000021ee6e9ff90_0_24 .concat [ 1 1 1 1], L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770;
LS_0000021ee6e9ff90_0_28 .concat [ 1 1 1 1], L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770, L_0000021ee6e9f770;
LS_0000021ee6e9ff90_1_0 .concat [ 4 4 4 4], LS_0000021ee6e9ff90_0_0, LS_0000021ee6e9ff90_0_4, LS_0000021ee6e9ff90_0_8, LS_0000021ee6e9ff90_0_12;
LS_0000021ee6e9ff90_1_4 .concat [ 4 4 4 4], LS_0000021ee6e9ff90_0_16, LS_0000021ee6e9ff90_0_20, LS_0000021ee6e9ff90_0_24, LS_0000021ee6e9ff90_0_28;
L_0000021ee6e9ff90 .concat [ 16 16 0 0], LS_0000021ee6e9ff90_1_0, LS_0000021ee6e9ff90_1_4;
L_0000021ee6e9fef0 .part L_0000021ee6ea4630, 0, 1;
LS_0000021ee6ea12f0_0_0 .concat [ 1 1 1 1], L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0;
LS_0000021ee6ea12f0_0_4 .concat [ 1 1 1 1], L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0;
LS_0000021ee6ea12f0_0_8 .concat [ 1 1 1 1], L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0;
LS_0000021ee6ea12f0_0_12 .concat [ 1 1 1 1], L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0;
LS_0000021ee6ea12f0_0_16 .concat [ 1 1 1 1], L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0;
LS_0000021ee6ea12f0_0_20 .concat [ 1 1 1 1], L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0;
LS_0000021ee6ea12f0_0_24 .concat [ 1 1 1 1], L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0;
LS_0000021ee6ea12f0_0_28 .concat [ 1 1 1 1], L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0, L_0000021ee6e9fef0;
LS_0000021ee6ea12f0_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea12f0_0_0, LS_0000021ee6ea12f0_0_4, LS_0000021ee6ea12f0_0_8, LS_0000021ee6ea12f0_0_12;
LS_0000021ee6ea12f0_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea12f0_0_16, LS_0000021ee6ea12f0_0_20, LS_0000021ee6ea12f0_0_24, LS_0000021ee6ea12f0_0_28;
L_0000021ee6ea12f0 .concat [ 16 16 0 0], LS_0000021ee6ea12f0_1_0, LS_0000021ee6ea12f0_1_4;
S_0000021ee6e67130 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021ee6e66960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021ee6ebcb80 .functor AND 32, L_0000021ee6e9f8b0, L_0000021ee6ea1610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021ee6e69500_0 .net "in1", 31 0, L_0000021ee6e9f8b0;  1 drivers
v0000021ee6e68560_0 .net "in2", 31 0, L_0000021ee6ea1610;  1 drivers
v0000021ee6e68100_0 .net "out", 31 0, L_0000021ee6ebcb80;  alias, 1 drivers
S_0000021ee6e672c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021ee6e66960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021ee6ebc8e0 .functor AND 32, L_0000021ee6e9f6d0, L_0000021ee6e9fe50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021ee6e693c0_0 .net "in1", 31 0, L_0000021ee6e9f6d0;  1 drivers
v0000021ee6e698c0_0 .net "in2", 31 0, L_0000021ee6e9fe50;  1 drivers
v0000021ee6e691e0_0 .net "out", 31 0, L_0000021ee6ebc8e0;  alias, 1 drivers
S_0000021ee6e67450 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021ee6e66960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021ee6ebba00 .functor AND 32, L_0000021ee6ea17f0, L_0000021ee6e9f630, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021ee6e682e0_0 .net "in1", 31 0, L_0000021ee6ea17f0;  1 drivers
v0000021ee6e695a0_0 .net "in2", 31 0, L_0000021ee6e9f630;  1 drivers
v0000021ee6e68380_0 .net "out", 31 0, L_0000021ee6ebba00;  alias, 1 drivers
S_0000021ee6e6cdd0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021ee6e66960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021ee6ebc720 .functor AND 32, L_0000021ee6e9ff90, L_0000021ee6ea12f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021ee6e68920_0 .net "in1", 31 0, L_0000021ee6e9ff90;  1 drivers
v0000021ee6e69320_0 .net "in2", 31 0, L_0000021ee6ea12f0;  1 drivers
v0000021ee6e67e80_0 .net "out", 31 0, L_0000021ee6ebc720;  alias, 1 drivers
S_0000021ee6e6be30 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000021ee6e71950 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021ee6e71988 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021ee6e719c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021ee6e719f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021ee6e71a30 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021ee6e71a68 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021ee6e71aa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021ee6e71ad8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021ee6e71b10 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021ee6e71b48 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021ee6e71b80 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021ee6e71bb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021ee6e71bf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021ee6e71c28 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021ee6e71c60 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021ee6e71c98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021ee6e71cd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021ee6e71d08 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021ee6e71d40 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021ee6e71d78 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021ee6e71db0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021ee6e71de8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021ee6e71e20 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021ee6e71e58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021ee6e71e90 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021ee6e6f980_0 .var "EX1_PC", 31 0;
v0000021ee6e6de00_0 .var "EX1_PFC", 31 0;
v0000021ee6e6f020_0 .var "EX1_forward_to_B", 31 0;
v0000021ee6e6ed00_0 .var "EX1_is_beq", 0 0;
v0000021ee6e6e1c0_0 .var "EX1_is_bne", 0 0;
v0000021ee6e6d9a0_0 .var "EX1_is_jal", 0 0;
v0000021ee6e70100_0 .var "EX1_is_jr", 0 0;
v0000021ee6e6da40_0 .var "EX1_is_oper2_immed", 0 0;
v0000021ee6e6f3e0_0 .var "EX1_memread", 0 0;
v0000021ee6e6db80_0 .var "EX1_memwrite", 0 0;
v0000021ee6e6f660_0 .var "EX1_opcode", 11 0;
v0000021ee6e6f480_0 .var "EX1_predicted", 0 0;
v0000021ee6e6e300_0 .var "EX1_rd_ind", 4 0;
v0000021ee6e6fe80_0 .var "EX1_rd_indzero", 0 0;
v0000021ee6e6dc20_0 .var "EX1_regwrite", 0 0;
v0000021ee6e6fac0_0 .var "EX1_rs1", 31 0;
v0000021ee6e6f160_0 .var "EX1_rs1_ind", 4 0;
v0000021ee6e6f520_0 .var "EX1_rs2", 31 0;
v0000021ee6e6e440_0 .var "EX1_rs2_ind", 4 0;
v0000021ee6e6dea0_0 .net "FLUSH", 0 0, v0000021ee6e74ad0_0;  alias, 1 drivers
v0000021ee6e6e4e0_0 .net "ID_PC", 31 0, v0000021ee6e7a390_0;  alias, 1 drivers
v0000021ee6e6ff20_0 .net "ID_PFC_to_EX", 31 0, L_0000021ee6ea5c10;  alias, 1 drivers
v0000021ee6e6f5c0_0 .net "ID_forward_to_B", 31 0, L_0000021ee6ea5b70;  alias, 1 drivers
v0000021ee6e6e620_0 .net "ID_is_beq", 0 0, L_0000021ee6ea5670;  alias, 1 drivers
v0000021ee6e6f700_0 .net "ID_is_bne", 0 0, L_0000021ee6ea5710;  alias, 1 drivers
v0000021ee6e6dcc0_0 .net "ID_is_jal", 0 0, L_0000021ee6ea6d90;  alias, 1 drivers
v0000021ee6e6f8e0_0 .net "ID_is_jr", 0 0, L_0000021ee6ea5990;  alias, 1 drivers
v0000021ee6e6df40_0 .net "ID_is_oper2_immed", 0 0, L_0000021ee6ea7440;  alias, 1 drivers
v0000021ee6e6f200_0 .net "ID_memread", 0 0, L_0000021ee6ea6930;  alias, 1 drivers
v0000021ee6e6e6c0_0 .net "ID_memwrite", 0 0, L_0000021ee6ea69d0;  alias, 1 drivers
v0000021ee6e6e260_0 .net "ID_opcode", 11 0, v0000021ee6e8d460_0;  alias, 1 drivers
v0000021ee6e6fa20_0 .net "ID_predicted", 0 0, v0000021ee6e73310_0;  alias, 1 drivers
v0000021ee6e70060_0 .net "ID_rd_ind", 4 0, v0000021ee6e8d1e0_0;  alias, 1 drivers
v0000021ee6e6ef80_0 .net "ID_rd_indzero", 0 0, L_0000021ee6ea6a70;  1 drivers
v0000021ee6e6dfe0_0 .net "ID_regwrite", 0 0, L_0000021ee6ea6ed0;  alias, 1 drivers
v0000021ee6e6e080_0 .net "ID_rs1", 31 0, v0000021ee6e779b0_0;  alias, 1 drivers
v0000021ee6e6e8a0_0 .net "ID_rs1_ind", 4 0, v0000021ee6e8cec0_0;  alias, 1 drivers
v0000021ee6e6f2a0_0 .net "ID_rs2", 31 0, v0000021ee6e798f0_0;  alias, 1 drivers
v0000021ee6e6e940_0 .net "ID_rs2_ind", 4 0, v0000021ee6e8d640_0;  alias, 1 drivers
v0000021ee6e6fb60_0 .net "clk", 0 0, L_0000021ee6ea71a0;  1 drivers
v0000021ee6e6fc00_0 .net "rst", 0 0, v0000021ee6ea3e10_0;  alias, 1 drivers
E_0000021ee6dfa2f0 .event posedge, v0000021ee6e5f600_0, v0000021ee6e6fb60_0;
S_0000021ee6e6d410 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000021ee6e71ed0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021ee6e71f08 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021ee6e71f40 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021ee6e71f78 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021ee6e71fb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021ee6e71fe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021ee6e72020 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021ee6e72058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021ee6e72090 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021ee6e720c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021ee6e72100 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021ee6e72138 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021ee6e72170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021ee6e721a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021ee6e721e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021ee6e72218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021ee6e72250 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021ee6e72288 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021ee6e722c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021ee6e722f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021ee6e72330 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021ee6e72368 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021ee6e723a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021ee6e723d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021ee6e72410 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021ee6e6ea80_0 .net "EX1_ALU_OPER1", 31 0, L_0000021ee6ea7590;  alias, 1 drivers
v0000021ee6e6eb20_0 .net "EX1_ALU_OPER2", 31 0, L_0000021ee6ebbdf0;  alias, 1 drivers
v0000021ee6e6ebc0_0 .net "EX1_PC", 31 0, v0000021ee6e6f980_0;  alias, 1 drivers
v0000021ee6e6eda0_0 .net "EX1_PFC_to_IF", 31 0, L_0000021ee6e9f310;  alias, 1 drivers
v0000021ee6e6eee0_0 .net "EX1_forward_to_B", 31 0, v0000021ee6e6f020_0;  alias, 1 drivers
v0000021ee6e715a0_0 .net "EX1_is_beq", 0 0, v0000021ee6e6ed00_0;  alias, 1 drivers
v0000021ee6e70d80_0 .net "EX1_is_bne", 0 0, v0000021ee6e6e1c0_0;  alias, 1 drivers
v0000021ee6e71820_0 .net "EX1_is_jal", 0 0, v0000021ee6e6d9a0_0;  alias, 1 drivers
v0000021ee6e70560_0 .net "EX1_is_jr", 0 0, v0000021ee6e70100_0;  alias, 1 drivers
v0000021ee6e70a60_0 .net "EX1_is_oper2_immed", 0 0, v0000021ee6e6da40_0;  alias, 1 drivers
v0000021ee6e70920_0 .net "EX1_memread", 0 0, v0000021ee6e6f3e0_0;  alias, 1 drivers
v0000021ee6e70600_0 .net "EX1_memwrite", 0 0, v0000021ee6e6db80_0;  alias, 1 drivers
v0000021ee6e706a0_0 .net "EX1_opcode", 11 0, v0000021ee6e6f660_0;  alias, 1 drivers
v0000021ee6e704c0_0 .net "EX1_predicted", 0 0, v0000021ee6e6f480_0;  alias, 1 drivers
v0000021ee6e709c0_0 .net "EX1_rd_ind", 4 0, v0000021ee6e6e300_0;  alias, 1 drivers
v0000021ee6e70380_0 .net "EX1_rd_indzero", 0 0, v0000021ee6e6fe80_0;  alias, 1 drivers
v0000021ee6e70240_0 .net "EX1_regwrite", 0 0, v0000021ee6e6dc20_0;  alias, 1 drivers
v0000021ee6e71500_0 .net "EX1_rs1", 31 0, v0000021ee6e6fac0_0;  alias, 1 drivers
v0000021ee6e70880_0 .net "EX1_rs1_ind", 4 0, v0000021ee6e6f160_0;  alias, 1 drivers
v0000021ee6e71640_0 .net "EX1_rs2_ind", 4 0, v0000021ee6e6e440_0;  alias, 1 drivers
v0000021ee6e71280_0 .net "EX1_rs2_out", 31 0, L_0000021ee6ebbf40;  alias, 1 drivers
v0000021ee6e70740_0 .var "EX2_ALU_OPER1", 31 0;
v0000021ee6e707e0_0 .var "EX2_ALU_OPER2", 31 0;
v0000021ee6e70b00_0 .var "EX2_PC", 31 0;
v0000021ee6e71460_0 .var "EX2_PFC_to_IF", 31 0;
v0000021ee6e716e0_0 .var "EX2_forward_to_B", 31 0;
v0000021ee6e71780_0 .var "EX2_is_beq", 0 0;
v0000021ee6e701a0_0 .var "EX2_is_bne", 0 0;
v0000021ee6e70ba0_0 .var "EX2_is_jal", 0 0;
v0000021ee6e70c40_0 .var "EX2_is_jr", 0 0;
v0000021ee6e70ce0_0 .var "EX2_is_oper2_immed", 0 0;
v0000021ee6e70e20_0 .var "EX2_memread", 0 0;
v0000021ee6e70ec0_0 .var "EX2_memwrite", 0 0;
v0000021ee6e702e0_0 .var "EX2_opcode", 11 0;
v0000021ee6e70f60_0 .var "EX2_predicted", 0 0;
v0000021ee6e71000_0 .var "EX2_rd_ind", 4 0;
v0000021ee6e70420_0 .var "EX2_rd_indzero", 0 0;
v0000021ee6e710a0_0 .var "EX2_regwrite", 0 0;
v0000021ee6e711e0_0 .var "EX2_rs1", 31 0;
v0000021ee6e71140_0 .var "EX2_rs1_ind", 4 0;
v0000021ee6e71320_0 .var "EX2_rs2_ind", 4 0;
v0000021ee6e713c0_0 .var "EX2_rs2_out", 31 0;
v0000021ee6e74170_0 .net "FLUSH", 0 0, v0000021ee6e72870_0;  alias, 1 drivers
v0000021ee6e739f0_0 .net "clk", 0 0, L_0000021ee6ebbfb0;  1 drivers
v0000021ee6e729b0_0 .net "rst", 0 0, v0000021ee6ea3e10_0;  alias, 1 drivers
E_0000021ee6df98f0 .event posedge, v0000021ee6e5f600_0, v0000021ee6e739f0_0;
S_0000021ee6e6c470 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000021ee6e7a460 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021ee6e7a498 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021ee6e7a4d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021ee6e7a508 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021ee6e7a540 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021ee6e7a578 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021ee6e7a5b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021ee6e7a5e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021ee6e7a620 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021ee6e7a658 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021ee6e7a690 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021ee6e7a6c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021ee6e7a700 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021ee6e7a738 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021ee6e7a770 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021ee6e7a7a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021ee6e7a7e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021ee6e7a818 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021ee6e7a850 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021ee6e7a888 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021ee6e7a8c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021ee6e7a8f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021ee6e7a930 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021ee6e7a968 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021ee6e7a9a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021ee6ea7fa0 .functor OR 1, L_0000021ee6ea5670, L_0000021ee6ea5710, C4<0>, C4<0>;
L_0000021ee6ea8010 .functor AND 1, L_0000021ee6ea7fa0, L_0000021ee6ea7910, C4<1>, C4<1>;
L_0000021ee6ea77c0 .functor OR 1, L_0000021ee6ea5670, L_0000021ee6ea5710, C4<0>, C4<0>;
L_0000021ee6ea82b0 .functor AND 1, L_0000021ee6ea77c0, L_0000021ee6ea7910, C4<1>, C4<1>;
L_0000021ee6ea8390 .functor OR 1, L_0000021ee6ea5670, L_0000021ee6ea5710, C4<0>, C4<0>;
L_0000021ee6ea8a20 .functor AND 1, L_0000021ee6ea8390, v0000021ee6e73310_0, C4<1>, C4<1>;
v0000021ee6e77d70_0 .net "EX1_memread", 0 0, v0000021ee6e6f3e0_0;  alias, 1 drivers
v0000021ee6e77a50_0 .net "EX1_opcode", 11 0, v0000021ee6e6f660_0;  alias, 1 drivers
v0000021ee6e77b90_0 .net "EX1_rd_ind", 4 0, v0000021ee6e6e300_0;  alias, 1 drivers
v0000021ee6e77e10_0 .net "EX1_rd_indzero", 0 0, v0000021ee6e6fe80_0;  alias, 1 drivers
v0000021ee6e79210_0 .net "EX2_memread", 0 0, v0000021ee6e70e20_0;  alias, 1 drivers
v0000021ee6e77730_0 .net "EX2_opcode", 11 0, v0000021ee6e702e0_0;  alias, 1 drivers
v0000021ee6e79990_0 .net "EX2_rd_ind", 4 0, v0000021ee6e71000_0;  alias, 1 drivers
v0000021ee6e79170_0 .net "EX2_rd_indzero", 0 0, v0000021ee6e70420_0;  alias, 1 drivers
v0000021ee6e775f0_0 .net "ID_EX1_flush", 0 0, v0000021ee6e74ad0_0;  alias, 1 drivers
v0000021ee6e78c70_0 .net "ID_EX2_flush", 0 0, v0000021ee6e72870_0;  alias, 1 drivers
v0000021ee6e77eb0_0 .net "ID_is_beq", 0 0, L_0000021ee6ea5670;  alias, 1 drivers
v0000021ee6e77f50_0 .net "ID_is_bne", 0 0, L_0000021ee6ea5710;  alias, 1 drivers
v0000021ee6e78770_0 .net "ID_is_j", 0 0, L_0000021ee6ea6b10;  alias, 1 drivers
v0000021ee6e79530_0 .net "ID_is_jal", 0 0, L_0000021ee6ea6d90;  alias, 1 drivers
v0000021ee6e78090_0 .net "ID_is_jr", 0 0, L_0000021ee6ea5990;  alias, 1 drivers
v0000021ee6e78d10_0 .net "ID_opcode", 11 0, v0000021ee6e8d460_0;  alias, 1 drivers
v0000021ee6e77af0_0 .net "ID_rs1_ind", 4 0, v0000021ee6e8cec0_0;  alias, 1 drivers
v0000021ee6e79b70_0 .net "ID_rs2_ind", 4 0, v0000021ee6e8d640_0;  alias, 1 drivers
v0000021ee6e77c30_0 .net "IF_ID_flush", 0 0, v0000021ee6e76bf0_0;  alias, 1 drivers
v0000021ee6e788b0_0 .net "IF_ID_write", 0 0, v0000021ee6e75250_0;  alias, 1 drivers
v0000021ee6e78db0_0 .net "PC_src", 2 0, L_0000021ee6ea5e90;  alias, 1 drivers
v0000021ee6e774b0_0 .net "PFC_to_EX", 31 0, L_0000021ee6ea5c10;  alias, 1 drivers
v0000021ee6e79ad0_0 .net "PFC_to_IF", 31 0, L_0000021ee6ea57b0;  alias, 1 drivers
v0000021ee6e78630_0 .net "WB_rd_ind", 4 0, v0000021ee6e89220_0;  alias, 1 drivers
v0000021ee6e77cd0_0 .net "Wrong_prediction", 0 0, L_0000021ee6ebd050;  alias, 1 drivers
v0000021ee6e78e50_0 .net *"_ivl_11", 0 0, L_0000021ee6ea82b0;  1 drivers
v0000021ee6e79a30_0 .net *"_ivl_13", 9 0, L_0000021ee6ea4450;  1 drivers
v0000021ee6e786d0_0 .net *"_ivl_15", 9 0, L_0000021ee6ea44f0;  1 drivers
v0000021ee6e79850_0 .net *"_ivl_16", 9 0, L_0000021ee6ea5df0;  1 drivers
v0000021ee6e790d0_0 .net *"_ivl_19", 9 0, L_0000021ee6ea4770;  1 drivers
v0000021ee6e77ff0_0 .net *"_ivl_20", 9 0, L_0000021ee6ea4810;  1 drivers
v0000021ee6e783b0_0 .net *"_ivl_25", 0 0, L_0000021ee6ea8390;  1 drivers
v0000021ee6e78270_0 .net *"_ivl_27", 0 0, L_0000021ee6ea8a20;  1 drivers
v0000021ee6e78130_0 .net *"_ivl_29", 9 0, L_0000021ee6ea6570;  1 drivers
v0000021ee6e797b0_0 .net *"_ivl_3", 0 0, L_0000021ee6ea7fa0;  1 drivers
L_0000021ee6ec01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000021ee6e781d0_0 .net/2u *"_ivl_30", 9 0, L_0000021ee6ec01f0;  1 drivers
v0000021ee6e78f90_0 .net *"_ivl_32", 9 0, L_0000021ee6ea4310;  1 drivers
v0000021ee6e78310_0 .net *"_ivl_35", 9 0, L_0000021ee6ea48b0;  1 drivers
v0000021ee6e78450_0 .net *"_ivl_37", 9 0, L_0000021ee6ea5530;  1 drivers
v0000021ee6e784f0_0 .net *"_ivl_38", 9 0, L_0000021ee6ea6610;  1 drivers
v0000021ee6e77550_0 .net *"_ivl_40", 9 0, L_0000021ee6ea4bd0;  1 drivers
L_0000021ee6ec0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e792b0_0 .net/2s *"_ivl_45", 21 0, L_0000021ee6ec0238;  1 drivers
L_0000021ee6ec0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e78590_0 .net/2s *"_ivl_50", 21 0, L_0000021ee6ec0280;  1 drivers
v0000021ee6e78810_0 .net *"_ivl_9", 0 0, L_0000021ee6ea77c0;  1 drivers
v0000021ee6e78950_0 .net "clk", 0 0, L_0000021ee6de0ce0;  alias, 1 drivers
v0000021ee6e79030_0 .net "forward_to_B", 31 0, L_0000021ee6ea5b70;  alias, 1 drivers
v0000021ee6e795d0_0 .net "imm", 31 0, v0000021ee6e75ed0_0;  1 drivers
v0000021ee6e79350_0 .net "inst", 31 0, v0000021ee6e7a2f0_0;  alias, 1 drivers
v0000021ee6e793f0_0 .net "is_branch_and_taken", 0 0, L_0000021ee6ea8010;  alias, 1 drivers
v0000021ee6e79490_0 .net "is_oper2_immed", 0 0, L_0000021ee6ea7440;  alias, 1 drivers
v0000021ee6e79670_0 .net "mem_read", 0 0, L_0000021ee6ea6930;  alias, 1 drivers
v0000021ee6e79710_0 .net "mem_write", 0 0, L_0000021ee6ea69d0;  alias, 1 drivers
v0000021ee6e79f30_0 .net "pc", 31 0, v0000021ee6e7a390_0;  alias, 1 drivers
v0000021ee6e79df0_0 .net "pc_write", 0 0, v0000021ee6e75bb0_0;  alias, 1 drivers
v0000021ee6e7a250_0 .net "predicted", 0 0, L_0000021ee6ea7910;  1 drivers
v0000021ee6e7a110_0 .net "predicted_to_EX", 0 0, v0000021ee6e73310_0;  alias, 1 drivers
v0000021ee6e79cb0_0 .net "reg_write", 0 0, L_0000021ee6ea6ed0;  alias, 1 drivers
v0000021ee6e79e90_0 .net "reg_write_from_wb", 0 0, v0000021ee6e86de0_0;  alias, 1 drivers
v0000021ee6e79fd0_0 .net "rs1", 31 0, v0000021ee6e779b0_0;  alias, 1 drivers
v0000021ee6e79d50_0 .net "rs2", 31 0, v0000021ee6e798f0_0;  alias, 1 drivers
v0000021ee6e7a070_0 .net "rst", 0 0, v0000021ee6ea3e10_0;  alias, 1 drivers
v0000021ee6e7a1b0_0 .net "wr_reg_data", 31 0, L_0000021ee6f29590;  alias, 1 drivers
L_0000021ee6ea5b70 .functor MUXZ 32, v0000021ee6e798f0_0, v0000021ee6e75ed0_0, L_0000021ee6ea7440, C4<>;
L_0000021ee6ea4450 .part v0000021ee6e7a390_0, 0, 10;
L_0000021ee6ea44f0 .part v0000021ee6e7a2f0_0, 0, 10;
L_0000021ee6ea5df0 .arith/sum 10, L_0000021ee6ea4450, L_0000021ee6ea44f0;
L_0000021ee6ea4770 .part v0000021ee6e7a2f0_0, 0, 10;
L_0000021ee6ea4810 .functor MUXZ 10, L_0000021ee6ea4770, L_0000021ee6ea5df0, L_0000021ee6ea82b0, C4<>;
L_0000021ee6ea6570 .part v0000021ee6e7a390_0, 0, 10;
L_0000021ee6ea4310 .arith/sum 10, L_0000021ee6ea6570, L_0000021ee6ec01f0;
L_0000021ee6ea48b0 .part v0000021ee6e7a390_0, 0, 10;
L_0000021ee6ea5530 .part v0000021ee6e7a2f0_0, 0, 10;
L_0000021ee6ea6610 .arith/sum 10, L_0000021ee6ea48b0, L_0000021ee6ea5530;
L_0000021ee6ea4bd0 .functor MUXZ 10, L_0000021ee6ea6610, L_0000021ee6ea4310, L_0000021ee6ea8a20, C4<>;
L_0000021ee6ea57b0 .concat8 [ 10 22 0 0], L_0000021ee6ea4810, L_0000021ee6ec0238;
L_0000021ee6ea5c10 .concat8 [ 10 22 0 0], L_0000021ee6ea4bd0, L_0000021ee6ec0280;
S_0000021ee6e6cc40 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000021ee6e6c470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000021ee6e7a9e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021ee6e7aa18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021ee6e7aa50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021ee6e7aa88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021ee6e7aac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021ee6e7aaf8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021ee6e7ab30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021ee6e7ab68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021ee6e7aba0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021ee6e7abd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021ee6e7ac10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021ee6e7ac48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021ee6e7ac80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021ee6e7acb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021ee6e7acf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021ee6e7ad28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021ee6e7ad60 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021ee6e7ad98 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021ee6e7add0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021ee6e7ae08 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021ee6e7ae40 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021ee6e7ae78 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021ee6e7aeb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021ee6e7aee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021ee6e7af20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021ee6ea7b40 .functor OR 1, L_0000021ee6ea7910, L_0000021ee6ea4e50, C4<0>, C4<0>;
L_0000021ee6ea7520 .functor OR 1, L_0000021ee6ea7b40, L_0000021ee6ea5fd0, C4<0>, C4<0>;
v0000021ee6e73d10_0 .net "EX1_opcode", 11 0, v0000021ee6e6f660_0;  alias, 1 drivers
v0000021ee6e743f0_0 .net "EX2_opcode", 11 0, v0000021ee6e702e0_0;  alias, 1 drivers
v0000021ee6e72ff0_0 .net "ID_opcode", 11 0, v0000021ee6e8d460_0;  alias, 1 drivers
v0000021ee6e73130_0 .net "PC_src", 2 0, L_0000021ee6ea5e90;  alias, 1 drivers
v0000021ee6e73db0_0 .net "Wrong_prediction", 0 0, L_0000021ee6ebd050;  alias, 1 drivers
L_0000021ee6ec03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000021ee6e74490_0 .net/2u *"_ivl_0", 2 0, L_0000021ee6ec03e8;  1 drivers
v0000021ee6e74530_0 .net *"_ivl_10", 0 0, L_0000021ee6ea67f0;  1 drivers
L_0000021ee6ec0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000021ee6e72690_0 .net/2u *"_ivl_12", 2 0, L_0000021ee6ec0508;  1 drivers
L_0000021ee6ec0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e73ef0_0 .net/2u *"_ivl_14", 11 0, L_0000021ee6ec0550;  1 drivers
v0000021ee6e72730_0 .net *"_ivl_16", 0 0, L_0000021ee6ea4e50;  1 drivers
v0000021ee6e73f90_0 .net *"_ivl_19", 0 0, L_0000021ee6ea7b40;  1 drivers
L_0000021ee6ec0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e731d0_0 .net/2u *"_ivl_2", 11 0, L_0000021ee6ec0430;  1 drivers
L_0000021ee6ec0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e724b0_0 .net/2u *"_ivl_20", 11 0, L_0000021ee6ec0598;  1 drivers
v0000021ee6e745d0_0 .net *"_ivl_22", 0 0, L_0000021ee6ea5fd0;  1 drivers
v0000021ee6e73270_0 .net *"_ivl_25", 0 0, L_0000021ee6ea7520;  1 drivers
L_0000021ee6ec05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000021ee6e74670_0 .net/2u *"_ivl_26", 2 0, L_0000021ee6ec05e0;  1 drivers
L_0000021ee6ec0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e73450_0 .net/2u *"_ivl_28", 2 0, L_0000021ee6ec0628;  1 drivers
v0000021ee6e72b90_0 .net *"_ivl_30", 2 0, L_0000021ee6ea49f0;  1 drivers
v0000021ee6e74710_0 .net *"_ivl_32", 2 0, L_0000021ee6ea6890;  1 drivers
v0000021ee6e72550_0 .net *"_ivl_34", 2 0, L_0000021ee6ea4ef0;  1 drivers
v0000021ee6e747b0_0 .net *"_ivl_4", 0 0, L_0000021ee6ea5170;  1 drivers
L_0000021ee6ec0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000021ee6e74850_0 .net/2u *"_ivl_6", 2 0, L_0000021ee6ec0478;  1 drivers
L_0000021ee6ec04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e727d0_0 .net/2u *"_ivl_8", 11 0, L_0000021ee6ec04c0;  1 drivers
v0000021ee6e74990_0 .net "clk", 0 0, L_0000021ee6de0ce0;  alias, 1 drivers
v0000021ee6e733b0_0 .net "predicted", 0 0, L_0000021ee6ea7910;  alias, 1 drivers
v0000021ee6e734f0_0 .net "predicted_to_EX", 0 0, v0000021ee6e73310_0;  alias, 1 drivers
v0000021ee6e73630_0 .net "rst", 0 0, v0000021ee6ea3e10_0;  alias, 1 drivers
v0000021ee6e73590_0 .net "state", 1 0, v0000021ee6e73e50_0;  1 drivers
L_0000021ee6ea5170 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0430;
L_0000021ee6ea67f0 .cmp/eq 12, v0000021ee6e6f660_0, L_0000021ee6ec04c0;
L_0000021ee6ea4e50 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0550;
L_0000021ee6ea5fd0 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0598;
L_0000021ee6ea49f0 .functor MUXZ 3, L_0000021ee6ec0628, L_0000021ee6ec05e0, L_0000021ee6ea7520, C4<>;
L_0000021ee6ea6890 .functor MUXZ 3, L_0000021ee6ea49f0, L_0000021ee6ec0508, L_0000021ee6ea67f0, C4<>;
L_0000021ee6ea4ef0 .functor MUXZ 3, L_0000021ee6ea6890, L_0000021ee6ec0478, L_0000021ee6ea5170, C4<>;
L_0000021ee6ea5e90 .functor MUXZ 3, L_0000021ee6ea4ef0, L_0000021ee6ec03e8, L_0000021ee6ebd050, C4<>;
S_0000021ee6e6bca0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000021ee6e6cc40;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000021ee6e7af60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021ee6e7af98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021ee6e7afd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021ee6e7b008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021ee6e7b040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021ee6e7b078 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021ee6e7b0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021ee6e7b0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021ee6e7b120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021ee6e7b158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021ee6e7b190 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021ee6e7b1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021ee6e7b200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021ee6e7b238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021ee6e7b270 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021ee6e7b2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021ee6e7b2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021ee6e7b318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021ee6e7b350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021ee6e7b388 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021ee6e7b3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021ee6e7b3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021ee6e7b430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021ee6e7b468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021ee6e7b4a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021ee6ea8a90 .functor OR 1, L_0000021ee6ea5a30, L_0000021ee6ea5d50, C4<0>, C4<0>;
L_0000021ee6ea8400 .functor OR 1, L_0000021ee6ea4b30, L_0000021ee6ea4950, C4<0>, C4<0>;
L_0000021ee6ea73d0 .functor AND 1, L_0000021ee6ea8a90, L_0000021ee6ea8400, C4<1>, C4<1>;
L_0000021ee6ea7e50 .functor NOT 1, L_0000021ee6ea73d0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea8470 .functor OR 1, v0000021ee6ea3e10_0, L_0000021ee6ea7e50, C4<0>, C4<0>;
L_0000021ee6ea7910 .functor NOT 1, L_0000021ee6ea8470, C4<0>, C4<0>, C4<0>;
v0000021ee6e73bd0_0 .net "EX_opcode", 11 0, v0000021ee6e702e0_0;  alias, 1 drivers
v0000021ee6e74030_0 .net "ID_opcode", 11 0, v0000021ee6e8d460_0;  alias, 1 drivers
v0000021ee6e72eb0_0 .net "Wrong_prediction", 0 0, L_0000021ee6ebd050;  alias, 1 drivers
L_0000021ee6ec02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e72d70_0 .net/2u *"_ivl_0", 11 0, L_0000021ee6ec02c8;  1 drivers
L_0000021ee6ec0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021ee6e73a90_0 .net/2u *"_ivl_10", 1 0, L_0000021ee6ec0358;  1 drivers
v0000021ee6e740d0_0 .net *"_ivl_12", 0 0, L_0000021ee6ea4b30;  1 drivers
L_0000021ee6ec03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000021ee6e74210_0 .net/2u *"_ivl_14", 1 0, L_0000021ee6ec03a0;  1 drivers
v0000021ee6e748f0_0 .net *"_ivl_16", 0 0, L_0000021ee6ea4950;  1 drivers
v0000021ee6e742b0_0 .net *"_ivl_19", 0 0, L_0000021ee6ea8400;  1 drivers
v0000021ee6e725f0_0 .net *"_ivl_2", 0 0, L_0000021ee6ea5a30;  1 drivers
v0000021ee6e73c70_0 .net *"_ivl_21", 0 0, L_0000021ee6ea73d0;  1 drivers
v0000021ee6e72f50_0 .net *"_ivl_22", 0 0, L_0000021ee6ea7e50;  1 drivers
v0000021ee6e74c10_0 .net *"_ivl_25", 0 0, L_0000021ee6ea8470;  1 drivers
L_0000021ee6ec0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e74350_0 .net/2u *"_ivl_4", 11 0, L_0000021ee6ec0310;  1 drivers
v0000021ee6e73090_0 .net *"_ivl_6", 0 0, L_0000021ee6ea5d50;  1 drivers
v0000021ee6e73b30_0 .net *"_ivl_9", 0 0, L_0000021ee6ea8a90;  1 drivers
v0000021ee6e72af0_0 .net "clk", 0 0, L_0000021ee6de0ce0;  alias, 1 drivers
v0000021ee6e74b70_0 .net "predicted", 0 0, L_0000021ee6ea7910;  alias, 1 drivers
v0000021ee6e73310_0 .var "predicted_to_EX", 0 0;
v0000021ee6e72e10_0 .net "rst", 0 0, v0000021ee6ea3e10_0;  alias, 1 drivers
v0000021ee6e73e50_0 .var "state", 1 0;
E_0000021ee6dfa530 .event posedge, v0000021ee6e72af0_0, v0000021ee6e5f600_0;
L_0000021ee6ea5a30 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec02c8;
L_0000021ee6ea5d50 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0310;
L_0000021ee6ea4b30 .cmp/eq 2, v0000021ee6e73e50_0, L_0000021ee6ec0358;
L_0000021ee6ea4950 .cmp/eq 2, v0000021ee6e73e50_0, L_0000021ee6ec03a0;
S_0000021ee6e6c2e0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000021ee6e6c470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000021ee6e7d4f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021ee6e7d528 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021ee6e7d560 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021ee6e7d598 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021ee6e7d5d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021ee6e7d608 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021ee6e7d640 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021ee6e7d678 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021ee6e7d6b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021ee6e7d6e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021ee6e7d720 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021ee6e7d758 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021ee6e7d790 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021ee6e7d7c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021ee6e7d800 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021ee6e7d838 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021ee6e7d870 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021ee6e7d8a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021ee6e7d8e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021ee6e7d918 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021ee6e7d950 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021ee6e7d988 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021ee6e7d9c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021ee6e7d9f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021ee6e7da30 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021ee6e73950_0 .net "EX1_memread", 0 0, v0000021ee6e6f3e0_0;  alias, 1 drivers
v0000021ee6e72c30_0 .net "EX1_rd_ind", 4 0, v0000021ee6e6e300_0;  alias, 1 drivers
v0000021ee6e74a30_0 .net "EX1_rd_indzero", 0 0, v0000021ee6e6fe80_0;  alias, 1 drivers
v0000021ee6e736d0_0 .net "EX2_memread", 0 0, v0000021ee6e70e20_0;  alias, 1 drivers
v0000021ee6e73770_0 .net "EX2_rd_ind", 4 0, v0000021ee6e71000_0;  alias, 1 drivers
v0000021ee6e72cd0_0 .net "EX2_rd_indzero", 0 0, v0000021ee6e70420_0;  alias, 1 drivers
v0000021ee6e74ad0_0 .var "ID_EX1_flush", 0 0;
v0000021ee6e72870_0 .var "ID_EX2_flush", 0 0;
v0000021ee6e73810_0 .net "ID_opcode", 11 0, v0000021ee6e8d460_0;  alias, 1 drivers
v0000021ee6e738b0_0 .net "ID_rs1_ind", 4 0, v0000021ee6e8cec0_0;  alias, 1 drivers
v0000021ee6e72910_0 .net "ID_rs2_ind", 4 0, v0000021ee6e8d640_0;  alias, 1 drivers
v0000021ee6e75250_0 .var "IF_ID_Write", 0 0;
v0000021ee6e76bf0_0 .var "IF_ID_flush", 0 0;
v0000021ee6e75bb0_0 .var "PC_Write", 0 0;
v0000021ee6e76330_0 .net "Wrong_prediction", 0 0, L_0000021ee6ebd050;  alias, 1 drivers
E_0000021ee6dfa3f0/0 .event anyedge, v0000021ee6e64330_0, v0000021ee6e6f3e0_0, v0000021ee6e6fe80_0, v0000021ee6e6e8a0_0;
E_0000021ee6dfa3f0/1 .event anyedge, v0000021ee6e6e300_0, v0000021ee6e6e940_0, v0000021ee6d83200_0, v0000021ee6e70420_0;
E_0000021ee6dfa3f0/2 .event anyedge, v0000021ee6e5f9c0_0, v0000021ee6e6e260_0;
E_0000021ee6dfa3f0 .event/or E_0000021ee6dfa3f0/0, E_0000021ee6dfa3f0/1, E_0000021ee6dfa3f0/2;
S_0000021ee6e6cf60 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000021ee6e6c470;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000021ee6e7da70 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021ee6e7daa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021ee6e7dae0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021ee6e7db18 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021ee6e7db50 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021ee6e7db88 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021ee6e7dbc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021ee6e7dbf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021ee6e7dc30 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021ee6e7dc68 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021ee6e7dca0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021ee6e7dcd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021ee6e7dd10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021ee6e7dd48 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021ee6e7dd80 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021ee6e7ddb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021ee6e7ddf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021ee6e7de28 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021ee6e7de60 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021ee6e7de98 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021ee6e7ded0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021ee6e7df08 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021ee6e7df40 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021ee6e7df78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021ee6e7dfb0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021ee6ea8630 .functor OR 1, L_0000021ee6ea5030, L_0000021ee6ea5210, C4<0>, C4<0>;
L_0000021ee6ea7280 .functor OR 1, L_0000021ee6ea8630, L_0000021ee6ea61b0, C4<0>, C4<0>;
L_0000021ee6ea8b00 .functor OR 1, L_0000021ee6ea7280, L_0000021ee6ea5350, C4<0>, C4<0>;
L_0000021ee6ea8080 .functor OR 1, L_0000021ee6ea8b00, L_0000021ee6ea5850, C4<0>, C4<0>;
L_0000021ee6ea84e0 .functor OR 1, L_0000021ee6ea8080, L_0000021ee6ea4130, C4<0>, C4<0>;
L_0000021ee6ea79f0 .functor OR 1, L_0000021ee6ea84e0, L_0000021ee6ea58f0, C4<0>, C4<0>;
L_0000021ee6ea8c50 .functor OR 1, L_0000021ee6ea79f0, L_0000021ee6ea6070, C4<0>, C4<0>;
L_0000021ee6ea7440 .functor OR 1, L_0000021ee6ea8c50, L_0000021ee6ea55d0, C4<0>, C4<0>;
L_0000021ee6ea8b70 .functor OR 1, L_0000021ee6ea6e30, L_0000021ee6ea6f70, C4<0>, C4<0>;
L_0000021ee6ea7980 .functor OR 1, L_0000021ee6ea8b70, L_0000021ee6ea6bb0, C4<0>, C4<0>;
L_0000021ee6ea88d0 .functor OR 1, L_0000021ee6ea7980, L_0000021ee6ea6cf0, C4<0>, C4<0>;
L_0000021ee6ea8550 .functor OR 1, L_0000021ee6ea88d0, L_0000021ee6ea7010, C4<0>, C4<0>;
v0000021ee6e75070_0 .net "ID_opcode", 11 0, v0000021ee6e8d460_0;  alias, 1 drivers
L_0000021ee6ec0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e77050_0 .net/2u *"_ivl_0", 11 0, L_0000021ee6ec0670;  1 drivers
L_0000021ee6ec0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e76dd0_0 .net/2u *"_ivl_10", 11 0, L_0000021ee6ec0700;  1 drivers
L_0000021ee6ec0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e76b50_0 .net/2u *"_ivl_102", 11 0, L_0000021ee6ec0bc8;  1 drivers
L_0000021ee6ec0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e76830_0 .net/2u *"_ivl_106", 11 0, L_0000021ee6ec0c10;  1 drivers
v0000021ee6e756b0_0 .net *"_ivl_12", 0 0, L_0000021ee6ea61b0;  1 drivers
v0000021ee6e751b0_0 .net *"_ivl_15", 0 0, L_0000021ee6ea7280;  1 drivers
L_0000021ee6ec0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e75610_0 .net/2u *"_ivl_16", 11 0, L_0000021ee6ec0748;  1 drivers
v0000021ee6e770f0_0 .net *"_ivl_18", 0 0, L_0000021ee6ea5350;  1 drivers
v0000021ee6e768d0_0 .net *"_ivl_2", 0 0, L_0000021ee6ea5030;  1 drivers
v0000021ee6e76a10_0 .net *"_ivl_21", 0 0, L_0000021ee6ea8b00;  1 drivers
L_0000021ee6ec0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e74e90_0 .net/2u *"_ivl_22", 11 0, L_0000021ee6ec0790;  1 drivers
v0000021ee6e763d0_0 .net *"_ivl_24", 0 0, L_0000021ee6ea5850;  1 drivers
v0000021ee6e76010_0 .net *"_ivl_27", 0 0, L_0000021ee6ea8080;  1 drivers
L_0000021ee6ec07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e74df0_0 .net/2u *"_ivl_28", 11 0, L_0000021ee6ec07d8;  1 drivers
v0000021ee6e757f0_0 .net *"_ivl_30", 0 0, L_0000021ee6ea4130;  1 drivers
v0000021ee6e74f30_0 .net *"_ivl_33", 0 0, L_0000021ee6ea84e0;  1 drivers
L_0000021ee6ec0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e75f70_0 .net/2u *"_ivl_34", 11 0, L_0000021ee6ec0820;  1 drivers
v0000021ee6e76fb0_0 .net *"_ivl_36", 0 0, L_0000021ee6ea58f0;  1 drivers
v0000021ee6e759d0_0 .net *"_ivl_39", 0 0, L_0000021ee6ea79f0;  1 drivers
L_0000021ee6ec06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e77410_0 .net/2u *"_ivl_4", 11 0, L_0000021ee6ec06b8;  1 drivers
L_0000021ee6ec0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000021ee6e74cb0_0 .net/2u *"_ivl_40", 11 0, L_0000021ee6ec0868;  1 drivers
v0000021ee6e752f0_0 .net *"_ivl_42", 0 0, L_0000021ee6ea6070;  1 drivers
v0000021ee6e760b0_0 .net *"_ivl_45", 0 0, L_0000021ee6ea8c50;  1 drivers
L_0000021ee6ec08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e765b0_0 .net/2u *"_ivl_46", 11 0, L_0000021ee6ec08b0;  1 drivers
v0000021ee6e77370_0 .net *"_ivl_48", 0 0, L_0000021ee6ea55d0;  1 drivers
L_0000021ee6ec08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e766f0_0 .net/2u *"_ivl_52", 11 0, L_0000021ee6ec08f8;  1 drivers
L_0000021ee6ec0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e76f10_0 .net/2u *"_ivl_56", 11 0, L_0000021ee6ec0940;  1 drivers
v0000021ee6e74fd0_0 .net *"_ivl_6", 0 0, L_0000021ee6ea5210;  1 drivers
L_0000021ee6ec0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e76650_0 .net/2u *"_ivl_60", 11 0, L_0000021ee6ec0988;  1 drivers
L_0000021ee6ec09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e77190_0 .net/2u *"_ivl_64", 11 0, L_0000021ee6ec09d0;  1 drivers
L_0000021ee6ec0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e75e30_0 .net/2u *"_ivl_68", 11 0, L_0000021ee6ec0a18;  1 drivers
L_0000021ee6ec0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e77230_0 .net/2u *"_ivl_72", 11 0, L_0000021ee6ec0a60;  1 drivers
v0000021ee6e76970_0 .net *"_ivl_74", 0 0, L_0000021ee6ea6e30;  1 drivers
L_0000021ee6ec0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e76c90_0 .net/2u *"_ivl_76", 11 0, L_0000021ee6ec0aa8;  1 drivers
v0000021ee6e76150_0 .net *"_ivl_78", 0 0, L_0000021ee6ea6f70;  1 drivers
v0000021ee6e75110_0 .net *"_ivl_81", 0 0, L_0000021ee6ea8b70;  1 drivers
L_0000021ee6ec0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e76510_0 .net/2u *"_ivl_82", 11 0, L_0000021ee6ec0af0;  1 drivers
v0000021ee6e75430_0 .net *"_ivl_84", 0 0, L_0000021ee6ea6bb0;  1 drivers
v0000021ee6e76790_0 .net *"_ivl_87", 0 0, L_0000021ee6ea7980;  1 drivers
L_0000021ee6ec0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e75c50_0 .net/2u *"_ivl_88", 11 0, L_0000021ee6ec0b38;  1 drivers
v0000021ee6e75a70_0 .net *"_ivl_9", 0 0, L_0000021ee6ea8630;  1 drivers
v0000021ee6e75390_0 .net *"_ivl_90", 0 0, L_0000021ee6ea6cf0;  1 drivers
v0000021ee6e772d0_0 .net *"_ivl_93", 0 0, L_0000021ee6ea88d0;  1 drivers
L_0000021ee6ec0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e76e70_0 .net/2u *"_ivl_94", 11 0, L_0000021ee6ec0b80;  1 drivers
v0000021ee6e76ab0_0 .net *"_ivl_96", 0 0, L_0000021ee6ea7010;  1 drivers
v0000021ee6e74d50_0 .net *"_ivl_99", 0 0, L_0000021ee6ea8550;  1 drivers
v0000021ee6e754d0_0 .net "is_beq", 0 0, L_0000021ee6ea5670;  alias, 1 drivers
v0000021ee6e75570_0 .net "is_bne", 0 0, L_0000021ee6ea5710;  alias, 1 drivers
v0000021ee6e75750_0 .net "is_j", 0 0, L_0000021ee6ea6b10;  alias, 1 drivers
v0000021ee6e76d30_0 .net "is_jal", 0 0, L_0000021ee6ea6d90;  alias, 1 drivers
v0000021ee6e75890_0 .net "is_jr", 0 0, L_0000021ee6ea5990;  alias, 1 drivers
v0000021ee6e75cf0_0 .net "is_oper2_immed", 0 0, L_0000021ee6ea7440;  alias, 1 drivers
v0000021ee6e75930_0 .net "memread", 0 0, L_0000021ee6ea6930;  alias, 1 drivers
v0000021ee6e75b10_0 .net "memwrite", 0 0, L_0000021ee6ea69d0;  alias, 1 drivers
v0000021ee6e75d90_0 .net "regwrite", 0 0, L_0000021ee6ea6ed0;  alias, 1 drivers
L_0000021ee6ea5030 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0670;
L_0000021ee6ea5210 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec06b8;
L_0000021ee6ea61b0 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0700;
L_0000021ee6ea5350 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0748;
L_0000021ee6ea5850 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0790;
L_0000021ee6ea4130 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec07d8;
L_0000021ee6ea58f0 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0820;
L_0000021ee6ea6070 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0868;
L_0000021ee6ea55d0 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec08b0;
L_0000021ee6ea5670 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec08f8;
L_0000021ee6ea5710 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0940;
L_0000021ee6ea5990 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0988;
L_0000021ee6ea6d90 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec09d0;
L_0000021ee6ea6b10 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0a18;
L_0000021ee6ea6e30 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0a60;
L_0000021ee6ea6f70 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0aa8;
L_0000021ee6ea6bb0 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0af0;
L_0000021ee6ea6cf0 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0b38;
L_0000021ee6ea7010 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0b80;
L_0000021ee6ea6ed0 .reduce/nor L_0000021ee6ea8550;
L_0000021ee6ea6930 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0bc8;
L_0000021ee6ea69d0 .cmp/eq 12, v0000021ee6e8d460_0, L_0000021ee6ec0c10;
S_0000021ee6e6c600 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000021ee6e6c470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000021ee6e86000 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021ee6e86038 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021ee6e86070 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021ee6e860a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021ee6e860e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021ee6e86118 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021ee6e86150 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021ee6e86188 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021ee6e861c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021ee6e861f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021ee6e86230 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021ee6e86268 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021ee6e862a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021ee6e862d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021ee6e86310 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021ee6e86348 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021ee6e86380 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021ee6e863b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021ee6e863f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021ee6e86428 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021ee6e86460 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021ee6e86498 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021ee6e864d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021ee6e86508 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021ee6e86540 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021ee6e75ed0_0 .var "Immed", 31 0;
v0000021ee6e761f0_0 .net "Inst", 31 0, v0000021ee6e7a2f0_0;  alias, 1 drivers
v0000021ee6e76290_0 .net "opcode", 11 0, v0000021ee6e8d460_0;  alias, 1 drivers
E_0000021ee6df9cf0 .event anyedge, v0000021ee6e6e260_0, v0000021ee6e761f0_0;
S_0000021ee6e6d730 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000021ee6e6c470;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000021ee6e779b0_0 .var "Read_data1", 31 0;
v0000021ee6e798f0_0 .var "Read_data2", 31 0;
v0000021ee6e79c10_0 .net "Read_reg1", 4 0, v0000021ee6e8cec0_0;  alias, 1 drivers
v0000021ee6e78ef0_0 .net "Read_reg2", 4 0, v0000021ee6e8d640_0;  alias, 1 drivers
v0000021ee6e77690_0 .net "Write_data", 31 0, L_0000021ee6f29590;  alias, 1 drivers
v0000021ee6e78b30_0 .net "Write_en", 0 0, v0000021ee6e86de0_0;  alias, 1 drivers
v0000021ee6e77870_0 .net "Write_reg", 4 0, v0000021ee6e89220_0;  alias, 1 drivers
v0000021ee6e77910_0 .net "clk", 0 0, L_0000021ee6de0ce0;  alias, 1 drivers
v0000021ee6e78a90_0 .var/i "i", 31 0;
v0000021ee6e777d0 .array "reg_file", 0 31, 31 0;
v0000021ee6e78bd0_0 .net "rst", 0 0, v0000021ee6ea3e10_0;  alias, 1 drivers
E_0000021ee6dfa6b0 .event posedge, v0000021ee6e72af0_0;
S_0000021ee6e6bfc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000021ee6e6d730;
 .timescale 0 0;
v0000021ee6e789f0_0 .var/i "i", 31 0;
S_0000021ee6e6bb10 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000021ee6e86580 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021ee6e865b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021ee6e865f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021ee6e86628 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021ee6e86660 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021ee6e86698 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021ee6e866d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021ee6e86708 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021ee6e86740 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021ee6e86778 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021ee6e867b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021ee6e867e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021ee6e86820 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021ee6e86858 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021ee6e86890 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021ee6e868c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021ee6e86900 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021ee6e86938 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021ee6e86970 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021ee6e869a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021ee6e869e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021ee6e86a18 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021ee6e86a50 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021ee6e86a88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021ee6e86ac0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021ee6e7a2f0_0 .var "ID_INST", 31 0;
v0000021ee6e7a390_0 .var "ID_PC", 31 0;
v0000021ee6e8d460_0 .var "ID_opcode", 11 0;
v0000021ee6e8d1e0_0 .var "ID_rd_ind", 4 0;
v0000021ee6e8cec0_0 .var "ID_rs1_ind", 4 0;
v0000021ee6e8d640_0 .var "ID_rs2_ind", 4 0;
v0000021ee6e8d320_0 .net "IF_FLUSH", 0 0, v0000021ee6e76bf0_0;  alias, 1 drivers
v0000021ee6e8bde0_0 .net "IF_INST", 31 0, L_0000021ee6ea7d70;  alias, 1 drivers
v0000021ee6e8c560_0 .net "IF_PC", 31 0, v0000021ee6e8c920_0;  alias, 1 drivers
v0000021ee6e8c4c0_0 .net "clk", 0 0, L_0000021ee6ea8320;  1 drivers
v0000021ee6e8d0a0_0 .net "if_id_Write", 0 0, v0000021ee6e75250_0;  alias, 1 drivers
v0000021ee6e8c240_0 .net "rst", 0 0, v0000021ee6ea3e10_0;  alias, 1 drivers
E_0000021ee6dfa370 .event posedge, v0000021ee6e5f600_0, v0000021ee6e8c4c0_0;
S_0000021ee6e6d0f0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000021ee6e88b40_0 .net "EX1_PFC", 31 0, L_0000021ee6e9f310;  alias, 1 drivers
v0000021ee6e88000_0 .net "EX2_PFC", 31 0, v0000021ee6e71460_0;  alias, 1 drivers
v0000021ee6e872e0_0 .net "ID_PFC", 31 0, L_0000021ee6ea57b0;  alias, 1 drivers
v0000021ee6e885a0_0 .net "PC_src", 2 0, L_0000021ee6ea5e90;  alias, 1 drivers
v0000021ee6e871a0_0 .net "PC_write", 0 0, v0000021ee6e75bb0_0;  alias, 1 drivers
L_0000021ee6ec0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021ee6e88aa0_0 .net/2u *"_ivl_0", 31 0, L_0000021ee6ec0088;  1 drivers
v0000021ee6e86b60_0 .net "clk", 0 0, L_0000021ee6de0ce0;  alias, 1 drivers
v0000021ee6e881e0_0 .net "inst", 31 0, L_0000021ee6ea7d70;  alias, 1 drivers
v0000021ee6e87240_0 .net "inst_mem_in", 31 0, v0000021ee6e8c920_0;  alias, 1 drivers
v0000021ee6e89040_0 .net "pc_reg_in", 31 0, L_0000021ee6ea78a0;  1 drivers
v0000021ee6e87060_0 .net "rst", 0 0, v0000021ee6ea3e10_0;  alias, 1 drivers
L_0000021ee6ea5490 .arith/sum 32, v0000021ee6e8c920_0, L_0000021ee6ec0088;
S_0000021ee6e6c150 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000021ee6e6d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000021ee6ea7d70 .functor BUFZ 32, L_0000021ee6ea5ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021ee6e8de60_0 .net "Data_Out", 31 0, L_0000021ee6ea7d70;  alias, 1 drivers
v0000021ee6e8e2c0 .array "InstMem", 0 1023, 31 0;
v0000021ee6e8bb60_0 .net *"_ivl_0", 31 0, L_0000021ee6ea5ad0;  1 drivers
v0000021ee6e8df00_0 .net *"_ivl_3", 9 0, L_0000021ee6ea6250;  1 drivers
v0000021ee6e8d500_0 .net *"_ivl_4", 11 0, L_0000021ee6ea43b0;  1 drivers
L_0000021ee6ec01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021ee6e8dbe0_0 .net *"_ivl_7", 1 0, L_0000021ee6ec01a8;  1 drivers
v0000021ee6e8ddc0_0 .net "addr", 31 0, v0000021ee6e8c920_0;  alias, 1 drivers
v0000021ee6e8be80_0 .net "clk", 0 0, L_0000021ee6de0ce0;  alias, 1 drivers
v0000021ee6e8c2e0_0 .var/i "i", 31 0;
L_0000021ee6ea5ad0 .array/port v0000021ee6e8e2c0, L_0000021ee6ea43b0;
L_0000021ee6ea6250 .part v0000021ee6e8c920_0, 0, 10;
L_0000021ee6ea43b0 .concat [ 10 2 0 0], L_0000021ee6ea6250, L_0000021ee6ec01a8;
S_0000021ee6e6c790 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000021ee6e6d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000021ee6df9af0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000021ee6e8c600_0 .net "DataIn", 31 0, L_0000021ee6ea78a0;  alias, 1 drivers
v0000021ee6e8c920_0 .var "DataOut", 31 0;
v0000021ee6e8c380_0 .net "PC_Write", 0 0, v0000021ee6e75bb0_0;  alias, 1 drivers
v0000021ee6e8c060_0 .net "clk", 0 0, L_0000021ee6de0ce0;  alias, 1 drivers
v0000021ee6e8cb00_0 .net "rst", 0 0, v0000021ee6ea3e10_0;  alias, 1 drivers
S_0000021ee6e6c920 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000021ee6e6d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000021ee6df9d30 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000021ee6de2480 .functor NOT 1, L_0000021ee6ea62f0, C4<0>, C4<0>, C4<0>;
L_0000021ee6de25d0 .functor NOT 1, L_0000021ee6ea5f30, C4<0>, C4<0>, C4<0>;
L_0000021ee6de2560 .functor AND 1, L_0000021ee6de2480, L_0000021ee6de25d0, C4<1>, C4<1>;
L_0000021ee6d7c390 .functor NOT 1, L_0000021ee6ea4d10, C4<0>, C4<0>, C4<0>;
L_0000021ee6d7cc50 .functor AND 1, L_0000021ee6de2560, L_0000021ee6d7c390, C4<1>, C4<1>;
L_0000021ee6d7c710 .functor AND 32, L_0000021ee6ea50d0, L_0000021ee6ea5490, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6d7cb00 .functor NOT 1, L_0000021ee6ea4f90, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea9040 .functor NOT 1, L_0000021ee6ea52b0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea8f60 .functor AND 1, L_0000021ee6d7cb00, L_0000021ee6ea9040, C4<1>, C4<1>;
L_0000021ee6ea8ef0 .functor AND 1, L_0000021ee6ea8f60, L_0000021ee6ea4c70, C4<1>, C4<1>;
L_0000021ee6ea8fd0 .functor AND 32, L_0000021ee6ea66b0, L_0000021ee6ea57b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ea8e10 .functor OR 32, L_0000021ee6d7c710, L_0000021ee6ea8fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021ee6ea8da0 .functor NOT 1, L_0000021ee6ea41d0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea8d30 .functor AND 1, L_0000021ee6ea8da0, L_0000021ee6ea64d0, C4<1>, C4<1>;
L_0000021ee6ea8e80 .functor NOT 1, L_0000021ee6ea4590, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea7f30 .functor AND 1, L_0000021ee6ea8d30, L_0000021ee6ea8e80, C4<1>, C4<1>;
L_0000021ee6ea7670 .functor AND 32, L_0000021ee6ea6390, v0000021ee6e8c920_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ea8780 .functor OR 32, L_0000021ee6ea8e10, L_0000021ee6ea7670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021ee6ea8860 .functor NOT 1, L_0000021ee6ea4270, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea85c0 .functor AND 1, L_0000021ee6ea8860, L_0000021ee6ea6110, C4<1>, C4<1>;
L_0000021ee6ea7ec0 .functor AND 1, L_0000021ee6ea85c0, L_0000021ee6ea4a90, C4<1>, C4<1>;
L_0000021ee6ea8be0 .functor AND 32, L_0000021ee6ea6430, L_0000021ee6e9f310, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ea7750 .functor OR 32, L_0000021ee6ea8780, L_0000021ee6ea8be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021ee6ea89b0 .functor NOT 1, L_0000021ee6ea53f0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea76e0 .functor AND 1, L_0000021ee6ea4db0, L_0000021ee6ea89b0, C4<1>, C4<1>;
L_0000021ee6ea7830 .functor NOT 1, L_0000021ee6ea46d0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ea7360 .functor AND 1, L_0000021ee6ea76e0, L_0000021ee6ea7830, C4<1>, C4<1>;
L_0000021ee6ea8160 .functor AND 32, L_0000021ee6ea5cb0, v0000021ee6e71460_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ea78a0 .functor OR 32, L_0000021ee6ea7750, L_0000021ee6ea8160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021ee6e8d5a0_0 .net *"_ivl_1", 0 0, L_0000021ee6ea62f0;  1 drivers
v0000021ee6e8d6e0_0 .net *"_ivl_11", 0 0, L_0000021ee6ea4d10;  1 drivers
v0000021ee6e8d780_0 .net *"_ivl_12", 0 0, L_0000021ee6d7c390;  1 drivers
v0000021ee6e8c6a0_0 .net *"_ivl_14", 0 0, L_0000021ee6d7cc50;  1 drivers
v0000021ee6e8c420_0 .net *"_ivl_16", 31 0, L_0000021ee6ea50d0;  1 drivers
v0000021ee6e8dfa0_0 .net *"_ivl_18", 31 0, L_0000021ee6d7c710;  1 drivers
v0000021ee6e8d820_0 .net *"_ivl_2", 0 0, L_0000021ee6de2480;  1 drivers
v0000021ee6e8e0e0_0 .net *"_ivl_21", 0 0, L_0000021ee6ea4f90;  1 drivers
v0000021ee6e8e040_0 .net *"_ivl_22", 0 0, L_0000021ee6d7cb00;  1 drivers
v0000021ee6e8bd40_0 .net *"_ivl_25", 0 0, L_0000021ee6ea52b0;  1 drivers
v0000021ee6e8d3c0_0 .net *"_ivl_26", 0 0, L_0000021ee6ea9040;  1 drivers
v0000021ee6e8bf20_0 .net *"_ivl_28", 0 0, L_0000021ee6ea8f60;  1 drivers
v0000021ee6e8ce20_0 .net *"_ivl_31", 0 0, L_0000021ee6ea4c70;  1 drivers
v0000021ee6e8e180_0 .net *"_ivl_32", 0 0, L_0000021ee6ea8ef0;  1 drivers
v0000021ee6e8d140_0 .net *"_ivl_34", 31 0, L_0000021ee6ea66b0;  1 drivers
v0000021ee6e8cba0_0 .net *"_ivl_36", 31 0, L_0000021ee6ea8fd0;  1 drivers
v0000021ee6e8c740_0 .net *"_ivl_38", 31 0, L_0000021ee6ea8e10;  1 drivers
v0000021ee6e8d8c0_0 .net *"_ivl_41", 0 0, L_0000021ee6ea41d0;  1 drivers
v0000021ee6e8e220_0 .net *"_ivl_42", 0 0, L_0000021ee6ea8da0;  1 drivers
v0000021ee6e8bc00_0 .net *"_ivl_45", 0 0, L_0000021ee6ea64d0;  1 drivers
v0000021ee6e8cce0_0 .net *"_ivl_46", 0 0, L_0000021ee6ea8d30;  1 drivers
v0000021ee6e8c7e0_0 .net *"_ivl_49", 0 0, L_0000021ee6ea4590;  1 drivers
v0000021ee6e8c880_0 .net *"_ivl_5", 0 0, L_0000021ee6ea5f30;  1 drivers
v0000021ee6e8d960_0 .net *"_ivl_50", 0 0, L_0000021ee6ea8e80;  1 drivers
v0000021ee6e8c9c0_0 .net *"_ivl_52", 0 0, L_0000021ee6ea7f30;  1 drivers
v0000021ee6e8d000_0 .net *"_ivl_54", 31 0, L_0000021ee6ea6390;  1 drivers
v0000021ee6e8da00_0 .net *"_ivl_56", 31 0, L_0000021ee6ea7670;  1 drivers
v0000021ee6e8d280_0 .net *"_ivl_58", 31 0, L_0000021ee6ea8780;  1 drivers
v0000021ee6e8ca60_0 .net *"_ivl_6", 0 0, L_0000021ee6de25d0;  1 drivers
v0000021ee6e8daa0_0 .net *"_ivl_61", 0 0, L_0000021ee6ea4270;  1 drivers
v0000021ee6e8db40_0 .net *"_ivl_62", 0 0, L_0000021ee6ea8860;  1 drivers
v0000021ee6e8cc40_0 .net *"_ivl_65", 0 0, L_0000021ee6ea6110;  1 drivers
v0000021ee6e8bfc0_0 .net *"_ivl_66", 0 0, L_0000021ee6ea85c0;  1 drivers
v0000021ee6e8c100_0 .net *"_ivl_69", 0 0, L_0000021ee6ea4a90;  1 drivers
v0000021ee6e8cf60_0 .net *"_ivl_70", 0 0, L_0000021ee6ea7ec0;  1 drivers
v0000021ee6e8c1a0_0 .net *"_ivl_72", 31 0, L_0000021ee6ea6430;  1 drivers
v0000021ee6e8cd80_0 .net *"_ivl_74", 31 0, L_0000021ee6ea8be0;  1 drivers
v0000021ee6e8dc80_0 .net *"_ivl_76", 31 0, L_0000021ee6ea7750;  1 drivers
v0000021ee6e8dd20_0 .net *"_ivl_79", 0 0, L_0000021ee6ea4db0;  1 drivers
v0000021ee6e8e720_0 .net *"_ivl_8", 0 0, L_0000021ee6de2560;  1 drivers
v0000021ee6e8e7c0_0 .net *"_ivl_81", 0 0, L_0000021ee6ea53f0;  1 drivers
v0000021ee6e8e540_0 .net *"_ivl_82", 0 0, L_0000021ee6ea89b0;  1 drivers
v0000021ee6e8e9a0_0 .net *"_ivl_84", 0 0, L_0000021ee6ea76e0;  1 drivers
v0000021ee6e8ea40_0 .net *"_ivl_87", 0 0, L_0000021ee6ea46d0;  1 drivers
v0000021ee6e8e360_0 .net *"_ivl_88", 0 0, L_0000021ee6ea7830;  1 drivers
v0000021ee6e8e680_0 .net *"_ivl_90", 0 0, L_0000021ee6ea7360;  1 drivers
v0000021ee6e8e5e0_0 .net *"_ivl_92", 31 0, L_0000021ee6ea5cb0;  1 drivers
v0000021ee6e8e400_0 .net *"_ivl_94", 31 0, L_0000021ee6ea8160;  1 drivers
v0000021ee6e8e4a0_0 .net "ina", 31 0, L_0000021ee6ea5490;  1 drivers
v0000021ee6e8e860_0 .net "inb", 31 0, L_0000021ee6ea57b0;  alias, 1 drivers
v0000021ee6e8e900_0 .net "inc", 31 0, v0000021ee6e8c920_0;  alias, 1 drivers
v0000021ee6e86d40_0 .net "ind", 31 0, L_0000021ee6e9f310;  alias, 1 drivers
v0000021ee6e87100_0 .net "ine", 31 0, v0000021ee6e71460_0;  alias, 1 drivers
L_0000021ee6ec00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e88be0_0 .net "inf", 31 0, L_0000021ee6ec00d0;  1 drivers
L_0000021ee6ec0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e88f00_0 .net "ing", 31 0, L_0000021ee6ec0118;  1 drivers
L_0000021ee6ec0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ee6e880a0_0 .net "inh", 31 0, L_0000021ee6ec0160;  1 drivers
v0000021ee6e88140_0 .net "out", 31 0, L_0000021ee6ea78a0;  alias, 1 drivers
v0000021ee6e86fc0_0 .net "sel", 2 0, L_0000021ee6ea5e90;  alias, 1 drivers
L_0000021ee6ea62f0 .part L_0000021ee6ea5e90, 2, 1;
L_0000021ee6ea5f30 .part L_0000021ee6ea5e90, 1, 1;
L_0000021ee6ea4d10 .part L_0000021ee6ea5e90, 0, 1;
LS_0000021ee6ea50d0_0_0 .concat [ 1 1 1 1], L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50;
LS_0000021ee6ea50d0_0_4 .concat [ 1 1 1 1], L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50;
LS_0000021ee6ea50d0_0_8 .concat [ 1 1 1 1], L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50;
LS_0000021ee6ea50d0_0_12 .concat [ 1 1 1 1], L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50;
LS_0000021ee6ea50d0_0_16 .concat [ 1 1 1 1], L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50;
LS_0000021ee6ea50d0_0_20 .concat [ 1 1 1 1], L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50;
LS_0000021ee6ea50d0_0_24 .concat [ 1 1 1 1], L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50;
LS_0000021ee6ea50d0_0_28 .concat [ 1 1 1 1], L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50, L_0000021ee6d7cc50;
LS_0000021ee6ea50d0_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea50d0_0_0, LS_0000021ee6ea50d0_0_4, LS_0000021ee6ea50d0_0_8, LS_0000021ee6ea50d0_0_12;
LS_0000021ee6ea50d0_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea50d0_0_16, LS_0000021ee6ea50d0_0_20, LS_0000021ee6ea50d0_0_24, LS_0000021ee6ea50d0_0_28;
L_0000021ee6ea50d0 .concat [ 16 16 0 0], LS_0000021ee6ea50d0_1_0, LS_0000021ee6ea50d0_1_4;
L_0000021ee6ea4f90 .part L_0000021ee6ea5e90, 2, 1;
L_0000021ee6ea52b0 .part L_0000021ee6ea5e90, 1, 1;
L_0000021ee6ea4c70 .part L_0000021ee6ea5e90, 0, 1;
LS_0000021ee6ea66b0_0_0 .concat [ 1 1 1 1], L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0;
LS_0000021ee6ea66b0_0_4 .concat [ 1 1 1 1], L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0;
LS_0000021ee6ea66b0_0_8 .concat [ 1 1 1 1], L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0;
LS_0000021ee6ea66b0_0_12 .concat [ 1 1 1 1], L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0;
LS_0000021ee6ea66b0_0_16 .concat [ 1 1 1 1], L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0;
LS_0000021ee6ea66b0_0_20 .concat [ 1 1 1 1], L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0;
LS_0000021ee6ea66b0_0_24 .concat [ 1 1 1 1], L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0;
LS_0000021ee6ea66b0_0_28 .concat [ 1 1 1 1], L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0, L_0000021ee6ea8ef0;
LS_0000021ee6ea66b0_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea66b0_0_0, LS_0000021ee6ea66b0_0_4, LS_0000021ee6ea66b0_0_8, LS_0000021ee6ea66b0_0_12;
LS_0000021ee6ea66b0_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea66b0_0_16, LS_0000021ee6ea66b0_0_20, LS_0000021ee6ea66b0_0_24, LS_0000021ee6ea66b0_0_28;
L_0000021ee6ea66b0 .concat [ 16 16 0 0], LS_0000021ee6ea66b0_1_0, LS_0000021ee6ea66b0_1_4;
L_0000021ee6ea41d0 .part L_0000021ee6ea5e90, 2, 1;
L_0000021ee6ea64d0 .part L_0000021ee6ea5e90, 1, 1;
L_0000021ee6ea4590 .part L_0000021ee6ea5e90, 0, 1;
LS_0000021ee6ea6390_0_0 .concat [ 1 1 1 1], L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30;
LS_0000021ee6ea6390_0_4 .concat [ 1 1 1 1], L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30;
LS_0000021ee6ea6390_0_8 .concat [ 1 1 1 1], L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30;
LS_0000021ee6ea6390_0_12 .concat [ 1 1 1 1], L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30;
LS_0000021ee6ea6390_0_16 .concat [ 1 1 1 1], L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30;
LS_0000021ee6ea6390_0_20 .concat [ 1 1 1 1], L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30;
LS_0000021ee6ea6390_0_24 .concat [ 1 1 1 1], L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30;
LS_0000021ee6ea6390_0_28 .concat [ 1 1 1 1], L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30, L_0000021ee6ea7f30;
LS_0000021ee6ea6390_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea6390_0_0, LS_0000021ee6ea6390_0_4, LS_0000021ee6ea6390_0_8, LS_0000021ee6ea6390_0_12;
LS_0000021ee6ea6390_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea6390_0_16, LS_0000021ee6ea6390_0_20, LS_0000021ee6ea6390_0_24, LS_0000021ee6ea6390_0_28;
L_0000021ee6ea6390 .concat [ 16 16 0 0], LS_0000021ee6ea6390_1_0, LS_0000021ee6ea6390_1_4;
L_0000021ee6ea4270 .part L_0000021ee6ea5e90, 2, 1;
L_0000021ee6ea6110 .part L_0000021ee6ea5e90, 1, 1;
L_0000021ee6ea4a90 .part L_0000021ee6ea5e90, 0, 1;
LS_0000021ee6ea6430_0_0 .concat [ 1 1 1 1], L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0;
LS_0000021ee6ea6430_0_4 .concat [ 1 1 1 1], L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0;
LS_0000021ee6ea6430_0_8 .concat [ 1 1 1 1], L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0;
LS_0000021ee6ea6430_0_12 .concat [ 1 1 1 1], L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0;
LS_0000021ee6ea6430_0_16 .concat [ 1 1 1 1], L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0;
LS_0000021ee6ea6430_0_20 .concat [ 1 1 1 1], L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0;
LS_0000021ee6ea6430_0_24 .concat [ 1 1 1 1], L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0;
LS_0000021ee6ea6430_0_28 .concat [ 1 1 1 1], L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0, L_0000021ee6ea7ec0;
LS_0000021ee6ea6430_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea6430_0_0, LS_0000021ee6ea6430_0_4, LS_0000021ee6ea6430_0_8, LS_0000021ee6ea6430_0_12;
LS_0000021ee6ea6430_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea6430_0_16, LS_0000021ee6ea6430_0_20, LS_0000021ee6ea6430_0_24, LS_0000021ee6ea6430_0_28;
L_0000021ee6ea6430 .concat [ 16 16 0 0], LS_0000021ee6ea6430_1_0, LS_0000021ee6ea6430_1_4;
L_0000021ee6ea4db0 .part L_0000021ee6ea5e90, 2, 1;
L_0000021ee6ea53f0 .part L_0000021ee6ea5e90, 1, 1;
L_0000021ee6ea46d0 .part L_0000021ee6ea5e90, 0, 1;
LS_0000021ee6ea5cb0_0_0 .concat [ 1 1 1 1], L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360;
LS_0000021ee6ea5cb0_0_4 .concat [ 1 1 1 1], L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360;
LS_0000021ee6ea5cb0_0_8 .concat [ 1 1 1 1], L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360;
LS_0000021ee6ea5cb0_0_12 .concat [ 1 1 1 1], L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360;
LS_0000021ee6ea5cb0_0_16 .concat [ 1 1 1 1], L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360;
LS_0000021ee6ea5cb0_0_20 .concat [ 1 1 1 1], L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360;
LS_0000021ee6ea5cb0_0_24 .concat [ 1 1 1 1], L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360;
LS_0000021ee6ea5cb0_0_28 .concat [ 1 1 1 1], L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360, L_0000021ee6ea7360;
LS_0000021ee6ea5cb0_1_0 .concat [ 4 4 4 4], LS_0000021ee6ea5cb0_0_0, LS_0000021ee6ea5cb0_0_4, LS_0000021ee6ea5cb0_0_8, LS_0000021ee6ea5cb0_0_12;
LS_0000021ee6ea5cb0_1_4 .concat [ 4 4 4 4], LS_0000021ee6ea5cb0_0_16, LS_0000021ee6ea5cb0_0_20, LS_0000021ee6ea5cb0_0_24, LS_0000021ee6ea5cb0_0_28;
L_0000021ee6ea5cb0 .concat [ 16 16 0 0], LS_0000021ee6ea5cb0_1_0, LS_0000021ee6ea5cb0_1_4;
S_0000021ee6e6d5a0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000021ee6e87420_0 .net "Write_Data", 31 0, v0000021ee6e5f240_0;  alias, 1 drivers
v0000021ee6e88d20_0 .net "addr", 31 0, v0000021ee6e5e480_0;  alias, 1 drivers
v0000021ee6e87380_0 .net "clk", 0 0, L_0000021ee6de0ce0;  alias, 1 drivers
v0000021ee6e87880_0 .net "mem_out", 31 0, v0000021ee6e88500_0;  alias, 1 drivers
v0000021ee6e888c0_0 .net "mem_read", 0 0, v0000021ee6e5fc40_0;  alias, 1 drivers
v0000021ee6e876a0_0 .net "mem_write", 0 0, v0000021ee6e5e7a0_0;  alias, 1 drivers
S_0000021ee6e6b980 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000021ee6e6d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000021ee6e88fa0 .array "DataMem", 1023 0, 31 0;
v0000021ee6e879c0_0 .net "Data_In", 31 0, v0000021ee6e5f240_0;  alias, 1 drivers
v0000021ee6e88500_0 .var "Data_Out", 31 0;
v0000021ee6e890e0_0 .net "Write_en", 0 0, v0000021ee6e5e7a0_0;  alias, 1 drivers
v0000021ee6e88c80_0 .net "addr", 31 0, v0000021ee6e5e480_0;  alias, 1 drivers
v0000021ee6e88820_0 .net "clk", 0 0, L_0000021ee6de0ce0;  alias, 1 drivers
v0000021ee6e88280_0 .var/i "i", 31 0;
S_0000021ee6e6cab0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000021ee6e9eb50 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021ee6e9eb88 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021ee6e9ebc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021ee6e9ebf8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021ee6e9ec30 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021ee6e9ec68 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021ee6e9eca0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021ee6e9ecd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021ee6e9ed10 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021ee6e9ed48 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021ee6e9ed80 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021ee6e9edb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021ee6e9edf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021ee6e9ee28 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021ee6e9ee60 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021ee6e9ee98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021ee6e9eed0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021ee6e9ef08 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021ee6e9ef40 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021ee6e9ef78 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021ee6e9efb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021ee6e9efe8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021ee6e9f020 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021ee6e9f058 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021ee6e9f090 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021ee6e87600_0 .net "MEM_ALU_OUT", 31 0, v0000021ee6e5e480_0;  alias, 1 drivers
v0000021ee6e87560_0 .net "MEM_Data_mem_out", 31 0, v0000021ee6e88500_0;  alias, 1 drivers
v0000021ee6e87e20_0 .net "MEM_memread", 0 0, v0000021ee6e5fc40_0;  alias, 1 drivers
v0000021ee6e88e60_0 .net "MEM_opcode", 11 0, v0000021ee6e5f1a0_0;  alias, 1 drivers
v0000021ee6e88320_0 .net "MEM_rd_ind", 4 0, v0000021ee6e5eb60_0;  alias, 1 drivers
v0000021ee6e88640_0 .net "MEM_rd_indzero", 0 0, v0000021ee6e5e3e0_0;  alias, 1 drivers
v0000021ee6e886e0_0 .net "MEM_regwrite", 0 0, v0000021ee6e5fec0_0;  alias, 1 drivers
v0000021ee6e88dc0_0 .var "WB_ALU_OUT", 31 0;
v0000021ee6e88460_0 .var "WB_Data_mem_out", 31 0;
v0000021ee6e89180_0 .var "WB_memread", 0 0;
v0000021ee6e89220_0 .var "WB_rd_ind", 4 0;
v0000021ee6e87ce0_0 .var "WB_rd_indzero", 0 0;
v0000021ee6e86de0_0 .var "WB_regwrite", 0 0;
v0000021ee6e88780_0 .net "clk", 0 0, L_0000021ee6ebd0c0;  1 drivers
v0000021ee6e877e0_0 .var "hlt", 0 0;
v0000021ee6e87b00_0 .net "rst", 0 0, v0000021ee6ea3e10_0;  alias, 1 drivers
E_0000021ee6df9fb0 .event posedge, v0000021ee6e5f600_0, v0000021ee6e88780_0;
S_0000021ee6e6d280 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000021ee6bbd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000021ee6ebd2f0 .functor AND 32, v0000021ee6e88460_0, L_0000021ee6f13910, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6ebd130 .functor NOT 1, v0000021ee6e89180_0, C4<0>, C4<0>, C4<0>;
L_0000021ee6ebcfe0 .functor AND 32, v0000021ee6e88dc0_0, L_0000021ee6f13050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021ee6f29590 .functor OR 32, L_0000021ee6ebd2f0, L_0000021ee6ebcfe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021ee6e88960_0 .net "Write_Data_RegFile", 31 0, L_0000021ee6f29590;  alias, 1 drivers
v0000021ee6e87920_0 .net *"_ivl_0", 31 0, L_0000021ee6f13910;  1 drivers
v0000021ee6e86e80_0 .net *"_ivl_2", 31 0, L_0000021ee6ebd2f0;  1 drivers
v0000021ee6e892c0_0 .net *"_ivl_4", 0 0, L_0000021ee6ebd130;  1 drivers
v0000021ee6e88a00_0 .net *"_ivl_6", 31 0, L_0000021ee6f13050;  1 drivers
v0000021ee6e86c00_0 .net *"_ivl_8", 31 0, L_0000021ee6ebcfe0;  1 drivers
v0000021ee6e883c0_0 .net "alu_out", 31 0, v0000021ee6e88dc0_0;  alias, 1 drivers
v0000021ee6e86ca0_0 .net "mem_out", 31 0, v0000021ee6e88460_0;  alias, 1 drivers
v0000021ee6e87f60_0 .net "mem_read", 0 0, v0000021ee6e89180_0;  alias, 1 drivers
LS_0000021ee6f13910_0_0 .concat [ 1 1 1 1], v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0;
LS_0000021ee6f13910_0_4 .concat [ 1 1 1 1], v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0;
LS_0000021ee6f13910_0_8 .concat [ 1 1 1 1], v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0;
LS_0000021ee6f13910_0_12 .concat [ 1 1 1 1], v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0;
LS_0000021ee6f13910_0_16 .concat [ 1 1 1 1], v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0;
LS_0000021ee6f13910_0_20 .concat [ 1 1 1 1], v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0;
LS_0000021ee6f13910_0_24 .concat [ 1 1 1 1], v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0;
LS_0000021ee6f13910_0_28 .concat [ 1 1 1 1], v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0, v0000021ee6e89180_0;
LS_0000021ee6f13910_1_0 .concat [ 4 4 4 4], LS_0000021ee6f13910_0_0, LS_0000021ee6f13910_0_4, LS_0000021ee6f13910_0_8, LS_0000021ee6f13910_0_12;
LS_0000021ee6f13910_1_4 .concat [ 4 4 4 4], LS_0000021ee6f13910_0_16, LS_0000021ee6f13910_0_20, LS_0000021ee6f13910_0_24, LS_0000021ee6f13910_0_28;
L_0000021ee6f13910 .concat [ 16 16 0 0], LS_0000021ee6f13910_1_0, LS_0000021ee6f13910_1_4;
LS_0000021ee6f13050_0_0 .concat [ 1 1 1 1], L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130;
LS_0000021ee6f13050_0_4 .concat [ 1 1 1 1], L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130;
LS_0000021ee6f13050_0_8 .concat [ 1 1 1 1], L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130;
LS_0000021ee6f13050_0_12 .concat [ 1 1 1 1], L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130;
LS_0000021ee6f13050_0_16 .concat [ 1 1 1 1], L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130;
LS_0000021ee6f13050_0_20 .concat [ 1 1 1 1], L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130;
LS_0000021ee6f13050_0_24 .concat [ 1 1 1 1], L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130;
LS_0000021ee6f13050_0_28 .concat [ 1 1 1 1], L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130, L_0000021ee6ebd130;
LS_0000021ee6f13050_1_0 .concat [ 4 4 4 4], LS_0000021ee6f13050_0_0, LS_0000021ee6f13050_0_4, LS_0000021ee6f13050_0_8, LS_0000021ee6f13050_0_12;
LS_0000021ee6f13050_1_4 .concat [ 4 4 4 4], LS_0000021ee6f13050_0_16, LS_0000021ee6f13050_0_20, LS_0000021ee6f13050_0_24, LS_0000021ee6f13050_0_28;
L_0000021ee6f13050 .concat [ 16 16 0 0], LS_0000021ee6f13050_1_0, LS_0000021ee6f13050_1_4;
    .scope S_0000021ee6e6c790;
T_0 ;
    %wait E_0000021ee6dfa530;
    %load/vec4 v0000021ee6e8cb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021ee6e8c920_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021ee6e8c380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000021ee6e8c600_0;
    %assign/vec4 v0000021ee6e8c920_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021ee6e6c150;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ee6e8c2e0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000021ee6e8c2e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021ee6e8c2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %load/vec4 v0000021ee6e8c2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ee6e8c2e0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e8e2c0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000021ee6e6bb10;
T_2 ;
    %wait E_0000021ee6dfa370;
    %load/vec4 v0000021ee6e8c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e7a390_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e7a2f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e8d1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e8d640_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e8cec0_0, 0;
    %assign/vec4 v0000021ee6e8d460_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021ee6e8d0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000021ee6e8d320_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e7a390_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e7a2f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e8d1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e8d640_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e8cec0_0, 0;
    %assign/vec4 v0000021ee6e8d460_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000021ee6e8d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000021ee6e8bde0_0;
    %assign/vec4 v0000021ee6e7a2f0_0, 0;
    %load/vec4 v0000021ee6e8c560_0;
    %assign/vec4 v0000021ee6e7a390_0, 0;
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021ee6e8d640_0, 0;
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021ee6e8d460_0, 4, 5;
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021ee6e8d460_0, 4, 5;
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000021ee6e8cec0_0, 0;
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000021ee6e8d1e0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000021ee6e8d1e0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000021ee6e8bde0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021ee6e8d1e0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021ee6e6d730;
T_3 ;
    %wait E_0000021ee6dfa530;
    %load/vec4 v0000021ee6e78bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ee6e78a90_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000021ee6e78a90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021ee6e78a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e777d0, 0, 4;
    %load/vec4 v0000021ee6e78a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ee6e78a90_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021ee6e77870_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000021ee6e78b30_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000021ee6e77690_0;
    %load/vec4 v0000021ee6e77870_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e777d0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e777d0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021ee6e6d730;
T_4 ;
    %wait E_0000021ee6dfa6b0;
    %load/vec4 v0000021ee6e77870_0;
    %load/vec4 v0000021ee6e79c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000021ee6e77870_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000021ee6e78b30_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021ee6e77690_0;
    %assign/vec4 v0000021ee6e779b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021ee6e79c10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021ee6e777d0, 4;
    %assign/vec4 v0000021ee6e779b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021ee6e6d730;
T_5 ;
    %wait E_0000021ee6dfa6b0;
    %load/vec4 v0000021ee6e77870_0;
    %load/vec4 v0000021ee6e78ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000021ee6e77870_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000021ee6e78b30_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000021ee6e77690_0;
    %assign/vec4 v0000021ee6e798f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021ee6e78ef0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021ee6e777d0, 4;
    %assign/vec4 v0000021ee6e798f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021ee6e6d730;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000021ee6e6bfc0;
    %jmp t_0;
    .scope S_0000021ee6e6bfc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ee6e789f0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000021ee6e789f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000021ee6e789f0_0;
    %ix/getv/s 4, v0000021ee6e789f0_0;
    %load/vec4a v0000021ee6e777d0, 4;
    %ix/getv/s 4, v0000021ee6e789f0_0;
    %load/vec4a v0000021ee6e777d0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000021ee6e789f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ee6e789f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000021ee6e6d730;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000021ee6e6c600;
T_7 ;
    %wait E_0000021ee6df9cf0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ee6e75ed0_0, 0, 32;
    %load/vec4 v0000021ee6e76290_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021ee6e76290_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021ee6e761f0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021ee6e75ed0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021ee6e76290_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021ee6e76290_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021ee6e76290_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021ee6e761f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021ee6e75ed0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000021ee6e76290_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021ee6e76290_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021ee6e76290_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021ee6e76290_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021ee6e76290_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021ee6e76290_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000021ee6e761f0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000021ee6e761f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021ee6e75ed0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021ee6e6bca0;
T_8 ;
    %wait E_0000021ee6dfa530;
    %load/vec4 v0000021ee6e72e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021ee6e73e50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021ee6e73bd0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021ee6e73bd0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000021ee6e73e50_0;
    %load/vec4 v0000021ee6e72eb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021ee6e73e50_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021ee6e73e50_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021ee6e73e50_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021ee6e73e50_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021ee6e73e50_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021ee6e73e50_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021ee6e6bca0;
T_9 ;
    %wait E_0000021ee6dfa530;
    %load/vec4 v0000021ee6e72e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e73310_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021ee6e74b70_0;
    %assign/vec4 v0000021ee6e73310_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021ee6e6c2e0;
T_10 ;
    %wait E_0000021ee6dfa3f0;
    %load/vec4 v0000021ee6e76330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021ee6e75bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021ee6e75250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e76bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021ee6e74ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021ee6e72870_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021ee6e73950_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000021ee6e74a30_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000021ee6e738b0_0;
    %load/vec4 v0000021ee6e72c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000021ee6e72910_0;
    %load/vec4 v0000021ee6e72c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000021ee6e736d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000021ee6e72cd0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000021ee6e738b0_0;
    %load/vec4 v0000021ee6e73770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000021ee6e72910_0;
    %load/vec4 v0000021ee6e73770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e75bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e75250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e76bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021ee6e74ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e72870_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000021ee6e73810_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e75bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021ee6e75250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021ee6e76bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e74ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e72870_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021ee6e75bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021ee6e75250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e76bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e74ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e72870_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000021ee6e6be30;
T_11 ;
    %wait E_0000021ee6dfa2f0;
    %load/vec4 v0000021ee6e6fc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6fe80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e6f020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6d9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6e1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6ed00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6da40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6f480_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e6de00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6db80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6dc20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e6f520_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e6fac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e6f980_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e6e300_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e6e440_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e6f160_0, 0;
    %assign/vec4 v0000021ee6e6f660_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021ee6e6dea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000021ee6e6e260_0;
    %assign/vec4 v0000021ee6e6f660_0, 0;
    %load/vec4 v0000021ee6e6e8a0_0;
    %assign/vec4 v0000021ee6e6f160_0, 0;
    %load/vec4 v0000021ee6e6e940_0;
    %assign/vec4 v0000021ee6e6e440_0, 0;
    %load/vec4 v0000021ee6e70060_0;
    %assign/vec4 v0000021ee6e6e300_0, 0;
    %load/vec4 v0000021ee6e6e4e0_0;
    %assign/vec4 v0000021ee6e6f980_0, 0;
    %load/vec4 v0000021ee6e6e080_0;
    %assign/vec4 v0000021ee6e6fac0_0, 0;
    %load/vec4 v0000021ee6e6f2a0_0;
    %assign/vec4 v0000021ee6e6f520_0, 0;
    %load/vec4 v0000021ee6e6dfe0_0;
    %assign/vec4 v0000021ee6e6dc20_0, 0;
    %load/vec4 v0000021ee6e6f200_0;
    %assign/vec4 v0000021ee6e6f3e0_0, 0;
    %load/vec4 v0000021ee6e6e6c0_0;
    %assign/vec4 v0000021ee6e6db80_0, 0;
    %load/vec4 v0000021ee6e6ff20_0;
    %assign/vec4 v0000021ee6e6de00_0, 0;
    %load/vec4 v0000021ee6e6fa20_0;
    %assign/vec4 v0000021ee6e6f480_0, 0;
    %load/vec4 v0000021ee6e6df40_0;
    %assign/vec4 v0000021ee6e6da40_0, 0;
    %load/vec4 v0000021ee6e6e620_0;
    %assign/vec4 v0000021ee6e6ed00_0, 0;
    %load/vec4 v0000021ee6e6f700_0;
    %assign/vec4 v0000021ee6e6e1c0_0, 0;
    %load/vec4 v0000021ee6e6f8e0_0;
    %assign/vec4 v0000021ee6e70100_0, 0;
    %load/vec4 v0000021ee6e6dcc0_0;
    %assign/vec4 v0000021ee6e6d9a0_0, 0;
    %load/vec4 v0000021ee6e6f5c0_0;
    %assign/vec4 v0000021ee6e6f020_0, 0;
    %load/vec4 v0000021ee6e6ef80_0;
    %assign/vec4 v0000021ee6e6fe80_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6fe80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e6f020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6d9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6e1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6ed00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6da40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6f480_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e6de00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6db80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6f3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e6dc20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e6f520_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e6fac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e6f980_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e6e300_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e6e440_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e6f160_0, 0;
    %assign/vec4 v0000021ee6e6f660_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021ee6e6d410;
T_12 ;
    %wait E_0000021ee6df98f0;
    %load/vec4 v0000021ee6e729b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70420_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e71460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e716e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e701a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e71780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e710a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e713c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e711e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e70b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e71000_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e71320_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e71140_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021ee6e702e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e707e0_0, 0;
    %assign/vec4 v0000021ee6e70740_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000021ee6e74170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000021ee6e6ea80_0;
    %assign/vec4 v0000021ee6e70740_0, 0;
    %load/vec4 v0000021ee6e6eb20_0;
    %assign/vec4 v0000021ee6e707e0_0, 0;
    %load/vec4 v0000021ee6e706a0_0;
    %assign/vec4 v0000021ee6e702e0_0, 0;
    %load/vec4 v0000021ee6e70880_0;
    %assign/vec4 v0000021ee6e71140_0, 0;
    %load/vec4 v0000021ee6e71640_0;
    %assign/vec4 v0000021ee6e71320_0, 0;
    %load/vec4 v0000021ee6e709c0_0;
    %assign/vec4 v0000021ee6e71000_0, 0;
    %load/vec4 v0000021ee6e6ebc0_0;
    %assign/vec4 v0000021ee6e70b00_0, 0;
    %load/vec4 v0000021ee6e71500_0;
    %assign/vec4 v0000021ee6e711e0_0, 0;
    %load/vec4 v0000021ee6e71280_0;
    %assign/vec4 v0000021ee6e713c0_0, 0;
    %load/vec4 v0000021ee6e70240_0;
    %assign/vec4 v0000021ee6e710a0_0, 0;
    %load/vec4 v0000021ee6e70920_0;
    %assign/vec4 v0000021ee6e70e20_0, 0;
    %load/vec4 v0000021ee6e70600_0;
    %assign/vec4 v0000021ee6e70ec0_0, 0;
    %load/vec4 v0000021ee6e704c0_0;
    %assign/vec4 v0000021ee6e70f60_0, 0;
    %load/vec4 v0000021ee6e70a60_0;
    %assign/vec4 v0000021ee6e70ce0_0, 0;
    %load/vec4 v0000021ee6e715a0_0;
    %assign/vec4 v0000021ee6e71780_0, 0;
    %load/vec4 v0000021ee6e70d80_0;
    %assign/vec4 v0000021ee6e701a0_0, 0;
    %load/vec4 v0000021ee6e70560_0;
    %assign/vec4 v0000021ee6e70c40_0, 0;
    %load/vec4 v0000021ee6e71820_0;
    %assign/vec4 v0000021ee6e70ba0_0, 0;
    %load/vec4 v0000021ee6e6eee0_0;
    %assign/vec4 v0000021ee6e716e0_0, 0;
    %load/vec4 v0000021ee6e6eda0_0;
    %assign/vec4 v0000021ee6e71460_0, 0;
    %load/vec4 v0000021ee6e70380_0;
    %assign/vec4 v0000021ee6e70420_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70420_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e71460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e716e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e701a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e71780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e70e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e710a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e713c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e711e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e70b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e71000_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e71320_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e71140_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021ee6e702e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e707e0_0, 0;
    %assign/vec4 v0000021ee6e70740_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021ee6c28390;
T_13 ;
    %wait E_0000021ee6df91b0;
    %load/vec4 v0000021ee6e641f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021ee6e64290_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000021ee6c28200;
T_14 ;
    %wait E_0000021ee6df9430;
    %load/vec4 v0000021ee6e639d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000021ee6e63930_0;
    %pad/u 33;
    %load/vec4 v0000021ee6e628f0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e63c50_0, 0;
    %assign/vec4 v0000021ee6e62710_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000021ee6e63930_0;
    %pad/u 33;
    %load/vec4 v0000021ee6e628f0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e63c50_0, 0;
    %assign/vec4 v0000021ee6e62710_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000021ee6e63930_0;
    %pad/u 33;
    %load/vec4 v0000021ee6e628f0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e63c50_0, 0;
    %assign/vec4 v0000021ee6e62710_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000021ee6e63930_0;
    %pad/u 33;
    %load/vec4 v0000021ee6e628f0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e63c50_0, 0;
    %assign/vec4 v0000021ee6e62710_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000021ee6e63930_0;
    %pad/u 33;
    %load/vec4 v0000021ee6e628f0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e63c50_0, 0;
    %assign/vec4 v0000021ee6e62710_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000021ee6e63930_0;
    %pad/u 33;
    %load/vec4 v0000021ee6e628f0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e63c50_0, 0;
    %assign/vec4 v0000021ee6e62710_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000021ee6e628f0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000021ee6e62710_0;
    %load/vec4 v0000021ee6e628f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021ee6e63930_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000021ee6e628f0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000021ee6e628f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000021ee6e62710_0, 0;
    %load/vec4 v0000021ee6e63930_0;
    %ix/getv 4, v0000021ee6e628f0_0;
    %shiftl 4;
    %assign/vec4 v0000021ee6e63c50_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000021ee6e628f0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000021ee6e62710_0;
    %load/vec4 v0000021ee6e628f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021ee6e63930_0;
    %load/vec4 v0000021ee6e628f0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000021ee6e628f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000021ee6e62710_0, 0;
    %load/vec4 v0000021ee6e63930_0;
    %ix/getv 4, v0000021ee6e628f0_0;
    %shiftr 4;
    %assign/vec4 v0000021ee6e63c50_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e62710_0, 0;
    %load/vec4 v0000021ee6e63930_0;
    %load/vec4 v0000021ee6e628f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000021ee6e63c50_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ee6e62710_0, 0;
    %load/vec4 v0000021ee6e628f0_0;
    %load/vec4 v0000021ee6e63930_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000021ee6e63c50_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021ee6c29aa0;
T_15 ;
    %wait E_0000021ee6df8cf0;
    %load/vec4 v0000021ee6e5f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e5e3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e5fec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e5e7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e5fc40_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021ee6e5f1a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e5eb60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e5f240_0, 0;
    %assign/vec4 v0000021ee6e5e480_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000021ee6d83b60_0;
    %assign/vec4 v0000021ee6e5e480_0, 0;
    %load/vec4 v0000021ee6e5e700_0;
    %assign/vec4 v0000021ee6e5f240_0, 0;
    %load/vec4 v0000021ee6e5f9c0_0;
    %assign/vec4 v0000021ee6e5eb60_0, 0;
    %load/vec4 v0000021ee6d6da70_0;
    %assign/vec4 v0000021ee6e5f1a0_0, 0;
    %load/vec4 v0000021ee6d83200_0;
    %assign/vec4 v0000021ee6e5fc40_0, 0;
    %load/vec4 v0000021ee6d6d7f0_0;
    %assign/vec4 v0000021ee6e5e7a0_0, 0;
    %load/vec4 v0000021ee6e5e660_0;
    %assign/vec4 v0000021ee6e5fec0_0, 0;
    %load/vec4 v0000021ee6e5e8e0_0;
    %assign/vec4 v0000021ee6e5e3e0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000021ee6e6b980;
T_16 ;
    %wait E_0000021ee6dfa6b0;
    %load/vec4 v0000021ee6e890e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000021ee6e879c0_0;
    %load/vec4 v0000021ee6e88c80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e88fa0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021ee6e6b980;
T_17 ;
    %wait E_0000021ee6dfa6b0;
    %load/vec4 v0000021ee6e88c80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000021ee6e88fa0, 4;
    %assign/vec4 v0000021ee6e88500_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000021ee6e6b980;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ee6e88280_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000021ee6e88280_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021ee6e88280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e88fa0, 0, 4;
    %load/vec4 v0000021ee6e88280_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ee6e88280_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021ee6e88fa0, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000021ee6e6b980;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ee6e88280_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000021ee6e88280_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000021ee6e88280_0;
    %load/vec4a v0000021ee6e88fa0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000021ee6e88280_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000021ee6e88280_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ee6e88280_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000021ee6e6cab0;
T_20 ;
    %wait E_0000021ee6df9fb0;
    %load/vec4 v0000021ee6e87b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e87ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e877e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e86de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021ee6e89180_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021ee6e89220_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021ee6e88460_0, 0;
    %assign/vec4 v0000021ee6e88dc0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000021ee6e87600_0;
    %assign/vec4 v0000021ee6e88dc0_0, 0;
    %load/vec4 v0000021ee6e87560_0;
    %assign/vec4 v0000021ee6e88460_0, 0;
    %load/vec4 v0000021ee6e87e20_0;
    %assign/vec4 v0000021ee6e89180_0, 0;
    %load/vec4 v0000021ee6e88320_0;
    %assign/vec4 v0000021ee6e89220_0, 0;
    %load/vec4 v0000021ee6e886e0_0;
    %assign/vec4 v0000021ee6e86de0_0, 0;
    %load/vec4 v0000021ee6e88640_0;
    %assign/vec4 v0000021ee6e87ce0_0, 0;
    %load/vec4 v0000021ee6e88e60_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000021ee6e877e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000021ee6bbd800;
T_21 ;
    %wait E_0000021ee6df9070;
    %load/vec4 v0000021ee6ea1cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021ee6ea1bb0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000021ee6ea1bb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021ee6ea1bb0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000021ee6c39f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee6ea2d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee6ea3e10_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000021ee6c39f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000021ee6ea2d30_0;
    %inv;
    %assign/vec4 v0000021ee6ea2d30_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000021ee6c39f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./DataManipulation/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ee6ea3e10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ee6ea3e10_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000021ee6ea2b50_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
