I 000050 55 3508          1554129422769 SCHEMATIC
(_unit VHDL (schem1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554129422770 2019.04.01 17:37:02)
	(_source (\./../../lab2impl/schem1.vhd\))
	(_parameters dbg tan)
	(_code 35303f30336269233562716a6532363336333d3330)
	(_ent
		(_time 1554129422749)
	)
	(_comp
		(nd3
			(_object
				(_port (_int A -1 0 35(_ent (_in))))
				(_port (_int B -1 0 36(_ent (_in))))
				(_port (_int C -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(xnor2
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int B -1 0 43(_ent (_in))))
				(_port (_int Z -1 0 44(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 48(_ent (_in))))
				(_port (_int B -1 0 49(_ent (_in))))
				(_port (_int Z -1 0 50(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 54(_ent (_in))))
				(_port (_int B -1 0 55(_ent (_in))))
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 60(_ent (_in))))
				(_port (_int Z -1 0 61(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 65(_ent (_in))))
				(_port (_int B -1 0 66(_ent (_in))))
				(_port (_int Z -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst I18 0 76(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 78(_comp xnor2)
		(_port
			((A)(N_13))
			((B)(d))
			((Z)(R_DUMMY))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I3 0 80(_comp and2)
		(_port
			((A)(N_14))
			((B)(N_13))
			((Z)(S_DUMMY))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I20 0 82(_comp or2)
		(_port
			((A)(b))
			((B)(c))
			((Z)(N_13))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I21 0 84(_comp inv)
		(_port
			((A)(d))
			((Z)(N_14))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I9 0 86(_comp nd2)
		(_port
			((A)(a))
			((B)(R_DUMMY))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 88(_comp nd2)
		(_port
			((A)(S_DUMMY))
			((B)(a))
			((Z)(N_8))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 90(_comp nd2)
		(_port
			((A)(N_8))
			((B)(N_12))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int b -1 0 9(_ent(_in))))
		(_port (_int c -1 0 10(_ent(_in))))
		(_port (_int d -1 0 11(_ent(_in))))
		(_port (_int S -1 0 12(_ent(_out))))
		(_port (_int R -1 0 13(_ent(_out))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int a -1 0 15(_ent(_in))))
		(_port (_int Q -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int Q_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_13 -1 0 26(_arch(_uni))))
		(_sig (_int N_14 -1 0 27(_arch(_uni))))
		(_sig (_int N_11 -1 0 28(_arch(_uni))))
		(_sig (_int N_12 -1 0 29(_arch(_uni))))
		(_sig (_int R_DUMMY -1 0 30(_arch(_uni))))
		(_sig (_int S_DUMMY -1 0 31(_arch(_uni))))
		(_sig (_int N_8 -1 0 32(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_alias((S)(S_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(16)))))
			(line__73(_arch 1 0 73(_assignment (_alias((R)(R_DUMMY)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__74(_arch 2 0 74(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000050 55 3504          1554129498777 SCHEMATIC
(_unit VHDL (schem1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554129498778 2019.04.01 17:38:18)
	(_source (\./../../lab2impl/schem1.vhd\))
	(_parameters tan)
	(_code 15171412134249031542514a4512161316131d1310)
	(_ent
		(_time 1554129422748)
	)
	(_comp
		(nd3
			(_object
				(_port (_int A -1 0 35(_ent (_in))))
				(_port (_int B -1 0 36(_ent (_in))))
				(_port (_int C -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(xnor2
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int B -1 0 43(_ent (_in))))
				(_port (_int Z -1 0 44(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 48(_ent (_in))))
				(_port (_int B -1 0 49(_ent (_in))))
				(_port (_int Z -1 0 50(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 54(_ent (_in))))
				(_port (_int B -1 0 55(_ent (_in))))
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 60(_ent (_in))))
				(_port (_int Z -1 0 61(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 65(_ent (_in))))
				(_port (_int B -1 0 66(_ent (_in))))
				(_port (_int Z -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst I18 0 76(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 78(_comp xnor2)
		(_port
			((A)(N_13))
			((B)(d))
			((Z)(R_DUMMY))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I3 0 80(_comp and2)
		(_port
			((A)(N_14))
			((B)(N_13))
			((Z)(S_DUMMY))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I20 0 82(_comp or2)
		(_port
			((A)(b))
			((B)(c))
			((Z)(N_13))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I21 0 84(_comp inv)
		(_port
			((A)(d))
			((Z)(N_14))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I9 0 86(_comp nd2)
		(_port
			((A)(a))
			((B)(R_DUMMY))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 88(_comp nd2)
		(_port
			((A)(S_DUMMY))
			((B)(a))
			((Z)(N_8))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 90(_comp nd2)
		(_port
			((A)(N_8))
			((B)(N_12))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int b -1 0 9(_ent(_in))))
		(_port (_int c -1 0 10(_ent(_in))))
		(_port (_int d -1 0 11(_ent(_in))))
		(_port (_int S -1 0 12(_ent(_out))))
		(_port (_int R -1 0 13(_ent(_out))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int a -1 0 15(_ent(_in))))
		(_port (_int Q -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int Q_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_13 -1 0 26(_arch(_uni))))
		(_sig (_int N_14 -1 0 27(_arch(_uni))))
		(_sig (_int N_11 -1 0 28(_arch(_uni))))
		(_sig (_int N_12 -1 0 29(_arch(_uni))))
		(_sig (_int R_DUMMY -1 0 30(_arch(_uni))))
		(_sig (_int S_DUMMY -1 0 31(_arch(_uni))))
		(_sig (_int N_8 -1 0 32(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_alias((S)(S_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(16)))))
			(line__73(_arch 1 0 73(_assignment (_alias((R)(R_DUMMY)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__74(_arch 2 0 74(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1748          1554129498824 TB_ARCHITECTURE
(_unit VHDL (schem1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554129498825 2019.04.01 17:38:18)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code 44464546431318524743001b144112434042464347)
	(_ent
		(_time 1554129498820)
	)
	(_comp
		(SCHEM1
			(_object
				(_port (_int a -1 0 15(_ent (_in))))
				(_port (_int b -1 0 16(_ent (_in))))
				(_port (_int c -1 0 17(_ent (_in))))
				(_port (_int d -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int R -1 0 20(_ent (_out))))
				(_port (_int Q -1 0 21(_ent (_out))))
				(_port (_int Reset -1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp SCHEM1)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((S)(S))
			((R)(R))
			((Q)(Q))
			((Reset)(Reset))
		)
		(_use (_ent . SCHEM1)
			(_port
				((b)(b))
				((c)(c))
				((d)(d))
				((S)(S))
				((R)(R))
				((Reset)(Reset))
				((a)(a))
				((Q)(Q))
			)
		)
	)
	(_object
		(_sig (_int a -1 0 26(_arch(_uni))))
		(_sig (_int b -1 0 27(_arch(_uni))))
		(_sig (_int c -1 0 28(_arch(_uni))))
		(_sig (_int d -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int S -1 0 32(_arch(_uni))))
		(_sig (_int R -1 0 33(_arch(_uni))))
		(_sig (_int Q -1 0 34(_arch(_uni))))
		(_prcs
			(clock_pro(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)))))
			(reset_proc(_arch 1 0 61(_prcs (_wait_for)(_trgt(4)))))
			(test_proc(_arch 2 0 68(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 543 0 testbench_for_schem1
(_configuration VHDL (testbench_for_schem1 0 100 (schem1_tb))
	(_version vd0)
	(_time 1554129498833 2019.04.01 17:38:18)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code 5351555055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SCHEM1 schematic
				(_port
					((b)(b))
					((c)(c))
					((d)(d))
					((S)(S))
					((R)(R))
					((Reset)(Reset))
					((a)(a))
					((Q)(Q))
				)
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
V 000050 55 3504          1554129501013 SCHEMATIC
(_unit VHDL (schem1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554129501014 2019.04.01 17:38:21)
	(_source (\./../../lab2impl/schem1.vhd\))
	(_parameters tan)
	(_code dfdd8d8d8a8883c9df889b808fd8dcd9dcd9d7d9da)
	(_ent
		(_time 1554129422748)
	)
	(_comp
		(nd3
			(_object
				(_port (_int A -1 0 35(_ent (_in))))
				(_port (_int B -1 0 36(_ent (_in))))
				(_port (_int C -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(xnor2
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int B -1 0 43(_ent (_in))))
				(_port (_int Z -1 0 44(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 48(_ent (_in))))
				(_port (_int B -1 0 49(_ent (_in))))
				(_port (_int Z -1 0 50(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 54(_ent (_in))))
				(_port (_int B -1 0 55(_ent (_in))))
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 60(_ent (_in))))
				(_port (_int Z -1 0 61(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 65(_ent (_in))))
				(_port (_int B -1 0 66(_ent (_in))))
				(_port (_int Z -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst I18 0 76(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 78(_comp xnor2)
		(_port
			((A)(N_13))
			((B)(d))
			((Z)(R_DUMMY))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I3 0 80(_comp and2)
		(_port
			((A)(N_14))
			((B)(N_13))
			((Z)(S_DUMMY))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I20 0 82(_comp or2)
		(_port
			((A)(b))
			((B)(c))
			((Z)(N_13))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I21 0 84(_comp inv)
		(_port
			((A)(d))
			((Z)(N_14))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I9 0 86(_comp nd2)
		(_port
			((A)(a))
			((B)(R_DUMMY))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 88(_comp nd2)
		(_port
			((A)(S_DUMMY))
			((B)(a))
			((Z)(N_8))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 90(_comp nd2)
		(_port
			((A)(N_8))
			((B)(N_12))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int b -1 0 9(_ent(_in))))
		(_port (_int c -1 0 10(_ent(_in))))
		(_port (_int d -1 0 11(_ent(_in))))
		(_port (_int S -1 0 12(_ent(_out))))
		(_port (_int R -1 0 13(_ent(_out))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int a -1 0 15(_ent(_in))))
		(_port (_int Q -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int Q_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_13 -1 0 26(_arch(_uni))))
		(_sig (_int N_14 -1 0 27(_arch(_uni))))
		(_sig (_int N_11 -1 0 28(_arch(_uni))))
		(_sig (_int N_12 -1 0 29(_arch(_uni))))
		(_sig (_int R_DUMMY -1 0 30(_arch(_uni))))
		(_sig (_int S_DUMMY -1 0 31(_arch(_uni))))
		(_sig (_int N_8 -1 0 32(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_alias((S)(S_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(16)))))
			(line__73(_arch 1 0 73(_assignment (_alias((R)(R_DUMMY)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__74(_arch 2 0 74(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
V 000056 55 1748          1554129501281 TB_ARCHITECTURE
(_unit VHDL (schem1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554129501282 2019.04.01 17:38:21)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code e8eab9bbe3bfb4feebefacb7b8edbeefeceeeaefeb)
	(_ent
		(_time 1554129498819)
	)
	(_comp
		(SCHEM1
			(_object
				(_port (_int a -1 0 15(_ent (_in))))
				(_port (_int b -1 0 16(_ent (_in))))
				(_port (_int c -1 0 17(_ent (_in))))
				(_port (_int d -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int R -1 0 20(_ent (_out))))
				(_port (_int Q -1 0 21(_ent (_out))))
				(_port (_int Reset -1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp SCHEM1)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((S)(S))
			((R)(R))
			((Q)(Q))
			((Reset)(Reset))
		)
		(_use (_ent . SCHEM1)
			(_port
				((b)(b))
				((c)(c))
				((d)(d))
				((S)(S))
				((R)(R))
				((Reset)(Reset))
				((a)(a))
				((Q)(Q))
			)
		)
	)
	(_object
		(_sig (_int a -1 0 26(_arch(_uni))))
		(_sig (_int b -1 0 27(_arch(_uni))))
		(_sig (_int c -1 0 28(_arch(_uni))))
		(_sig (_int d -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int S -1 0 32(_arch(_uni))))
		(_sig (_int R -1 0 33(_arch(_uni))))
		(_sig (_int Q -1 0 34(_arch(_uni))))
		(_prcs
			(clock_pro(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)))))
			(reset_proc(_arch 1 0 61(_prcs (_wait_for)(_trgt(4)))))
			(test_proc(_arch 2 0 68(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000039 55 543 0 testbench_for_schem1
(_configuration VHDL (testbench_for_schem1 0 100 (schem1_tb))
	(_version vd0)
	(_time 1554129501287 2019.04.01 17:38:21)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code e8eabebbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SCHEM1 schematic
				(_port
					((b)(b))
					((c)(c))
					((d)(d))
					((S)(S))
					((R)(R))
					((Reset)(Reset))
					((a)(a))
					((Q)(Q))
				)
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
