$date
	Sat Sep  1 13:23:59 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_4bit_tb $end
$var wire 4 ! c [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ s $end
$scope module DUT $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 1 $ s $end
$var wire 4 ' c [3:0] $end
$scope module m0 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * c $end
$var wire 1 $ s $end
$var wire 1 + t1 $end
$var wire 1 , t2 $end
$upscope $end
$scope module m1 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / c $end
$var wire 1 $ s $end
$var wire 1 0 t1 $end
$var wire 1 1 t2 $end
$upscope $end
$scope module m2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 c $end
$var wire 1 $ s $end
$var wire 1 5 t1 $end
$var wire 1 6 t2 $end
$upscope $end
$scope module m3 $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 9 c $end
$var wire 1 $ s $end
$var wire 1 : t1 $end
$var wire 1 ; t2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
1:
19
08
17
06
05
04
13
02
01
10
1/
0.
1-
0,
0+
0*
1)
0(
b1010 '
b101 &
b1010 %
0$
b101 #
b1010 "
b1010 !
$end
#20
0/
09
1*
00
b101 !
b101 '
14
0:
1,
16
1$
#40
19
0*
b1000 !
b1000 '
04
1:
0,
06
0)
1.
03
0-
0$
b10 #
b10 &
b1000 "
b1000 %
#60
09
b10 !
b10 '
1/
0:
11
1$
#100
