#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jun 12 21:05:58 2025
# Process ID         : 20700
# Current directory  : D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On         : rogDesktop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-9700K CPU @ 3.60GHz
# CPU Frequency      : 3600 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 34265 MB
# Swap memory        : 16106 MB
# Total Virtual      : 50371 MB
# Available Virtual  : 28391 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 50900
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 620.676 ; gain = 193.938
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1327.520 ; gain = 467.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'feedforward' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward.v:9]
INFO: [Synth 8-6157] synthesizing module 'feedforward_layer1_activations_RAM_AUTO_1R1W' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_layer1_activations_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_layer1_activations_RAM_AUTO_1R1W' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_layer1_activations_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'feedforward_layer2_activations_RAM_AUTO_1R1W' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_layer2_activations_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_layer2_activations_RAM_AUTO_1R1W' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_layer2_activations_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'feedforward_layer3_activations_RAM_AUTO_1R1W' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_layer3_activations_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_layer3_activations_RAM_AUTO_1R1W' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_layer3_activations_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_103_1' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_103_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'feedforward_flow_control_loop_pipe_sequential_init' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_flow_control_loop_pipe_sequential_init' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_103_1' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_103_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_113_2' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_113_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_113_2' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_113_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_126_3' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_126_3' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_141_5' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_141_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_141_5' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_141_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_147_6' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_147_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'feedforward_sparsemux_9_2_32_1_1' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_sparsemux_9_2_32_1_1.v:9]
INFO: [Synth 8-226] default block is never used [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_sparsemux_9_2_32_1_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_sparsemux_9_2_32_1_1' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_sparsemux_9_2_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_147_6' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_147_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_156_7' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_156_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_156_7' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_156_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_163_8' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_163_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_feedforward_Pipeline_VITIS_LOOP_163_8' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_163_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'feedforward_control_s_axi' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_control_s_axi.v:276]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_control_s_axi' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'feedforward_gmem_m_axi' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'feedforward_gmem_m_axi_load' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:245]
INFO: [Synth 8-6157] synthesizing module 'feedforward_gmem_m_axi_fifo' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'feedforward_gmem_m_axi_srl' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_gmem_m_axi_srl' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_gmem_m_axi_fifo' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'feedforward_gmem_m_axi_fifo__parameterized0' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'feedforward_gmem_m_axi_mem' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_gmem_m_axi_mem' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_gmem_m_axi_fifo__parameterized0' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_gmem_m_axi_load' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:245]
INFO: [Synth 8-6157] synthesizing module 'feedforward_gmem_m_axi_read' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'feedforward_gmem_m_axi_burst_converter' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'feedforward_gmem_m_axi_reg_slice' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_gmem_m_axi_reg_slice' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_gmem_m_axi_burst_converter' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'feedforward_gmem_m_axi_reg_slice__parameterized0' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_gmem_m_axi_reg_slice__parameterized0' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'feedforward_gmem_m_axi_fifo__parameterized1' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'feedforward_gmem_m_axi_srl__parameterized0' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_gmem_m_axi_srl__parameterized0' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_gmem_m_axi_fifo__parameterized1' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:2501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_gmem_m_axi_read' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_gmem_m_axi' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_gmem_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'feedforward_sparsemux_513_8_32_1_1' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_sparsemux_513_8_32_1_1.v:9]
INFO: [Synth 8-226] default block is never used [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_sparsemux_513_8_32_1_1.v:1567]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_sparsemux_513_8_32_1_1' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_sparsemux_513_8_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'feedforward_sparsemux_257_7_32_1_1' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_sparsemux_257_7_32_1_1.v:9]
INFO: [Synth 8-226] default block is never used [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_sparsemux_257_7_32_1_1.v:799]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_sparsemux_257_7_32_1_1' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_sparsemux_257_7_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'feedforward_regslice_both' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_regslice_both' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'feedforward_regslice_both__parameterized0' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_regslice_both__parameterized0' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'feedforward_regslice_both__parameterized1' [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'feedforward_regslice_both__parameterized1' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'feedforward' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3c3b/hdl/verilog/feedforward_control_s_axi.v:382]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module feedforward_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module feedforward_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module feedforward_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module feedforward_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWREADY in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WREADY in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BID[0] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRESP[1] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRESP[0] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUSER[0] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BVALID in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[63] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[62] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[61] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[60] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[59] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[58] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[57] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[56] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[55] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[54] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[53] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[52] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[51] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[50] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[49] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[48] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[47] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[46] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[45] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[44] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[43] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[42] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[41] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[40] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[39] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[38] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[37] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[36] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[35] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[34] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[33] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[32] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[31] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[30] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[29] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[28] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[27] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[26] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[25] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[24] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[23] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[22] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[21] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[20] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[19] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[18] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[17] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[16] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[15] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[14] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[13] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[12] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[11] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[10] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[9] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[8] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[7] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[6] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[5] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[4] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[3] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[2] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[1] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[0] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[31] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[30] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[29] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[28] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[27] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[26] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[25] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[24] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[23] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[22] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[21] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[20] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[19] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[18] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[17] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[16] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[15] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[14] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[13] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[12] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[11] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[10] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[9] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[8] in module feedforward_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[7] in module feedforward_gmem_m_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1547.648 ; gain = 687.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1547.648 ; gain = 687.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1547.648 ; gain = 687.242
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.535 . Memory (MB): peak = 1547.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/feedforward_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/feedforward_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1711.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.360 . Memory (MB): peak = 1733.453 ; gain = 22.051
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1733.453 ; gain = 873.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1733.453 ; gain = 873.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1733.453 ; gain = 873.047
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'feedforward_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'feedforward_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'feedforward_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'feedforward_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'feedforward_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'feedforward_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'feedforward_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'feedforward_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'feedforward_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'feedforward_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'feedforward_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'feedforward_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'feedforward_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'feedforward_regslice_both__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1733.453 ; gain = 873.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
	   2 Input   62 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 1     
	   2 Input   39 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 7     
	   2 Input   31 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 3     
	               64 Bit    Registers := 6     
	               63 Bit    Registers := 3     
	               62 Bit    Registers := 4     
	               54 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 314   
	               31 Bit    Registers := 15    
	               30 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 756   
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	               4K Bit	(128 X 32 bit)          RAMs := 1     
	               2K Bit	(64 X 32 bit)          RAMs := 2     
	             1024 Bit	(32 X 32 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 5     
	   2 Input   52 Bit        Muxes := 3     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 13    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 12    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 15    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 105   
	   3 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 34    
	   2 Input    1 Bit        Muxes := 122   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module feedforward_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module feedforward_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module feedforward_regslice_both__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module feedforward_regslice_both__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module feedforward_regslice_both__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module feedforward_regslice_both__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module feedforward_regslice_both__parameterized1__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module feedforward_regslice_both__parameterized1__1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1733.453 ; gain = 873.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | layer1_activations_U/ram_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst              | layer1_activations_2_U/ram_reg            | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst              | layer2_activations_U/ram_reg              | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst              | layer2_activations_4_U/ram_reg            | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst              | layer2_activations_5_U/ram_reg            | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst              | layer2_activations_6_U/ram_reg            | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst              | layer3_activations_U/ram_reg              | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/gmem_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1733.453 ; gain = 873.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1757.586 ; gain = 897.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | layer1_activations_U/ram_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst              | layer1_activations_2_U/ram_reg            | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst              | layer2_activations_U/ram_reg              | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst              | layer2_activations_4_U/ram_reg            | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst              | layer2_activations_5_U/ram_reg            | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst              | layer2_activations_6_U/ram_reg            | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst              | layer3_activations_U/ram_reg              | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/gmem_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/layer1_activations_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/layer1_activations_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/layer1_activations_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/layer1_activations_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/layer2_activations_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/layer2_activations_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/layer2_activations_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/layer2_activations_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/layer2_activations_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/layer2_activations_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/layer2_activations_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/layer2_activations_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/layer3_activations_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/layer3_activations_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1772.207 ; gain = 911.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1959.297 ; gain = 1098.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1959.297 ; gain = 1098.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1959.297 ; gain = 1098.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1959.297 ; gain = 1098.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1963.262 ; gain = 1102.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1963.262 ; gain = 1102.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   409|
|2     |LUT1     |    61|
|3     |LUT2     |   881|
|4     |LUT3     |  1000|
|5     |LUT4     |   922|
|6     |LUT5     |   292|
|7     |LUT6     |   678|
|8     |MUXF7    |    69|
|9     |MUXF8    |    33|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     7|
|12    |SRL16E   |    64|
|13    |FDRE     |  4287|
|14    |FDSE     |    12|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1963.262 ; gain = 1102.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 173 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1963.262 ; gain = 917.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1963.262 ; gain = 1102.855
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1964.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 519 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1965.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7a91e4fe
INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1965.672 ; gain = 1327.570
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1965.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 0d4fb55cc5368245
INFO: [Coretcl 2-1174] Renamed 41 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1965.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 12 21:07:16 2025...
