<stg><name>pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i64 0, i64 %signs_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_44 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_44"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %icmp_ln523 = icmp_eq  i4 %i_44, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln523"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:4 %add_ln523 = add i4 %i_44, i4 1

]]></Node>
<StgValue><ssdm name="add_ln523"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln523 = br i1 %icmp_ln523, void %for.inc.split, void %for.inc6.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln523"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:1 %i_70_cast12 = zext i4 %i_44

]]></Node>
<StgValue><ssdm name="i_70_cast12"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %buf_addr = getelementptr i8 %buf_r, i64 0, i64 %i_70_cast12

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8">
<![CDATA[
for.inc.split:4 %buf_load = load i8 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:11 %store_ln523 = store i4 %add_ln523, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln523"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln523" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
for.inc6.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:0 %signs_out_load = load i64 %signs_out

]]></Node>
<StgValue><ssdm name="signs_out_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln512 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53

]]></Node>
<StgValue><ssdm name="specloopname_ln512"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8">
<![CDATA[
for.inc.split:4 %buf_load = load i8 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:5 %zext_ln524 = zext i8 %buf_load

]]></Node>
<StgValue><ssdm name="zext_ln524"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:6 %trunc_ln524 = trunc i4 %i_44

]]></Node>
<StgValue><ssdm name="trunc_ln524"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc.split:7 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln524, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:8 %zext_ln524_1 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln524_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %shl_ln524 = shl i64 %zext_ln524, i64 %zext_ln524_1

]]></Node>
<StgValue><ssdm name="shl_ln524"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:10 %signs = or i64 %shl_ln524, i64 %signs_out_load

]]></Node>
<StgValue><ssdm name="signs"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:12 %store_ln523 = store i64 %signs, i64 %signs_out

]]></Node>
<StgValue><ssdm name="store_ln523"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:13 %br_ln523 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln523"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="buf_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="signs_out" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="signs_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="i" fromId="42" toId="5">
</dataflow>
<dataflow id="45" from="StgValue_44" to="store_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="i" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="store_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="signs_out" to="store_ln0" fromId="41" toId="7">
</dataflow>
<dataflow id="50" from="i" to="i_44" fromId="5" toId="9">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="60" from="p_str" to="specpipeline_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="61" from="i_44" to="icmp_ln523" fromId="9" toId="11">
</dataflow>
<dataflow id="63" from="StgValue_62" to="icmp_ln523" fromId="62" toId="11">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="64" toId="12">
</dataflow>
<dataflow id="67" from="StgValue_66" to="empty" fromId="66" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_66" to="empty" fromId="66" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_66" to="empty" fromId="66" toId="12">
</dataflow>
<dataflow id="70" from="i_44" to="add_ln523" fromId="9" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_71" to="add_ln523" fromId="71" toId="13">
</dataflow>
<dataflow id="73" from="icmp_ln523" to="br_ln523" fromId="11" toId="14">
</dataflow>
<dataflow id="74" from="i_44" to="i_70_cast12" fromId="9" toId="15">
</dataflow>
<dataflow id="75" from="buf_r" to="buf_addr" fromId="40" toId="16">
</dataflow>
<dataflow id="76" from="StgValue_47" to="buf_addr" fromId="47" toId="16">
</dataflow>
<dataflow id="77" from="i_70_cast12" to="buf_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="78" from="buf_addr" to="buf_load" fromId="16" toId="17">
</dataflow>
<dataflow id="79" from="add_ln523" to="store_ln523" fromId="13" toId="18">
</dataflow>
<dataflow id="80" from="i" to="store_ln523" fromId="5" toId="18">
</dataflow>
<dataflow id="81" from="signs_out" to="signs_out_load" fromId="41" toId="19">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecLoopName" to="specloopname_ln512" fromId="82" toId="20">
</dataflow>
<dataflow id="85" from="empty_53" to="specloopname_ln512" fromId="84" toId="20">
</dataflow>
<dataflow id="86" from="buf_addr" to="buf_load" fromId="16" toId="21">
</dataflow>
<dataflow id="87" from="buf_load" to="zext_ln524" fromId="21" toId="22">
</dataflow>
<dataflow id="88" from="i_44" to="trunc_ln524" fromId="9" toId="23">
</dataflow>
<dataflow id="90" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln" fromId="89" toId="24">
</dataflow>
<dataflow id="91" from="trunc_ln524" to="shl_ln" fromId="23" toId="24">
</dataflow>
<dataflow id="93" from="StgValue_92" to="shl_ln" fromId="92" toId="24">
</dataflow>
<dataflow id="94" from="shl_ln" to="zext_ln524_1" fromId="24" toId="25">
</dataflow>
<dataflow id="95" from="zext_ln524" to="shl_ln524" fromId="22" toId="26">
</dataflow>
<dataflow id="96" from="zext_ln524_1" to="shl_ln524" fromId="25" toId="26">
</dataflow>
<dataflow id="97" from="shl_ln524" to="signs" fromId="26" toId="27">
</dataflow>
<dataflow id="98" from="signs_out_load" to="signs" fromId="19" toId="27">
</dataflow>
<dataflow id="99" from="signs" to="store_ln523" fromId="27" toId="28">
</dataflow>
<dataflow id="100" from="signs_out" to="store_ln523" fromId="41" toId="28">
</dataflow>
<dataflow id="101" from="icmp_ln523" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
