17:23:30 INFO  : Registering command handlers for SDK TCF services
17:23:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block _compile\block _compile.sdk\temp_xsdb_launch_script.tcl
17:23:32 ERROR : (XSDB Server)couldn't read file "C:\hdl_projects\block": no such file or directory

17:26:31 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
17:26:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block _compile\block _compile.sdk\temp_xsdb_launch_script.tcl
17:26:32 ERROR : (XSDB Server)couldn't read file "C:\hdl_projects\block": no such file or directory

17:29:31 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
17:29:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block _compile\block _compile.sdk\temp_xsdb_launch_script.tcl
17:29:31 ERROR : Failed to openhw "C:/hdl_projects/block _compile/block _compile.sdk/hw/system.hdf"
Reason: xsct server communication channel is not established.
17:29:32 ERROR : (XSDB Server)couldn't read file "C:\hdl_projects\block": no such file or directory

17:32:31 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
17:32:31 ERROR : Failed to call init_repo
Reason: xsct server communication channel is not established.
17:32:31 ERROR : Exception raised in executing the command =Failed to call init_repo
Reason: xsct server communication channel is not established. 
17:32:31 ERROR : Workspace location C:\hdl_projects\block _compile\block _compile.sdk contains spaces. Please switch to a workspace without spaces in its path.
17:32:31 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado' *****
17:42:54 INFO  : Registering command handlers for SDK TCF services
17:42:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
17:42:57 INFO  : XSCT server has started successfully.
17:42:57 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
17:42:57 INFO  : Successfully done setting XSCT server connection channel  
17:42:57 INFO  : Successfully done setting SDK workspace  
17:42:58 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado' *****
17:35:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
17:35:31 INFO  : XSCT server has started successfully.
17:35:33 INFO  : Successfully done setting XSCT server connection channel  
17:35:33 INFO  : Successfully done setting SDK workspace  
17:35:39 INFO  : Registering command handlers for SDK TCF services
17:35:40 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
17:35:40 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado' *****
17:35:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:39:31 INFO  : 'jtag frequency' command is executed.
17:39:31 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:31 INFO  : Context for 'APU' is selected.
17:39:32 INFO  : System reset is completed.
17:39:35 INFO  : 'after 3000' command is executed.
17:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:39:38 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:39:39 INFO  : Context for 'APU' is selected.
17:39:39 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:39:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:39 INFO  : Context for 'APU' is selected.
17:39:39 INFO  : 'ps7_init' command is executed.
17:39:39 INFO  : 'ps7_post_config' command is executed.
17:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:39 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:40 INFO  : Memory regions updated for context APU
17:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:40 INFO  : 'con' command is executed.
17:39:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:39:40 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:46:46 INFO  : Disconnected from the channel tcfchan#1.
17:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:46:47 INFO  : 'jtag frequency' command is executed.
17:46:47 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:47 INFO  : Context for 'APU' is selected.
17:46:47 INFO  : System reset is completed.
17:46:50 INFO  : 'after 3000' command is executed.
17:46:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:46:53 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:46:53 INFO  : Context for 'APU' is selected.
17:46:55 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:46:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:55 INFO  : Context for 'APU' is selected.
17:46:56 INFO  : 'ps7_init' command is executed.
17:46:56 INFO  : 'ps7_post_config' command is executed.
17:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:56 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:56 INFO  : Memory regions updated for context APU
17:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:56 INFO  : 'con' command is executed.
17:46:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:46:56 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:47:08 INFO  : Disconnected from the channel tcfchan#2.
17:47:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:47:10 INFO  : 'jtag frequency' command is executed.
17:47:10 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:10 INFO  : Context for 'APU' is selected.
17:47:10 INFO  : System reset is completed.
17:47:13 INFO  : 'after 3000' command is executed.
17:47:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:47:15 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:47:15 INFO  : Context for 'APU' is selected.
17:47:18 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:47:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:18 INFO  : Context for 'APU' is selected.
17:47:19 INFO  : 'ps7_init' command is executed.
17:47:19 INFO  : 'ps7_post_config' command is executed.
17:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:19 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:19 INFO  : Memory regions updated for context APU
17:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:19 INFO  : 'con' command is executed.
17:47:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:47:19 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:48:16 INFO  : Disconnected from the channel tcfchan#3.
17:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:48:17 INFO  : 'jtag frequency' command is executed.
17:48:17 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:17 INFO  : Context for 'APU' is selected.
17:48:17 INFO  : System reset is completed.
17:48:20 INFO  : 'after 3000' command is executed.
17:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:48:23 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:48:23 INFO  : Context for 'APU' is selected.
17:48:26 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:48:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:26 INFO  : Context for 'APU' is selected.
17:48:26 INFO  : 'ps7_init' command is executed.
17:48:26 INFO  : 'ps7_post_config' command is executed.
17:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:27 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:27 INFO  : Memory regions updated for context APU
17:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:48:27 INFO  : 'con' command is executed.
17:48:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:48:27 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:48:27 INFO  : 'jtag frequency' command is executed.
17:48:27 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:27 INFO  : Context for 'APU' is selected.
17:48:27 INFO  : System reset is completed.
17:48:30 INFO  : 'after 3000' command is executed.
17:48:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:48:33 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:48:33 INFO  : Context for 'APU' is selected.
17:48:33 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:48:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:33 INFO  : Context for 'APU' is selected.
17:48:33 INFO  : 'ps7_init' command is executed.
17:48:33 INFO  : 'ps7_post_config' command is executed.
17:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:33 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:33 INFO  : Memory regions updated for context APU
17:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:34 INFO  : 'con' command is executed.
17:48:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:48:34 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:49:22 INFO  : Disconnected from the channel tcfchan#4.
17:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:49:24 INFO  : 'jtag frequency' command is executed.
17:49:24 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:24 INFO  : Context for 'APU' is selected.
17:49:24 INFO  : System reset is completed.
17:49:27 INFO  : 'after 3000' command is executed.
17:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:49:29 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:49:29 INFO  : Context for 'APU' is selected.
17:49:32 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:49:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:32 INFO  : Context for 'APU' is selected.
17:49:32 INFO  : 'ps7_init' command is executed.
17:49:32 INFO  : 'ps7_post_config' command is executed.
17:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:33 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:33 INFO  : Memory regions updated for context APU
17:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:33 INFO  : 'con' command is executed.
17:49:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:49:33 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:51:35 INFO  : Disconnected from the channel tcfchan#5.
17:51:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:51:36 INFO  : 'jtag frequency' command is executed.
17:51:36 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:36 INFO  : Context for 'APU' is selected.
17:51:36 INFO  : System reset is completed.
17:51:39 INFO  : 'after 3000' command is executed.
17:51:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:51:42 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:51:42 INFO  : Context for 'APU' is selected.
17:51:45 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:51:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:45 INFO  : Context for 'APU' is selected.
17:51:46 INFO  : 'ps7_init' command is executed.
17:51:46 INFO  : 'ps7_post_config' command is executed.
17:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:46 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:46 INFO  : Memory regions updated for context APU
17:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:46 INFO  : 'con' command is executed.
17:51:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:51:46 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:52:25 INFO  : Disconnected from the channel tcfchan#6.
17:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:52:26 INFO  : 'jtag frequency' command is executed.
17:52:26 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:26 INFO  : Context for 'APU' is selected.
17:52:27 INFO  : System reset is completed.
17:52:30 INFO  : 'after 3000' command is executed.
17:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:52:32 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:32 INFO  : Context for 'APU' is selected.
17:52:35 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:35 INFO  : Context for 'APU' is selected.
17:52:35 INFO  : 'ps7_init' command is executed.
17:52:35 INFO  : 'ps7_post_config' command is executed.
17:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:35 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:35 INFO  : Memory regions updated for context APU
17:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:36 INFO  : 'con' command is executed.
17:52:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:52:36 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:19:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525195108418,  Project:1525004563820
18:19:15 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:19:18 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:19:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:19:28 INFO  : 
18:19:28 INFO  : Updating hardware inferred compiler options for application.
18:19:28 INFO  : Clearing existing target manager status.
18:19:29 WARN  : Given IPC port value is invalid. Using default port 2350
18:19:29 WARN  : Given XMD timeout value is invalid. Using default value of 50000
18:19:31 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
18:19:31 INFO  : Closing and re-opening the MSS file of ther project application_bsp
18:19:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:19:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:20:46 INFO  : Disconnected from the channel tcfchan#7.
18:20:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:20:48 INFO  : 'jtag frequency' command is executed.
18:20:48 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:48 INFO  : Context for 'APU' is selected.
18:20:48 INFO  : System reset is completed.
18:20:51 INFO  : 'after 3000' command is executed.
18:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:20:53 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:20:53 INFO  : Context for 'APU' is selected.
18:20:53 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:20:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:54 INFO  : Context for 'APU' is selected.
18:20:54 INFO  : 'ps7_init' command is executed.
18:20:54 INFO  : 'ps7_post_config' command is executed.
18:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:54 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:54 INFO  : Memory regions updated for context APU
18:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:54 INFO  : 'con' command is executed.
18:20:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:20:54 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:33:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525195959347,  Project:1525195108418
18:33:14 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:33:16 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:33:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:33:25 INFO  : 
18:33:25 INFO  : Updating hardware inferred compiler options for application.
18:33:25 INFO  : Clearing existing target manager status.
18:33:25 INFO  : Closing and re-opening the MSS file of ther project application_bsp
18:33:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:33:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:34:25 INFO  : Disconnected from the channel tcfchan#8.
18:34:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:34:27 INFO  : 'jtag frequency' command is executed.
18:34:27 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:34:27 INFO  : Context for 'APU' is selected.
18:34:27 INFO  : System reset is completed.
18:34:30 INFO  : 'after 3000' command is executed.
18:34:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:34:32 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:34:32 INFO  : Context for 'APU' is selected.
18:34:33 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:34:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:33 INFO  : Context for 'APU' is selected.
18:34:33 INFO  : 'ps7_init' command is executed.
18:34:33 INFO  : 'ps7_post_config' command is executed.
18:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:33 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:33 INFO  : Memory regions updated for context APU
18:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:33 INFO  : 'con' command is executed.
18:34:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:34:33 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:56:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525197310405,  Project:1525195959347
18:56:43 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:56:46 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:56:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:56:54 INFO  : 
18:56:55 INFO  : Updating hardware inferred compiler options for application.
18:56:55 INFO  : Clearing existing target manager status.
18:56:55 INFO  : Closing and re-opening the MSS file of ther project application_bsp
18:56:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:56:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:57:54 INFO  : Disconnected from the channel tcfchan#9.
18:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:57:56 INFO  : 'jtag frequency' command is executed.
18:57:56 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:56 INFO  : Context for 'APU' is selected.
18:57:56 INFO  : System reset is completed.
18:57:59 INFO  : 'after 3000' command is executed.
18:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:58:02 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:58:02 INFO  : Context for 'APU' is selected.
18:58:02 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:02 INFO  : Context for 'APU' is selected.
18:58:02 INFO  : 'ps7_init' command is executed.
18:58:02 INFO  : 'ps7_post_config' command is executed.
18:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:03 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:03 INFO  : Memory regions updated for context APU
18:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:03 INFO  : 'con' command is executed.
18:58:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:58:03 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:21:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525198544419,  Project:1525197310405
19:21:20 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:23:20 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:23:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:23:30 INFO  : 
19:23:31 INFO  : Updating hardware inferred compiler options for application.
19:23:31 INFO  : Clearing existing target manager status.
19:23:31 INFO  : Closing and re-opening the MSS file of ther project application_bsp
19:23:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:23:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:25:13 INFO  : Disconnected from the channel tcfchan#10.
19:25:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:25:15 INFO  : 'jtag frequency' command is executed.
19:25:15 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:15 INFO  : Context for 'APU' is selected.
19:25:15 INFO  : System reset is completed.
19:25:18 INFO  : 'after 3000' command is executed.
19:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:25:20 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:25:20 INFO  : Context for 'APU' is selected.
19:25:21 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:21 INFO  : Context for 'APU' is selected.
19:25:21 INFO  : 'ps7_init' command is executed.
19:25:21 INFO  : 'ps7_post_config' command is executed.
19:25:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:21 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:21 INFO  : Memory regions updated for context APU
19:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:22 INFO  : 'con' command is executed.
19:25:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:25:22 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:29:26 INFO  : Disconnected from the channel tcfchan#11.
19:29:31 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:46:29 INFO  : Registering command handlers for SDK TCF services
19:46:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
19:46:33 INFO  : XSCT server has started successfully.
19:46:33 INFO  : Successfully done setting XSCT server connection channel  
19:46:35 INFO  : Successfully done setting SDK workspace  
19:46:35 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
19:46:35 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado' *****
19:46:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:47:05 INFO  : 'jtag frequency' command is executed.
19:47:05 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:06 INFO  : Context for 'APU' is selected.
19:47:06 INFO  : System reset is completed.
19:47:09 INFO  : 'after 3000' command is executed.
19:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:47:13 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:47:14 INFO  : Context for 'APU' is selected.
19:47:14 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:47:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:15 INFO  : Context for 'APU' is selected.
19:47:15 INFO  : 'ps7_init' command is executed.
19:47:15 INFO  : 'ps7_post_config' command is executed.
19:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:15 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:15 INFO  : Memory regions updated for context APU
19:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:16 INFO  : 'con' command is executed.
19:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:47:16 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:02:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525201174079,  Project:1525198544419
20:02:51 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:04:19 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:04:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:04:30 INFO  : 
20:04:30 INFO  : Updating hardware inferred compiler options for application.
20:04:30 INFO  : Clearing existing target manager status.
20:04:30 WARN  : Given IPC port value is invalid. Using default port 2350
20:04:30 WARN  : Given XMD timeout value is invalid. Using default value of 50000
20:04:32 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
20:05:37 INFO  : Disconnected from the channel tcfchan#1.
20:05:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:08:13 INFO  : 'jtag frequency' command is executed.
20:08:13 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:13 INFO  : Context for 'APU' is selected.
20:08:13 INFO  : System reset is completed.
20:08:16 INFO  : 'after 3000' command is executed.
20:08:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:08:19 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:08:19 INFO  : Context for 'APU' is selected.
20:08:19 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:08:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:19 INFO  : Context for 'APU' is selected.
20:08:20 INFO  : 'ps7_init' command is executed.
20:08:20 INFO  : 'ps7_post_config' command is executed.
20:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:20 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:20 INFO  : Memory regions updated for context APU
20:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:20 INFO  : 'con' command is executed.
20:08:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:08:20 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:18:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525202244933,  Project:1525201174079
20:18:18 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:18:23 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:18:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:18:32 INFO  : 
20:18:33 INFO  : Updating hardware inferred compiler options for application.
20:18:33 INFO  : Clearing existing target manager status.
20:36:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525203380744,  Project:1525202244933
20:36:36 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:36:38 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:36:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:36:46 INFO  : 
20:36:46 INFO  : Updating hardware inferred compiler options for application.
20:36:46 INFO  : Clearing existing target manager status.
20:40:01 INFO  : Disconnected from the channel tcfchan#2.
20:40:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:40:19 INFO  : 'jtag frequency' command is executed.
20:40:19 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:19 INFO  : Context for 'APU' is selected.
20:40:20 INFO  : System reset is completed.
20:40:23 INFO  : 'after 3000' command is executed.
20:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:40:25 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:40:25 INFO  : Context for 'APU' is selected.
20:40:25 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:25 INFO  : Context for 'APU' is selected.
20:40:26 INFO  : 'ps7_init' command is executed.
20:40:26 INFO  : 'ps7_post_config' command is executed.
20:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:26 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:26 INFO  : Memory regions updated for context APU
20:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:26 INFO  : 'con' command is executed.
20:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:40:26 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:52:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525204215383,  Project:1525203380744
20:52:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:52:43 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:52:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:52:51 INFO  : 
20:52:52 INFO  : Updating hardware inferred compiler options for application.
20:52:52 INFO  : Clearing existing target manager status.
20:57:17 INFO  : Disconnected from the channel tcfchan#3.
20:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:19 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40D98A' is selected.
20:57:19 INFO  : 'jtag frequency' command is executed.
20:57:19 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:19 INFO  : Context for 'APU' is selected.
20:57:20 INFO  : System reset is completed.
20:57:23 INFO  : 'after 3000' command is executed.
20:57:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40D98A" && level==0} -index 1' command is executed.
20:57:25 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:57:25 INFO  : Context for 'APU' is selected.
20:57:25 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:57:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:25 INFO  : Context for 'APU' is selected.
20:57:26 INFO  : 'ps7_init' command is executed.
20:57:26 INFO  : 'ps7_post_config' command is executed.
20:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:28 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:57:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40D98A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40D98A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40D98A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40D98A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40D98A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
----------------End of Script----------------

20:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40D98A' is selected.
20:58:39 INFO  : 'jtag frequency' command is executed.
20:58:39 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:39 INFO  : Context for 'APU' is selected.
20:58:39 ERROR : AP transaction error, DAP status f0000021
20:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40D98A"} -index 0
rst -system
after 3000
----------------End of Script----------------

20:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:58 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40D98A' is selected.
20:59:07 INFO  : 'jtag frequency' command is executed.
20:59:07 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:10 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40D98A"". available targets: none
20:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40D98A"} -index 0
----------------End of Script----------------

20:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:01:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:02:07 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:03:37 INFO  : Registering command handlers for SDK TCF services
21:03:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
21:03:40 INFO  : XSCT server has started successfully.
21:03:40 INFO  : Successfully done setting XSCT server connection channel  
21:03:42 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
21:03:42 INFO  : Successfully done setting SDK workspace  
21:03:42 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado' *****
21:03:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:05:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:05:58 INFO  : 'jtag frequency' command is executed.
21:05:58 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:58 INFO  : Context for 'APU' is selected.
21:05:58 INFO  : System reset is completed.
21:06:01 INFO  : 'after 3000' command is executed.
21:06:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:06:04 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:06:04 INFO  : Context for 'APU' is selected.
21:06:04 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:06:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:04 INFO  : Context for 'APU' is selected.
21:06:05 INFO  : 'ps7_init' command is executed.
21:06:05 INFO  : 'ps7_post_config' command is executed.
21:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:05 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:05 INFO  : Memory regions updated for context APU
21:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:05 INFO  : 'con' command is executed.
21:06:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:06:05 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:06:31 INFO  : Disconnected from the channel tcfchan#1.
21:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:06:32 INFO  : 'jtag frequency' command is executed.
21:06:32 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:32 INFO  : Context for 'APU' is selected.
21:06:33 INFO  : System reset is completed.
21:06:36 INFO  : 'after 3000' command is executed.
21:06:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:06:38 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:06:38 INFO  : Context for 'APU' is selected.
21:06:41 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:06:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:41 INFO  : Context for 'APU' is selected.
21:06:42 INFO  : 'ps7_init' command is executed.
21:06:42 INFO  : 'ps7_post_config' command is executed.
21:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:42 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:42 INFO  : Memory regions updated for context APU
21:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:42 INFO  : 'con' command is executed.
21:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:06:42 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:07:33 INFO  : Disconnected from the channel tcfchan#2.
21:07:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:07:34 INFO  : 'jtag frequency' command is executed.
21:07:34 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:34 INFO  : Context for 'APU' is selected.
21:07:34 INFO  : System reset is completed.
21:07:37 INFO  : 'after 3000' command is executed.
21:07:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:07:40 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:07:40 INFO  : Context for 'APU' is selected.
21:07:43 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:07:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:43 INFO  : Context for 'APU' is selected.
21:07:44 INFO  : 'ps7_init' command is executed.
21:07:44 INFO  : 'ps7_post_config' command is executed.
21:07:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:44 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:44 INFO  : Memory regions updated for context APU
21:07:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:44 INFO  : 'con' command is executed.
21:07:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:07:44 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:11:01 INFO  : Disconnected from the channel tcfchan#3.
21:16:09 INFO  : Registering command handlers for SDK TCF services
21:16:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
21:16:13 INFO  : XSCT server has started successfully.
21:16:13 INFO  : Successfully done setting XSCT server connection channel  
21:16:13 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
21:16:13 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado' *****
21:16:13 INFO  : Successfully done setting SDK workspace  
21:16:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:17:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:17:22 INFO  : 'jtag frequency' command is executed.
21:17:22 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:23 INFO  : Context for 'APU' is selected.
21:17:23 INFO  : System reset is completed.
21:17:26 INFO  : 'after 3000' command is executed.
21:17:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:17:29 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:17:30 INFO  : Context for 'APU' is selected.
21:17:30 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:17:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:30 INFO  : Context for 'APU' is selected.
21:17:31 INFO  : 'ps7_init' command is executed.
21:17:31 INFO  : 'ps7_post_config' command is executed.
21:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:32 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:32 INFO  : Memory regions updated for context APU
21:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:32 INFO  : 'con' command is executed.
21:17:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:17:32 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:32:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525206695554,  Project:1525204215383
21:32:08 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:32:11 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:32:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:32:19 INFO  : 
21:32:20 INFO  : Updating hardware inferred compiler options for application.
21:32:20 INFO  : Clearing existing target manager status.
21:32:20 WARN  : Given IPC port value is invalid. Using default port 2350
21:32:20 WARN  : Given XMD timeout value is invalid. Using default value of 50000
21:32:22 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
21:33:18 INFO  : Disconnected from the channel tcfchan#1.
21:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:33:20 INFO  : 'jtag frequency' command is executed.
21:33:20 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:20 INFO  : Context for 'APU' is selected.
21:33:20 INFO  : System reset is completed.
21:33:23 INFO  : 'after 3000' command is executed.
21:33:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:33:26 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:33:26 INFO  : Context for 'APU' is selected.
21:33:26 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:26 INFO  : Context for 'APU' is selected.
21:33:27 INFO  : 'ps7_init' command is executed.
21:33:27 INFO  : 'ps7_post_config' command is executed.
21:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:27 ERROR : couldn't open "C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf": no such file or directory
21:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
----------------End of Script----------------

21:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:33:55 INFO  : 'jtag frequency' command is executed.
21:33:55 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:55 INFO  : Context for 'APU' is selected.
21:33:55 INFO  : System reset is completed.
21:33:58 INFO  : 'after 3000' command is executed.
21:33:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:34:01 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:34:01 INFO  : Context for 'APU' is selected.
21:34:01 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:34:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:01 INFO  : Context for 'APU' is selected.
21:34:01 INFO  : 'ps7_init' command is executed.
21:34:01 INFO  : 'ps7_post_config' command is executed.
21:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:01 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:02 INFO  : Memory regions updated for context APU
21:34:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:02 INFO  : 'con' command is executed.
21:34:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:34:02 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:36:32 INFO  : Disconnected from the channel tcfchan#2.
21:36:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:36:33 INFO  : 'jtag frequency' command is executed.
21:36:33 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:33 INFO  : Context for 'APU' is selected.
21:36:33 INFO  : System reset is completed.
21:36:36 INFO  : 'after 3000' command is executed.
21:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:36:39 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:36:39 INFO  : Context for 'APU' is selected.
21:36:41 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:36:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:41 INFO  : Context for 'APU' is selected.
21:36:42 INFO  : 'ps7_init' command is executed.
21:36:42 INFO  : 'ps7_post_config' command is executed.
21:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:42 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:42 INFO  : Memory regions updated for context APU
21:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:42 INFO  : 'con' command is executed.
21:36:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:36:42 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:37:20 INFO  : Disconnected from the channel tcfchan#3.
21:37:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:38:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:38:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:38:34 INFO  : 'jtag frequency' command is executed.
21:38:34 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:34 INFO  : Context for 'APU' is selected.
21:38:35 INFO  : System reset is completed.
21:38:38 INFO  : 'after 3000' command is executed.
21:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:38:41 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:38:41 INFO  : Context for 'APU' is selected.
21:38:41 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:38:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:41 INFO  : Context for 'APU' is selected.
21:38:42 INFO  : 'ps7_init' command is executed.
21:38:42 INFO  : 'ps7_post_config' command is executed.
21:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:43 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:43 INFO  : Memory regions updated for context APU
21:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:43 INFO  : 'con' command is executed.
21:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:38:43 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:40:45 INFO  : Disconnected from the channel tcfchan#4.
21:40:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:40:46 INFO  : 'jtag frequency' command is executed.
21:40:46 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:46 INFO  : Context for 'APU' is selected.
21:40:46 INFO  : System reset is completed.
21:40:49 INFO  : 'after 3000' command is executed.
21:40:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:40:52 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:40:52 INFO  : Context for 'APU' is selected.
21:40:52 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:40:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:52 INFO  : Context for 'APU' is selected.
21:40:52 INFO  : 'ps7_init' command is executed.
21:40:52 INFO  : 'ps7_post_config' command is executed.
21:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:53 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:53 INFO  : Memory regions updated for context APU
21:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:53 INFO  : 'con' command is executed.
21:40:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:40:53 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:42:02 INFO  : Disconnected from the channel tcfchan#5.
21:42:03 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:28:20 INFO  : Registering command handlers for SDK TCF services
17:28:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
17:28:25 INFO  : XSCT server has started successfully.
17:28:27 INFO  : Successfully done setting XSCT server connection channel  
17:28:31 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
17:28:31 INFO  : Successfully done setting SDK workspace  
17:28:31 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
17:28:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:28:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525623629769,  Project:1525206695554
17:28:36 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
17:28:36 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:28:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:28:46 INFO  : 
17:28:47 INFO  : Updating hardware inferred compiler options for application.
17:28:47 INFO  : Clearing existing target manager status.
17:28:47 WARN  : Given IPC port value is invalid. Using default port 2350
17:28:47 WARN  : Given XMD timeout value is invalid. Using default value of 50000
17:28:49 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
17:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:29:47 INFO  : 'jtag frequency' command is executed.
17:29:47 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:48 INFO  : Context for 'APU' is selected.
17:29:48 INFO  : System reset is completed.
17:29:51 INFO  : 'after 3000' command is executed.
17:29:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:29:54 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:55 INFO  : Context for 'APU' is selected.
17:29:55 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:56 INFO  : Context for 'APU' is selected.
17:29:57 INFO  : 'ps7_init' command is executed.
17:29:57 INFO  : 'ps7_post_config' command is executed.
17:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:57 ERROR : couldn't open "C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf": no such file or directory
17:29:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
----------------End of Script----------------

17:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:32:28 INFO  : 'jtag frequency' command is executed.
17:32:28 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:28 INFO  : Context for 'APU' is selected.
17:32:28 INFO  : System reset is completed.
17:32:31 INFO  : 'after 3000' command is executed.
17:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:32:34 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:32:34 INFO  : Context for 'APU' is selected.
17:32:34 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:34 INFO  : Context for 'APU' is selected.
17:32:34 INFO  : 'ps7_init' command is executed.
17:32:34 INFO  : 'ps7_post_config' command is executed.
17:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:34 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:35 INFO  : Memory regions updated for context APU
17:32:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:35 INFO  : 'con' command is executed.
17:32:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:32:35 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:55:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525625624871,  Project:1525623629769
17:55:08 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:55:10 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:55:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:55:18 INFO  : 
17:55:19 INFO  : Updating hardware inferred compiler options for application.
17:55:19 INFO  : Clearing existing target manager status.
17:57:26 INFO  : Disconnected from the channel tcfchan#1.
17:57:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:57:29 INFO  : 'jtag frequency' command is executed.
17:57:29 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:29 INFO  : Context for 'APU' is selected.
17:57:29 INFO  : System reset is completed.
17:57:32 INFO  : 'after 3000' command is executed.
17:57:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:57:35 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:57:35 INFO  : Context for 'APU' is selected.
17:57:35 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:57:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:35 INFO  : Context for 'APU' is selected.
17:57:35 INFO  : 'ps7_init' command is executed.
17:57:35 INFO  : 'ps7_post_config' command is executed.
17:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:36 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:36 INFO  : Memory regions updated for context APU
17:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:36 INFO  : 'con' command is executed.
17:57:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:57:36 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:03:16 INFO  : Disconnected from the channel tcfchan#2.
18:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:03:18 INFO  : 'jtag frequency' command is executed.
18:03:18 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:18 INFO  : Context for 'APU' is selected.
18:03:18 INFO  : System reset is completed.
18:03:21 INFO  : 'after 3000' command is executed.
18:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:03:23 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:03:24 INFO  : Context for 'APU' is selected.
18:03:24 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:03:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:24 INFO  : Context for 'APU' is selected.
18:03:24 INFO  : 'ps7_init' command is executed.
18:03:24 INFO  : 'ps7_post_config' command is executed.
18:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:24 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:24 INFO  : Memory regions updated for context APU
18:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:25 INFO  : 'con' command is executed.
18:03:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:03:25 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:03:59 INFO  : Disconnected from the channel tcfchan#3.
18:04:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:04:00 INFO  : 'jtag frequency' command is executed.
18:04:00 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:01 INFO  : Context for 'APU' is selected.
18:04:01 INFO  : System reset is completed.
18:04:04 INFO  : 'after 3000' command is executed.
18:04:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:04:06 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:04:06 INFO  : Context for 'APU' is selected.
18:04:06 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:04:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:06 INFO  : Context for 'APU' is selected.
18:04:07 INFO  : 'ps7_init' command is executed.
18:04:07 INFO  : 'ps7_post_config' command is executed.
18:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:07 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:07 INFO  : Memory regions updated for context APU
18:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:07 INFO  : 'con' command is executed.
18:04:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:04:07 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:05:23 INFO  : Disconnected from the channel tcfchan#4.
18:05:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:05:24 INFO  : 'jtag frequency' command is executed.
18:05:24 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:24 INFO  : Context for 'APU' is selected.
18:05:25 INFO  : System reset is completed.
18:05:28 INFO  : 'after 3000' command is executed.
18:05:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:05:30 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:05:30 INFO  : Context for 'APU' is selected.
18:05:30 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:05:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:30 INFO  : Context for 'APU' is selected.
18:05:31 INFO  : 'ps7_init' command is executed.
18:05:31 INFO  : 'ps7_post_config' command is executed.
18:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:31 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:31 INFO  : Memory regions updated for context APU
18:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:31 INFO  : 'con' command is executed.
18:05:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:05:31 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:05:55 INFO  : Disconnected from the channel tcfchan#5.
18:05:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:05:56 INFO  : 'jtag frequency' command is executed.
18:05:56 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:57 INFO  : Context for 'APU' is selected.
18:05:57 INFO  : System reset is completed.
18:06:00 INFO  : 'after 3000' command is executed.
18:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:06:02 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:06:02 INFO  : Context for 'APU' is selected.
18:06:02 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:06:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:02 INFO  : Context for 'APU' is selected.
18:06:03 INFO  : 'ps7_init' command is executed.
18:06:03 INFO  : 'ps7_post_config' command is executed.
18:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:03 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:03 INFO  : Memory regions updated for context APU
18:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:03 INFO  : 'con' command is executed.
18:06:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:06:03 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:07:48 INFO  : Disconnected from the channel tcfchan#6.
18:07:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:07:49 INFO  : 'jtag frequency' command is executed.
18:07:49 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:49 INFO  : Context for 'APU' is selected.
18:07:49 INFO  : System reset is completed.
18:07:52 INFO  : 'after 3000' command is executed.
18:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:07:55 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:07:55 INFO  : Context for 'APU' is selected.
18:07:55 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:07:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:55 INFO  : Context for 'APU' is selected.
18:07:56 INFO  : 'ps7_init' command is executed.
18:07:56 INFO  : 'ps7_post_config' command is executed.
18:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:56 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:56 INFO  : Memory regions updated for context APU
18:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:56 INFO  : 'con' command is executed.
18:07:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:07:56 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:09:15 INFO  : Disconnected from the channel tcfchan#7.
18:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:10:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:10:20 INFO  : 'jtag frequency' command is executed.
18:10:20 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:21 INFO  : Context for 'APU' is selected.
18:10:21 INFO  : System reset is completed.
18:10:24 INFO  : 'after 3000' command is executed.
18:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:10:27 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:10:28 INFO  : Context for 'APU' is selected.
18:10:28 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:10:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:28 INFO  : Context for 'APU' is selected.
18:10:30 INFO  : 'ps7_init' command is executed.
18:10:30 INFO  : 'ps7_post_config' command is executed.
18:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:30 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:30 INFO  : Memory regions updated for context APU
18:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:30 INFO  : 'con' command is executed.
18:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:10:30 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:11:28 INFO  : Disconnected from the channel tcfchan#8.
18:11:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:11:29 INFO  : 'jtag frequency' command is executed.
18:11:29 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:29 INFO  : Context for 'APU' is selected.
18:11:29 INFO  : System reset is completed.
18:11:32 INFO  : 'after 3000' command is executed.
18:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:11:35 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:11:35 INFO  : Context for 'APU' is selected.
18:11:35 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:11:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:35 INFO  : Context for 'APU' is selected.
18:11:36 INFO  : 'ps7_init' command is executed.
18:11:36 INFO  : 'ps7_post_config' command is executed.
18:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:36 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:36 INFO  : Memory regions updated for context APU
18:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:36 INFO  : 'con' command is executed.
18:11:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:11:36 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:15:56 INFO  : Disconnected from the channel tcfchan#9.
18:15:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:15:57 INFO  : 'jtag frequency' command is executed.
18:15:57 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:57 INFO  : Context for 'APU' is selected.
18:15:57 INFO  : System reset is completed.
18:16:00 INFO  : 'after 3000' command is executed.
18:16:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:16:03 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:16:03 INFO  : Context for 'APU' is selected.
18:16:03 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:16:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:03 INFO  : Context for 'APU' is selected.
18:16:03 INFO  : 'ps7_init' command is executed.
18:16:03 INFO  : 'ps7_post_config' command is executed.
18:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:03 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:04 INFO  : Memory regions updated for context APU
18:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:04 INFO  : 'con' command is executed.
18:16:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:16:04 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:16:33 INFO  : Disconnected from the channel tcfchan#10.
18:16:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:16:35 INFO  : 'jtag frequency' command is executed.
18:16:35 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:16:35 INFO  : Context for 'APU' is selected.
18:16:35 INFO  : System reset is completed.
18:16:38 INFO  : 'after 3000' command is executed.
18:16:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:16:40 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:16:40 INFO  : Context for 'APU' is selected.
18:16:40 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:16:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:40 INFO  : Context for 'APU' is selected.
18:16:41 INFO  : 'ps7_init' command is executed.
18:16:41 INFO  : 'ps7_post_config' command is executed.
18:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:41 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:41 INFO  : Memory regions updated for context APU
18:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:41 INFO  : 'con' command is executed.
18:16:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:16:41 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:17:00 INFO  : Disconnected from the channel tcfchan#11.
18:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:17:01 INFO  : 'jtag frequency' command is executed.
18:17:01 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:01 INFO  : Context for 'APU' is selected.
18:17:01 INFO  : System reset is completed.
18:17:04 INFO  : 'after 3000' command is executed.
18:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:17:07 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:17:07 INFO  : Context for 'APU' is selected.
18:17:07 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:17:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:07 INFO  : Context for 'APU' is selected.
18:17:07 INFO  : 'ps7_init' command is executed.
18:17:07 INFO  : 'ps7_post_config' command is executed.
18:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:08 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:08 INFO  : Memory regions updated for context APU
18:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:08 INFO  : 'con' command is executed.
18:17:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:17:08 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:17:54 INFO  : Disconnected from the channel tcfchan#12.
18:17:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:17:56 INFO  : 'jtag frequency' command is executed.
18:17:56 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:56 INFO  : Context for 'APU' is selected.
18:17:56 INFO  : System reset is completed.
18:17:59 INFO  : 'after 3000' command is executed.
18:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:18:01 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:18:01 INFO  : Context for 'APU' is selected.
18:18:02 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:02 INFO  : Context for 'APU' is selected.
18:18:02 INFO  : 'ps7_init' command is executed.
18:18:02 INFO  : 'ps7_post_config' command is executed.
18:18:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:02 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:02 INFO  : Memory regions updated for context APU
18:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:03 INFO  : 'con' command is executed.
18:18:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:18:03 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:22:30 INFO  : Disconnected from the channel tcfchan#13.
18:22:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:22:31 INFO  : 'jtag frequency' command is executed.
18:22:31 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:31 INFO  : Context for 'APU' is selected.
18:22:31 INFO  : System reset is completed.
18:22:34 INFO  : 'after 3000' command is executed.
18:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:22:37 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:22:37 INFO  : Context for 'APU' is selected.
18:22:37 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:22:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:37 INFO  : Context for 'APU' is selected.
18:22:38 INFO  : 'ps7_init' command is executed.
18:22:38 INFO  : 'ps7_post_config' command is executed.
18:22:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:38 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:38 INFO  : Memory regions updated for context APU
18:22:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:38 INFO  : 'con' command is executed.
18:22:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:22:38 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:23:34 INFO  : Disconnected from the channel tcfchan#14.
18:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:23:36 INFO  : 'jtag frequency' command is executed.
18:23:36 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:36 INFO  : Context for 'APU' is selected.
18:23:36 INFO  : System reset is completed.
18:23:39 INFO  : 'after 3000' command is executed.
18:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:23:41 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:23:41 INFO  : Context for 'APU' is selected.
18:23:41 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:23:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:41 INFO  : Context for 'APU' is selected.
18:23:42 INFO  : 'ps7_init' command is executed.
18:23:42 INFO  : 'ps7_post_config' command is executed.
18:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:42 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:42 INFO  : Memory regions updated for context APU
18:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:42 INFO  : 'con' command is executed.
18:23:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:23:42 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:24:50 INFO  : Disconnected from the channel tcfchan#15.
18:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:24:52 INFO  : 'jtag frequency' command is executed.
18:24:52 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:52 INFO  : Context for 'APU' is selected.
18:24:52 INFO  : System reset is completed.
18:24:55 INFO  : 'after 3000' command is executed.
18:24:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:24:57 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:24:57 INFO  : Context for 'APU' is selected.
18:24:57 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:24:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:57 INFO  : Context for 'APU' is selected.
18:24:58 INFO  : 'ps7_init' command is executed.
18:24:58 INFO  : 'ps7_post_config' command is executed.
18:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:58 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:58 INFO  : Memory regions updated for context APU
18:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:58 INFO  : 'con' command is executed.
18:24:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:24:58 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:25:44 INFO  : Disconnected from the channel tcfchan#16.
18:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:25:45 INFO  : 'jtag frequency' command is executed.
18:25:45 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:45 INFO  : Context for 'APU' is selected.
18:25:45 INFO  : System reset is completed.
18:25:48 INFO  : 'after 3000' command is executed.
18:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:25:51 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:25:51 INFO  : Context for 'APU' is selected.
18:25:51 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:25:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:51 INFO  : Context for 'APU' is selected.
18:25:51 INFO  : 'ps7_init' command is executed.
18:25:51 INFO  : 'ps7_post_config' command is executed.
18:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:52 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:52 INFO  : Memory regions updated for context APU
18:25:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:52 INFO  : 'con' command is executed.
18:25:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:25:52 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:26:25 INFO  : Disconnected from the channel tcfchan#17.
18:26:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:26:26 INFO  : 'jtag frequency' command is executed.
18:26:26 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:26 INFO  : Context for 'APU' is selected.
18:26:26 INFO  : System reset is completed.
18:26:29 INFO  : 'after 3000' command is executed.
18:26:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:26:32 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:26:32 INFO  : Context for 'APU' is selected.
18:26:32 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:26:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:32 INFO  : Context for 'APU' is selected.
18:26:32 INFO  : 'ps7_init' command is executed.
18:26:32 INFO  : 'ps7_post_config' command is executed.
18:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:33 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:33 INFO  : Memory regions updated for context APU
18:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:33 INFO  : 'con' command is executed.
18:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:26:33 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:27:49 INFO  : Disconnected from the channel tcfchan#18.
18:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:27:50 INFO  : 'jtag frequency' command is executed.
18:27:50 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:50 INFO  : Context for 'APU' is selected.
18:27:50 INFO  : System reset is completed.
18:27:53 INFO  : 'after 3000' command is executed.
18:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:27:56 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:27:56 INFO  : Context for 'APU' is selected.
18:27:56 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:27:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:56 INFO  : Context for 'APU' is selected.
18:27:56 INFO  : 'ps7_init' command is executed.
18:27:56 INFO  : 'ps7_post_config' command is executed.
18:27:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:57 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:57 INFO  : Memory regions updated for context APU
18:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:57 INFO  : 'con' command is executed.
18:27:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:27:57 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:28:18 INFO  : Disconnected from the channel tcfchan#19.
18:28:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:28:19 INFO  : 'jtag frequency' command is executed.
18:28:19 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:19 INFO  : Context for 'APU' is selected.
18:28:20 INFO  : System reset is completed.
18:28:23 INFO  : 'after 3000' command is executed.
18:28:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:28:25 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:25 INFO  : Context for 'APU' is selected.
18:28:25 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:28:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:25 INFO  : Context for 'APU' is selected.
18:28:26 INFO  : 'ps7_init' command is executed.
18:28:26 INFO  : 'ps7_post_config' command is executed.
18:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:26 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:26 INFO  : Memory regions updated for context APU
18:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:26 INFO  : 'con' command is executed.
18:28:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:28:26 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:29:23 INFO  : Disconnected from the channel tcfchan#20.
18:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:29:24 INFO  : 'jtag frequency' command is executed.
18:29:24 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:24 INFO  : Context for 'APU' is selected.
18:29:24 INFO  : System reset is completed.
18:29:28 INFO  : 'after 3000' command is executed.
18:29:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:29:30 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:29:30 INFO  : Context for 'APU' is selected.
18:29:30 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:29:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:30 INFO  : Context for 'APU' is selected.
18:29:31 INFO  : 'ps7_init' command is executed.
18:29:31 INFO  : 'ps7_post_config' command is executed.
18:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:31 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:31 INFO  : Memory regions updated for context APU
18:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:31 INFO  : 'con' command is executed.
18:29:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:29:31 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:29:58 INFO  : Disconnected from the channel tcfchan#21.
18:29:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:30:00 INFO  : 'jtag frequency' command is executed.
18:30:00 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:00 INFO  : Context for 'APU' is selected.
18:30:00 INFO  : System reset is completed.
18:30:03 INFO  : 'after 3000' command is executed.
18:30:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:30:05 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:30:05 INFO  : Context for 'APU' is selected.
18:30:05 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:05 INFO  : Context for 'APU' is selected.
18:30:06 INFO  : 'ps7_init' command is executed.
18:30:06 INFO  : 'ps7_post_config' command is executed.
18:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:06 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:06 INFO  : Memory regions updated for context APU
18:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:06 INFO  : 'con' command is executed.
18:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:30:06 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:30:33 INFO  : Disconnected from the channel tcfchan#22.
18:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:30:35 INFO  : 'jtag frequency' command is executed.
18:30:35 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:35 INFO  : Context for 'APU' is selected.
18:30:35 INFO  : System reset is completed.
18:30:38 INFO  : 'after 3000' command is executed.
18:30:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:30:40 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:30:40 INFO  : Context for 'APU' is selected.
18:30:40 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:40 INFO  : Context for 'APU' is selected.
18:30:41 INFO  : 'ps7_init' command is executed.
18:30:41 INFO  : 'ps7_post_config' command is executed.
18:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:41 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:41 INFO  : Memory regions updated for context APU
18:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:41 INFO  : 'con' command is executed.
18:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:30:41 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:41:12 INFO  : Disconnected from the channel tcfchan#23.
18:41:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:41:13 INFO  : 'jtag frequency' command is executed.
18:41:13 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:14 INFO  : Context for 'APU' is selected.
18:41:14 INFO  : System reset is completed.
18:41:17 INFO  : 'after 3000' command is executed.
18:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:41:19 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:41:19 INFO  : Context for 'APU' is selected.
18:41:19 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:41:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:19 INFO  : Context for 'APU' is selected.
18:41:20 INFO  : 'ps7_init' command is executed.
18:41:20 INFO  : 'ps7_post_config' command is executed.
18:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:20 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:20 INFO  : Memory regions updated for context APU
18:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:20 INFO  : 'con' command is executed.
18:41:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:41:20 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:53:20 INFO  : Disconnected from the channel tcfchan#24.
18:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:53:21 INFO  : 'jtag frequency' command is executed.
18:53:21 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:21 INFO  : Context for 'APU' is selected.
18:53:21 INFO  : System reset is completed.
18:53:24 INFO  : 'after 3000' command is executed.
18:53:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:53:27 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:53:27 INFO  : Context for 'APU' is selected.
18:53:27 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:27 INFO  : Context for 'APU' is selected.
18:53:27 INFO  : 'ps7_init' command is executed.
18:53:27 INFO  : 'ps7_post_config' command is executed.
18:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:28 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:28 INFO  : Memory regions updated for context APU
18:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:28 INFO  : 'con' command is executed.
18:53:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:53:28 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:11:28 INFO  : Disconnected from the channel tcfchan#25.
19:17:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:17:08 INFO  : 'jtag frequency' command is executed.
19:17:08 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:08 INFO  : Context for 'APU' is selected.
19:17:08 INFO  : System reset is completed.
19:17:11 INFO  : 'after 3000' command is executed.
19:17:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:17:14 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:17:14 INFO  : Context for 'APU' is selected.
19:17:14 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:14 INFO  : Context for 'APU' is selected.
19:17:14 INFO  : 'ps7_init' command is executed.
19:17:14 INFO  : 'ps7_post_config' command is executed.
19:17:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:15 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:15 INFO  : Memory regions updated for context APU
19:17:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:15 INFO  : 'con' command is executed.
19:17:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:17:15 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:18:18 INFO  : Disconnected from the channel tcfchan#26.
19:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:18:19 INFO  : 'jtag frequency' command is executed.
19:18:19 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:19 INFO  : Context for 'APU' is selected.
19:18:20 INFO  : System reset is completed.
19:18:23 INFO  : 'after 3000' command is executed.
19:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:18:25 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:18:25 INFO  : Context for 'APU' is selected.
19:18:25 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:18:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:25 INFO  : Context for 'APU' is selected.
19:18:26 INFO  : 'ps7_init' command is executed.
19:18:26 INFO  : 'ps7_post_config' command is executed.
19:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:26 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:26 INFO  : Memory regions updated for context APU
19:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:26 INFO  : 'con' command is executed.
19:18:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:18:26 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:20:45 INFO  : Disconnected from the channel tcfchan#27.
19:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:20:46 INFO  : 'jtag frequency' command is executed.
19:20:46 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:46 INFO  : Context for 'APU' is selected.
19:20:46 INFO  : System reset is completed.
19:20:49 INFO  : 'after 3000' command is executed.
19:20:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:20:51 ERROR : 'fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
19:20:51 INFO  : Issued abort command to xsdb.
19:20:51 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
19:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
----------------End of Script----------------

19:24:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:24:42 INFO  : 'jtag frequency' command is executed.
19:24:42 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:42 INFO  : Context for 'APU' is selected.
19:24:42 INFO  : System reset is completed.
19:24:45 INFO  : 'after 3000' command is executed.
19:24:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:24:47 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:24:47 INFO  : Context for 'APU' is selected.
19:24:47 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:24:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:47 INFO  : Context for 'APU' is selected.
19:24:48 INFO  : 'ps7_init' command is executed.
19:24:48 INFO  : 'ps7_post_config' command is executed.
19:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:48 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:48 INFO  : Memory regions updated for context APU
19:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:48 INFO  : 'con' command is executed.
19:24:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:24:48 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:39:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525631866661,  Project:1525625624871
19:39:04 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:39:30 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:39:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:39:38 INFO  : 
19:39:39 INFO  : Updating hardware inferred compiler options for application.
19:39:39 INFO  : Clearing existing target manager status.
19:40:01 INFO  : Disconnected from the channel tcfchan#28.
19:40:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:40:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:40:51 INFO  : 'jtag frequency' command is executed.
19:40:51 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:40:51 INFO  : Context for 'APU' is selected.
19:40:51 INFO  : System reset is completed.
19:40:54 INFO  : 'after 3000' command is executed.
19:40:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:40:58 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:40:58 INFO  : Context for 'APU' is selected.
19:40:58 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:40:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:58 INFO  : Context for 'APU' is selected.
19:40:59 INFO  : 'ps7_init' command is executed.
19:40:59 INFO  : 'ps7_post_config' command is executed.
19:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:00 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:01 INFO  : Memory regions updated for context APU
19:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:01 INFO  : 'con' command is executed.
19:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:41:01 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:42:20 INFO  : Disconnected from the channel tcfchan#29.
19:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:42:21 INFO  : 'jtag frequency' command is executed.
19:42:21 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:42:21 INFO  : Context for 'APU' is selected.
19:42:22 INFO  : System reset is completed.
19:42:25 INFO  : 'after 3000' command is executed.
19:42:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:42:27 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:42:27 INFO  : Context for 'APU' is selected.
19:42:27 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:42:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:27 INFO  : Context for 'APU' is selected.
19:42:28 INFO  : 'ps7_init' command is executed.
19:42:28 INFO  : 'ps7_post_config' command is executed.
19:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:28 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:28 INFO  : Memory regions updated for context APU
19:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:28 INFO  : 'con' command is executed.
19:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:42:28 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:03:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525633025198,  Project:1525631866661
20:03:37 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:03:40 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:03:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:03:49 INFO  : 
20:03:50 INFO  : Updating hardware inferred compiler options for application.
20:03:50 INFO  : Clearing existing target manager status.
20:08:15 INFO  : Disconnected from the channel tcfchan#30.
20:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:08:16 INFO  : 'jtag frequency' command is executed.
20:08:16 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:17 INFO  : Context for 'APU' is selected.
20:08:17 INFO  : System reset is completed.
20:08:20 INFO  : 'after 3000' command is executed.
20:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:08:22 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:08:22 INFO  : Context for 'APU' is selected.
20:08:22 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:08:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:22 INFO  : Context for 'APU' is selected.
20:08:23 INFO  : 'ps7_init' command is executed.
20:08:23 INFO  : 'ps7_post_config' command is executed.
20:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:23 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:23 INFO  : Memory regions updated for context APU
20:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:23 INFO  : 'con' command is executed.
20:08:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:08:23 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:09:09 INFO  : Disconnected from the channel tcfchan#31.
20:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:09:10 INFO  : 'jtag frequency' command is executed.
20:09:10 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:10 INFO  : Context for 'APU' is selected.
20:09:10 INFO  : System reset is completed.
20:09:13 INFO  : 'after 3000' command is executed.
20:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:09:16 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:09:16 INFO  : Context for 'APU' is selected.
20:09:16 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:09:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:16 INFO  : Context for 'APU' is selected.
20:09:17 INFO  : 'ps7_init' command is executed.
20:09:17 INFO  : 'ps7_post_config' command is executed.
20:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:17 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:17 INFO  : Memory regions updated for context APU
20:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:17 INFO  : 'con' command is executed.
20:09:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:09:17 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:15:28 INFO  : Disconnected from the channel tcfchan#32.
20:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:15:29 INFO  : 'jtag frequency' command is executed.
20:15:29 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:30 INFO  : Context for 'APU' is selected.
20:15:30 INFO  : System reset is completed.
20:15:33 INFO  : 'after 3000' command is executed.
20:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:15:35 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:15:35 INFO  : Context for 'APU' is selected.
20:15:35 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:15:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:35 INFO  : Context for 'APU' is selected.
20:15:36 INFO  : 'ps7_init' command is executed.
20:15:36 INFO  : 'ps7_post_config' command is executed.
20:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:36 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:36 INFO  : Memory regions updated for context APU
20:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:36 INFO  : 'con' command is executed.
20:15:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:15:36 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:19:01 INFO  : Disconnected from the channel tcfchan#33.
20:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:19:03 INFO  : 'jtag frequency' command is executed.
20:19:03 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:03 INFO  : Context for 'APU' is selected.
20:19:03 INFO  : System reset is completed.
20:19:06 INFO  : 'after 3000' command is executed.
20:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:19:08 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:19:08 INFO  : Context for 'APU' is selected.
20:19:08 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:08 INFO  : Context for 'APU' is selected.
20:19:09 INFO  : 'ps7_init' command is executed.
20:19:09 INFO  : 'ps7_post_config' command is executed.
20:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:09 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:09 INFO  : Memory regions updated for context APU
20:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:09 INFO  : 'con' command is executed.
20:19:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:19:09 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:22:26 INFO  : Disconnected from the channel tcfchan#34.
20:22:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:22:27 INFO  : 'jtag frequency' command is executed.
20:22:27 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:27 INFO  : Context for 'APU' is selected.
20:22:27 INFO  : System reset is completed.
20:22:30 INFO  : 'after 3000' command is executed.
20:22:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:22:33 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:33 INFO  : Context for 'APU' is selected.
20:22:33 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:33 INFO  : Context for 'APU' is selected.
20:22:33 INFO  : 'ps7_init' command is executed.
20:22:33 INFO  : 'ps7_post_config' command is executed.
20:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:34 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:34 INFO  : Memory regions updated for context APU
20:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:34 INFO  : 'con' command is executed.
20:22:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:22:34 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:32:00 INFO  : Disconnected from the channel tcfchan#35.
20:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:32:01 INFO  : 'jtag frequency' command is executed.
20:32:01 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:01 INFO  : Context for 'APU' is selected.
20:32:02 INFO  : System reset is completed.
20:32:05 INFO  : 'after 3000' command is executed.
20:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:32:07 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:32:07 INFO  : Context for 'APU' is selected.
20:32:07 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:32:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:07 INFO  : Context for 'APU' is selected.
20:32:08 INFO  : 'ps7_init' command is executed.
20:32:08 INFO  : 'ps7_post_config' command is executed.
20:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:08 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:08 INFO  : Memory regions updated for context APU
20:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:08 INFO  : 'con' command is executed.
20:32:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:32:08 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:34:29 INFO  : Disconnected from the channel tcfchan#36.
20:34:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:34:30 INFO  : 'jtag frequency' command is executed.
20:34:30 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:34:30 INFO  : Context for 'APU' is selected.
20:34:30 INFO  : System reset is completed.
20:34:33 INFO  : 'after 3000' command is executed.
20:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:34:36 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:34:36 INFO  : Context for 'APU' is selected.
20:34:36 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:34:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:36 INFO  : Context for 'APU' is selected.
20:34:36 INFO  : 'ps7_init' command is executed.
20:34:36 INFO  : 'ps7_post_config' command is executed.
20:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:37 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:37 INFO  : Memory regions updated for context APU
20:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:37 INFO  : 'con' command is executed.
20:34:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:34:37 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:36:38 INFO  : Disconnected from the channel tcfchan#37.
20:38:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:38:43 INFO  : 'jtag frequency' command is executed.
20:38:43 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:43 INFO  : Context for 'APU' is selected.
20:38:43 INFO  : System reset is completed.
20:38:46 INFO  : 'after 3000' command is executed.
20:38:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:38:49 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:38:49 INFO  : Context for 'APU' is selected.
20:38:49 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:38:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:49 INFO  : Context for 'APU' is selected.
20:38:49 INFO  : 'ps7_init' command is executed.
20:38:49 INFO  : 'ps7_post_config' command is executed.
20:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:49 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:49 INFO  : Memory regions updated for context APU
20:38:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:50 INFO  : 'con' command is executed.
20:38:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:38:50 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:00:44 INFO  : Disconnected from the channel tcfchan#38.
21:03:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:03:55 INFO  : 'jtag frequency' command is executed.
21:03:55 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:55 INFO  : Context for 'APU' is selected.
21:03:56 INFO  : System reset is completed.
21:03:59 INFO  : 'after 3000' command is executed.
21:03:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:04:01 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:04:01 INFO  : Context for 'APU' is selected.
21:04:01 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:04:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:01 INFO  : Context for 'APU' is selected.
21:04:02 INFO  : 'ps7_init' command is executed.
21:04:02 INFO  : 'ps7_post_config' command is executed.
21:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:02 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:02 INFO  : Memory regions updated for context APU
21:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:02 INFO  : 'con' command is executed.
21:04:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:04:02 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:05:38 INFO  : Disconnected from the channel tcfchan#39.
21:05:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:05:39 INFO  : 'jtag frequency' command is executed.
21:05:39 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:40 INFO  : Context for 'APU' is selected.
21:05:40 INFO  : System reset is completed.
21:05:43 INFO  : 'after 3000' command is executed.
21:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:05:45 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:05:45 INFO  : Context for 'APU' is selected.
21:05:45 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:45 INFO  : Context for 'APU' is selected.
21:05:46 INFO  : 'ps7_init' command is executed.
21:05:46 INFO  : 'ps7_post_config' command is executed.
21:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:46 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:46 INFO  : Memory regions updated for context APU
21:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:46 INFO  : 'con' command is executed.
21:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:05:46 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:11:20 INFO  : Disconnected from the channel tcfchan#40.
21:11:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:11:21 INFO  : 'jtag frequency' command is executed.
21:11:21 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:21 INFO  : Context for 'APU' is selected.
21:11:21 INFO  : System reset is completed.
21:11:25 INFO  : 'after 3000' command is executed.
21:11:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:11:27 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:11:27 INFO  : Context for 'APU' is selected.
21:11:27 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:11:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:27 INFO  : Context for 'APU' is selected.
21:11:28 INFO  : 'ps7_init' command is executed.
21:11:28 INFO  : 'ps7_post_config' command is executed.
21:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:28 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:28 INFO  : Memory regions updated for context APU
21:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:28 INFO  : 'con' command is executed.
21:11:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:11:28 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:14:00 INFO  : Disconnected from the channel tcfchan#41.
21:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:14:01 INFO  : 'jtag frequency' command is executed.
21:14:01 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:01 INFO  : Context for 'APU' is selected.
21:14:01 INFO  : System reset is completed.
21:14:04 INFO  : 'after 3000' command is executed.
21:14:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:14:07 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:14:07 INFO  : Context for 'APU' is selected.
21:14:07 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:14:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:07 INFO  : Context for 'APU' is selected.
21:14:07 INFO  : 'ps7_init' command is executed.
21:14:07 INFO  : 'ps7_post_config' command is executed.
21:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:08 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:08 INFO  : Memory regions updated for context APU
21:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:08 INFO  : 'con' command is executed.
21:14:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:14:08 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:23:37 INFO  : Disconnected from the channel tcfchan#42.
21:23:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:23:38 INFO  : 'jtag frequency' command is executed.
21:23:38 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:23:38 INFO  : Context for 'APU' is selected.
21:23:38 INFO  : System reset is completed.
21:23:41 INFO  : 'after 3000' command is executed.
21:23:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:23:44 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:23:44 INFO  : Context for 'APU' is selected.
21:23:44 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:23:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:44 INFO  : Context for 'APU' is selected.
21:23:44 INFO  : 'ps7_init' command is executed.
21:23:44 INFO  : 'ps7_post_config' command is executed.
21:23:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:45 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:45 INFO  : Memory regions updated for context APU
21:23:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:45 INFO  : 'con' command is executed.
21:23:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:23:45 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:25:16 INFO  : Disconnected from the channel tcfchan#43.
21:25:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:25:17 INFO  : 'jtag frequency' command is executed.
21:25:17 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:17 INFO  : Context for 'APU' is selected.
21:25:17 INFO  : System reset is completed.
21:25:20 INFO  : 'after 3000' command is executed.
21:25:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:25:23 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:25:23 INFO  : Context for 'APU' is selected.
21:25:23 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:25:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:23 INFO  : Context for 'APU' is selected.
21:25:24 INFO  : 'ps7_init' command is executed.
21:25:24 INFO  : 'ps7_post_config' command is executed.
21:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:24 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:24 INFO  : Memory regions updated for context APU
21:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:24 INFO  : 'con' command is executed.
21:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:25:24 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:57:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525640194623,  Project:1525633025198
21:57:45 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:57:55 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:58:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:58:05 INFO  : 
21:58:06 INFO  : Updating hardware inferred compiler options for application.
21:58:06 INFO  : Clearing existing target manager status.
22:00:59 INFO  : Disconnected from the channel tcfchan#44.
22:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:02:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:02:08 INFO  : 'jtag frequency' command is executed.
22:02:08 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:09 INFO  : Context for 'APU' is selected.
22:02:09 INFO  : System reset is completed.
22:02:12 INFO  : 'after 3000' command is executed.
22:02:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:02:15 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:02:15 INFO  : Context for 'APU' is selected.
22:02:15 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:02:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:15 INFO  : Context for 'APU' is selected.
22:02:15 INFO  : 'ps7_init' command is executed.
22:02:16 INFO  : 'ps7_post_config' command is executed.
22:02:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:16 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:16 INFO  : Memory regions updated for context APU
22:02:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:16 INFO  : 'con' command is executed.
22:02:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:02:16 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:21:59 INFO  : Disconnected from the channel tcfchan#45.
22:22:00 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
08:21:35 INFO  : Registering command handlers for SDK TCF services
08:21:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
08:21:38 INFO  : XSCT server has started successfully.
08:21:41 INFO  : Successfully done setting XSCT server connection channel  
08:21:44 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
08:21:44 INFO  : Successfully done setting SDK workspace  
08:21:44 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
08:21:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:26:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:27:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
09:27:33 INFO  : 'jtag frequency' command is executed.
09:27:33 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:27:34 INFO  : Context for 'APU' is selected.
09:27:34 INFO  : System reset is completed.
09:27:37 INFO  : 'after 3000' command is executed.
09:27:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
09:27:40 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:27:41 INFO  : Context for 'APU' is selected.
09:27:41 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:27:41 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:41 INFO  : Context for 'APU' is selected.
09:27:42 INFO  : 'ps7_init' command is executed.
09:27:42 INFO  : 'ps7_post_config' command is executed.
09:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:42 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:27:42 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:42 INFO  : Memory regions updated for context APU
09:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:42 INFO  : 'con' command is executed.
09:27:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

09:27:42 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
09:44:13 INFO  : Disconnected from the channel tcfchan#1.
09:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
09:44:15 INFO  : 'jtag frequency' command is executed.
09:44:15 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:44:15 INFO  : Context for 'APU' is selected.
09:44:15 INFO  : System reset is completed.
09:44:18 INFO  : 'after 3000' command is executed.
09:44:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
09:44:20 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:44:20 INFO  : Context for 'APU' is selected.
09:44:24 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:44:24 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:24 INFO  : Context for 'APU' is selected.
09:44:24 INFO  : 'ps7_init' command is executed.
09:44:24 INFO  : 'ps7_post_config' command is executed.
09:44:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:25 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:25 INFO  : Memory regions updated for context APU
09:44:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:25 INFO  : 'con' command is executed.
09:44:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

09:44:25 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
10:00:19 INFO  : Disconnected from the channel tcfchan#2.
10:00:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
10:00:21 INFO  : 'jtag frequency' command is executed.
10:00:21 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:00:21 INFO  : Context for 'APU' is selected.
10:00:21 INFO  : System reset is completed.
10:00:24 INFO  : 'after 3000' command is executed.
10:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
10:00:26 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:00:26 INFO  : Context for 'APU' is selected.
10:00:30 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:00:30 INFO  : Context for 'APU' is selected.
10:00:30 INFO  : 'ps7_init' command is executed.
10:00:30 INFO  : 'ps7_post_config' command is executed.
10:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:31 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:00:31 INFO  : Memory regions updated for context APU
10:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:31 INFO  : 'con' command is executed.
10:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

10:00:31 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
10:01:44 INFO  : Disconnected from the channel tcfchan#3.
10:01:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
10:01:45 INFO  : 'jtag frequency' command is executed.
10:01:45 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:01:45 INFO  : Context for 'APU' is selected.
10:01:46 INFO  : System reset is completed.
10:01:49 INFO  : 'after 3000' command is executed.
10:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
10:01:51 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:01:51 INFO  : Context for 'APU' is selected.
10:01:54 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:54 INFO  : Context for 'APU' is selected.
10:01:55 INFO  : 'ps7_init' command is executed.
10:01:55 INFO  : 'ps7_post_config' command is executed.
10:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:55 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:55 INFO  : Memory regions updated for context APU
10:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:55 INFO  : 'con' command is executed.
10:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

10:01:55 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
10:29:21 INFO  : Disconnected from the channel tcfchan#4.
10:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
10:29:23 INFO  : 'jtag frequency' command is executed.
10:29:23 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:29:23 INFO  : Context for 'APU' is selected.
10:29:23 INFO  : System reset is completed.
10:29:26 INFO  : 'after 3000' command is executed.
10:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
10:29:28 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:29:28 INFO  : Context for 'APU' is selected.
10:29:32 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:29:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:32 INFO  : Context for 'APU' is selected.
10:29:33 INFO  : 'ps7_init' command is executed.
10:29:33 INFO  : 'ps7_post_config' command is executed.
10:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:33 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:33 INFO  : Memory regions updated for context APU
10:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:33 INFO  : 'con' command is executed.
10:29:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

10:29:33 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
10:39:15 INFO  : Disconnected from the channel tcfchan#5.
10:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
10:39:16 INFO  : 'jtag frequency' command is executed.
10:39:16 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:39:16 INFO  : Context for 'APU' is selected.
10:39:16 INFO  : System reset is completed.
10:39:20 INFO  : 'after 3000' command is executed.
10:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
10:39:22 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:39:22 INFO  : Context for 'APU' is selected.
10:39:26 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:39:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:26 INFO  : Context for 'APU' is selected.
10:39:26 INFO  : 'ps7_init' command is executed.
10:39:26 INFO  : 'ps7_post_config' command is executed.
10:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:26 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:27 INFO  : Memory regions updated for context APU
10:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:27 INFO  : 'con' command is executed.
10:39:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

10:39:27 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
15:12:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525687647268,  Project:1525640194623
15:12:09 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:13:24 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:13:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:13:34 INFO  : 
15:13:35 INFO  : Updating hardware inferred compiler options for application.
15:13:35 INFO  : Clearing existing target manager status.
15:13:35 WARN  : Given IPC port value is invalid. Using default port 2350
15:13:35 WARN  : Given XMD timeout value is invalid. Using default value of 50000
15:13:37 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
15:13:37 INFO  : Closing and re-opening the MSS file of ther project application_bsp
15:21:09 INFO  : Disconnected from the channel tcfchan#6.
15:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
15:21:11 INFO  : 'jtag frequency' command is executed.
15:21:11 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:11 INFO  : Context for 'APU' is selected.
15:21:11 INFO  : System reset is completed.
15:21:14 INFO  : 'after 3000' command is executed.
15:21:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
15:21:17 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:21:17 INFO  : Context for 'APU' is selected.
15:21:17 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:17 INFO  : Context for 'APU' is selected.
15:21:18 INFO  : 'ps7_init' command is executed.
15:21:18 INFO  : 'ps7_post_config' command is executed.
15:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:18 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:18 INFO  : Memory regions updated for context APU
15:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:18 INFO  : 'con' command is executed.
15:21:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

15:21:18 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:13:56 INFO  : Disconnected from the channel tcfchan#7.
16:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:13:57 INFO  : 'jtag frequency' command is executed.
16:13:57 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:57 INFO  : Context for 'APU' is selected.
16:13:58 INFO  : System reset is completed.
16:14:01 INFO  : 'after 3000' command is executed.
16:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:14:03 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:14:03 INFO  : Context for 'APU' is selected.
16:14:07 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:14:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:07 INFO  : Context for 'APU' is selected.
16:14:08 INFO  : 'ps7_init' command is executed.
16:14:08 INFO  : 'ps7_post_config' command is executed.
16:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:08 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:08 INFO  : Memory regions updated for context APU
16:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:08 INFO  : 'con' command is executed.
16:14:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:14:08 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:19:03 INFO  : Disconnected from the channel tcfchan#8.
16:19:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:19:05 INFO  : 'jtag frequency' command is executed.
16:19:05 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:05 INFO  : Context for 'APU' is selected.
16:19:05 INFO  : System reset is completed.
16:19:08 INFO  : 'after 3000' command is executed.
16:19:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:19:10 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:19:11 INFO  : Context for 'APU' is selected.
16:19:11 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:19:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:11 INFO  : Context for 'APU' is selected.
16:19:11 INFO  : 'ps7_init' command is executed.
16:19:11 INFO  : 'ps7_post_config' command is executed.
16:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:11 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:11 INFO  : Memory regions updated for context APU
16:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:12 INFO  : 'con' command is executed.
16:19:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:19:12 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:21:21 INFO  : Disconnected from the channel tcfchan#9.
16:21:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:21:37 INFO  : 'jtag frequency' command is executed.
16:21:37 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:37 INFO  : Context for 'APU' is selected.
16:21:37 INFO  : System reset is completed.
16:21:40 INFO  : 'after 3000' command is executed.
16:21:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:21:42 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:21:42 INFO  : Context for 'APU' is selected.
16:21:42 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:21:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:42 INFO  : Context for 'APU' is selected.
16:21:43 INFO  : 'ps7_init' command is executed.
16:21:43 INFO  : 'ps7_post_config' command is executed.
16:21:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:43 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:43 INFO  : Memory regions updated for context APU
16:21:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:43 INFO  : 'con' command is executed.
16:21:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:21:43 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:26:20 INFO  : Disconnected from the channel tcfchan#10.
16:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:26:22 INFO  : 'jtag frequency' command is executed.
16:26:22 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:22 INFO  : Context for 'APU' is selected.
16:26:22 INFO  : System reset is completed.
16:26:25 INFO  : 'after 3000' command is executed.
16:26:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:26:27 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:26:27 INFO  : Context for 'APU' is selected.
16:26:27 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:26:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:27 INFO  : Context for 'APU' is selected.
16:26:28 INFO  : 'ps7_init' command is executed.
16:26:28 INFO  : 'ps7_post_config' command is executed.
16:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:28 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:28 INFO  : Memory regions updated for context APU
16:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:28 INFO  : 'con' command is executed.
16:26:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:26:28 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:29:48 INFO  : Disconnected from the channel tcfchan#11.
16:29:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:29:50 INFO  : 'jtag frequency' command is executed.
16:29:50 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:50 INFO  : Context for 'APU' is selected.
16:29:50 INFO  : System reset is completed.
16:29:53 INFO  : 'after 3000' command is executed.
16:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:29:55 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:29:56 INFO  : Context for 'APU' is selected.
16:29:56 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:29:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:56 INFO  : Context for 'APU' is selected.
16:29:56 INFO  : 'ps7_init' command is executed.
16:29:56 INFO  : 'ps7_post_config' command is executed.
16:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:56 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:56 INFO  : Memory regions updated for context APU
16:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:57 INFO  : 'con' command is executed.
16:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:29:57 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:33:52 INFO  : Disconnected from the channel tcfchan#12.
16:33:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:33:53 INFO  : 'jtag frequency' command is executed.
16:33:53 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:53 INFO  : Context for 'APU' is selected.
16:33:53 INFO  : System reset is completed.
16:33:56 INFO  : 'after 3000' command is executed.
16:33:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:33:59 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:33:59 INFO  : Context for 'APU' is selected.
16:33:59 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:33:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:59 INFO  : Context for 'APU' is selected.
16:33:59 INFO  : 'ps7_init' command is executed.
16:33:59 INFO  : 'ps7_post_config' command is executed.
16:33:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:00 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:00 INFO  : Memory regions updated for context APU
16:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:00 INFO  : 'con' command is executed.
16:34:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:34:00 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:52:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525708086854,  Project:1525687647268
16:52:40 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:54:26 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:54:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:54:35 INFO  : 
16:54:35 INFO  : Updating hardware inferred compiler options for application.
16:54:35 INFO  : Clearing existing target manager status.
17:09:45 INFO  : Disconnected from the channel tcfchan#13.
17:09:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:09:46 INFO  : 'jtag frequency' command is executed.
17:09:46 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:46 INFO  : Context for 'APU' is selected.
17:09:47 INFO  : System reset is completed.
17:09:50 INFO  : 'after 3000' command is executed.
17:09:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:09:52 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:52 INFO  : Context for 'APU' is selected.
17:09:52 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:52 INFO  : Context for 'APU' is selected.
17:09:53 INFO  : 'ps7_init' command is executed.
17:09:53 INFO  : 'ps7_post_config' command is executed.
17:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:53 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:53 INFO  : Memory regions updated for context APU
17:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:53 INFO  : 'con' command is executed.
17:09:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:09:53 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:46:31 INFO  : Disconnected from the channel tcfchan#14.
17:46:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:46:33 INFO  : 'jtag frequency' command is executed.
17:46:33 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:33 INFO  : Context for 'APU' is selected.
17:46:33 INFO  : System reset is completed.
17:46:36 INFO  : 'after 3000' command is executed.
17:46:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:46:39 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:46:39 INFO  : Context for 'APU' is selected.
17:46:39 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:39 INFO  : Context for 'APU' is selected.
17:46:39 INFO  : 'ps7_init' command is executed.
17:46:39 INFO  : 'ps7_post_config' command is executed.
17:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:40 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:40 INFO  : Memory regions updated for context APU
17:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:40 INFO  : 'con' command is executed.
17:46:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:46:40 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:47:24 INFO  : Disconnected from the channel tcfchan#15.
17:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:47:26 INFO  : 'jtag frequency' command is executed.
17:47:26 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:26 INFO  : Context for 'APU' is selected.
17:47:26 INFO  : System reset is completed.
17:47:29 INFO  : 'after 3000' command is executed.
17:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:47:31 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:47:31 INFO  : Context for 'APU' is selected.
17:47:31 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:31 INFO  : Context for 'APU' is selected.
17:47:32 INFO  : 'ps7_init' command is executed.
17:47:32 INFO  : 'ps7_post_config' command is executed.
17:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:32 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:32 INFO  : Memory regions updated for context APU
17:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : 'con' command is executed.
17:47:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:47:33 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:47:55 INFO  : Disconnected from the channel tcfchan#16.
17:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:47:56 INFO  : 'jtag frequency' command is executed.
17:47:56 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:56 INFO  : Context for 'APU' is selected.
17:47:56 INFO  : System reset is completed.
17:47:59 INFO  : 'after 3000' command is executed.
17:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:48:02 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:48:02 INFO  : Context for 'APU' is selected.
17:48:02 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:02 INFO  : Context for 'APU' is selected.
17:48:02 INFO  : 'ps7_init' command is executed.
17:48:02 INFO  : 'ps7_post_config' command is executed.
17:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:03 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:03 INFO  : Memory regions updated for context APU
17:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:03 INFO  : 'con' command is executed.
17:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:48:03 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:16:51 INFO  : Disconnected from the channel tcfchan#17.
19:16:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:16:52 INFO  : 'jtag frequency' command is executed.
19:16:52 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:16:52 INFO  : Context for 'APU' is selected.
19:16:52 INFO  : System reset is completed.
19:16:55 INFO  : 'after 3000' command is executed.
19:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:16:58 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:16:58 INFO  : Context for 'APU' is selected.
19:16:58 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:16:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:58 INFO  : Context for 'APU' is selected.
19:16:58 INFO  : 'ps7_init' command is executed.
19:16:59 INFO  : 'ps7_post_config' command is executed.
19:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:59 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:59 INFO  : Memory regions updated for context APU
19:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:59 INFO  : 'con' command is executed.
19:16:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:16:59 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:22:34 INFO  : Disconnected from the channel tcfchan#18.
19:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:22:36 INFO  : 'jtag frequency' command is executed.
19:22:36 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:36 INFO  : Context for 'APU' is selected.
19:22:36 INFO  : System reset is completed.
19:22:39 INFO  : 'after 3000' command is executed.
19:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:22:41 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:22:42 INFO  : Context for 'APU' is selected.
19:22:42 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:22:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:42 INFO  : Context for 'APU' is selected.
19:22:42 INFO  : 'ps7_init' command is executed.
19:22:42 INFO  : 'ps7_post_config' command is executed.
19:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:43 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:43 INFO  : Memory regions updated for context APU
19:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:43 INFO  : 'con' command is executed.
19:22:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:22:43 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:23:34 INFO  : Disconnected from the channel tcfchan#19.
19:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:23:35 INFO  : 'jtag frequency' command is executed.
19:23:35 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:35 INFO  : Context for 'APU' is selected.
19:23:36 INFO  : System reset is completed.
19:23:39 INFO  : 'after 3000' command is executed.
19:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:23:41 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:23:41 INFO  : Context for 'APU' is selected.
19:23:41 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:23:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:41 INFO  : Context for 'APU' is selected.
19:23:42 INFO  : 'ps7_init' command is executed.
19:23:42 INFO  : 'ps7_post_config' command is executed.
19:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:42 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:42 INFO  : Memory regions updated for context APU
19:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:42 INFO  : 'con' command is executed.
19:23:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:23:42 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:24:04 INFO  : Disconnected from the channel tcfchan#20.
19:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:24:06 INFO  : 'jtag frequency' command is executed.
19:24:06 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:06 INFO  : Context for 'APU' is selected.
19:24:06 INFO  : System reset is completed.
19:24:09 INFO  : 'after 3000' command is executed.
19:24:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:24:12 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:24:12 INFO  : Context for 'APU' is selected.
19:24:12 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:24:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:12 INFO  : Context for 'APU' is selected.
19:24:12 INFO  : 'ps7_init' command is executed.
19:24:12 INFO  : 'ps7_post_config' command is executed.
19:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:12 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:12 INFO  : Memory regions updated for context APU
19:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:13 INFO  : 'con' command is executed.
19:24:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:24:13 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:24:27 INFO  : Disconnected from the channel tcfchan#21.
19:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:24:55 INFO  : 'jtag frequency' command is executed.
19:24:55 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:55 INFO  : Context for 'APU' is selected.
19:24:55 INFO  : System reset is completed.
19:24:58 INFO  : 'after 3000' command is executed.
19:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:25:00 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:25:00 INFO  : Context for 'APU' is selected.
19:25:00 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:01 INFO  : Context for 'APU' is selected.
19:25:01 INFO  : 'ps7_init' command is executed.
19:25:01 INFO  : 'ps7_post_config' command is executed.
19:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:01 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:01 INFO  : Memory regions updated for context APU
19:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:02 INFO  : 'con' command is executed.
19:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:25:02 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:25:32 INFO  : Disconnected from the channel tcfchan#22.
19:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:25:34 INFO  : 'jtag frequency' command is executed.
19:25:34 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:34 INFO  : Context for 'APU' is selected.
19:25:34 INFO  : System reset is completed.
19:25:37 INFO  : 'after 3000' command is executed.
19:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:25:39 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:25:40 INFO  : Context for 'APU' is selected.
19:25:40 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:40 INFO  : Context for 'APU' is selected.
19:25:40 INFO  : 'ps7_init' command is executed.
19:25:40 INFO  : 'ps7_post_config' command is executed.
19:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:40 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:40 INFO  : Memory regions updated for context APU
19:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:41 INFO  : 'con' command is executed.
19:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:25:41 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:36:14 INFO  : Disconnected from the channel tcfchan#23.
19:36:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:36:15 INFO  : 'jtag frequency' command is executed.
19:36:15 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:15 INFO  : Context for 'APU' is selected.
19:36:15 INFO  : System reset is completed.
19:36:18 INFO  : 'after 3000' command is executed.
19:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:36:21 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:36:21 INFO  : Context for 'APU' is selected.
19:36:21 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:21 INFO  : Context for 'APU' is selected.
19:36:21 INFO  : 'ps7_init' command is executed.
19:36:22 INFO  : 'ps7_post_config' command is executed.
19:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:22 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:22 INFO  : Memory regions updated for context APU
19:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:22 INFO  : 'con' command is executed.
19:36:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:36:22 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:36:41 INFO  : Disconnected from the channel tcfchan#24.
19:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:36:42 INFO  : 'jtag frequency' command is executed.
19:36:42 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:43 INFO  : Context for 'APU' is selected.
19:36:43 INFO  : System reset is completed.
19:36:46 INFO  : 'after 3000' command is executed.
19:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:36:48 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:36:48 INFO  : Context for 'APU' is selected.
19:36:48 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:36:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:48 INFO  : Context for 'APU' is selected.
19:36:49 INFO  : 'ps7_init' command is executed.
19:36:49 INFO  : 'ps7_post_config' command is executed.
19:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:49 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:49 INFO  : Memory regions updated for context APU
19:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:49 INFO  : 'con' command is executed.
19:36:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:36:49 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:37:51 INFO  : Disconnected from the channel tcfchan#25.
19:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:37:53 INFO  : 'jtag frequency' command is executed.
19:37:53 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:37:53 INFO  : Context for 'APU' is selected.
19:37:53 INFO  : System reset is completed.
19:37:56 INFO  : 'after 3000' command is executed.
19:37:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:37:59 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:37:59 INFO  : Context for 'APU' is selected.
19:37:59 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:59 INFO  : Context for 'APU' is selected.
19:37:59 INFO  : 'ps7_init' command is executed.
19:37:59 INFO  : 'ps7_post_config' command is executed.
19:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:00 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:00 INFO  : Memory regions updated for context APU
19:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:00 INFO  : 'con' command is executed.
19:38:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:38:00 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:39:06 INFO  : Disconnected from the channel tcfchan#26.
19:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:39:17 INFO  : 'jtag frequency' command is executed.
19:39:17 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:17 INFO  : Context for 'APU' is selected.
19:39:17 INFO  : System reset is completed.
19:39:20 INFO  : 'after 3000' command is executed.
19:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:39:23 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:39:23 INFO  : Context for 'APU' is selected.
19:39:23 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:39:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:23 INFO  : Context for 'APU' is selected.
19:39:24 INFO  : 'ps7_init' command is executed.
19:39:24 INFO  : 'ps7_post_config' command is executed.
19:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:24 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:24 INFO  : Memory regions updated for context APU
19:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:24 INFO  : 'con' command is executed.
19:39:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:39:24 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:44:11 INFO  : Disconnected from the channel tcfchan#27.
19:44:13 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:53:32 INFO  : Registering command handlers for SDK TCF services
19:53:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
19:53:36 INFO  : XSCT server has started successfully.
19:53:36 INFO  : Successfully done setting XSCT server connection channel  
19:53:38 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
19:53:38 INFO  : Successfully done setting SDK workspace  
19:53:38 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
19:53:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:59:49 INFO  : 'jtag frequency' command is executed.
19:59:49 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:49 INFO  : Context for 'APU' is selected.
19:59:49 INFO  : System reset is completed.
19:59:52 INFO  : 'after 3000' command is executed.
19:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:59:55 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:59:55 INFO  : Context for 'APU' is selected.
19:59:55 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:55 INFO  : Context for 'APU' is selected.
19:59:55 INFO  : 'ps7_init' command is executed.
19:59:55 INFO  : 'ps7_post_config' command is executed.
19:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:56 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:56 INFO  : Memory regions updated for context APU
19:59:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:56 INFO  : 'con' command is executed.
19:59:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:59:56 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:01:11 INFO  : Disconnected from the channel tcfchan#1.
20:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:08:04 INFO  : 'jtag frequency' command is executed.
20:08:04 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:04 INFO  : Context for 'APU' is selected.
20:08:05 INFO  : System reset is completed.
20:08:08 INFO  : 'after 3000' command is executed.
20:08:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:08:10 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:08:10 INFO  : Context for 'APU' is selected.
20:08:14 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:08:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:14 INFO  : Context for 'APU' is selected.
20:08:15 INFO  : 'ps7_init' command is executed.
20:08:15 INFO  : 'ps7_post_config' command is executed.
20:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:15 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:15 INFO  : Memory regions updated for context APU
20:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:15 INFO  : 'con' command is executed.
20:08:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:08:15 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:13:41 INFO  : Disconnected from the channel tcfchan#2.
20:41:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525721942436,  Project:1525708086854
20:41:36 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:41:42 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:41:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:41:51 INFO  : 
20:41:52 INFO  : Updating hardware inferred compiler options for application.
20:41:52 INFO  : Clearing existing target manager status.
20:41:52 WARN  : Given IPC port value is invalid. Using default port 2350
20:41:52 WARN  : Given XMD timeout value is invalid. Using default value of 50000
20:41:54 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
20:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:43:53 INFO  : 'jtag frequency' command is executed.
20:43:53 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:53 INFO  : Context for 'APU' is selected.
20:43:53 INFO  : System reset is completed.
20:43:56 INFO  : 'after 3000' command is executed.
20:43:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:43:59 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:43:59 INFO  : Context for 'APU' is selected.
20:43:59 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:59 INFO  : Context for 'APU' is selected.
20:43:59 INFO  : 'ps7_init' command is executed.
20:43:59 INFO  : 'ps7_post_config' command is executed.
20:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:00 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:00 INFO  : Memory regions updated for context APU
20:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:00 INFO  : 'con' command is executed.
20:44:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:44:00 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:49:34 INFO  : Disconnected from the channel tcfchan#3.
20:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:49:35 INFO  : 'jtag frequency' command is executed.
20:49:35 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:36 INFO  : Context for 'APU' is selected.
20:49:36 INFO  : System reset is completed.
20:49:39 INFO  : 'after 3000' command is executed.
20:49:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:49:41 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:49:41 INFO  : Context for 'APU' is selected.
20:49:44 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:49:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:45 INFO  : Context for 'APU' is selected.
20:49:45 INFO  : 'ps7_init' command is executed.
20:49:45 INFO  : 'ps7_post_config' command is executed.
20:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:45 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:45 INFO  : Memory regions updated for context APU
20:49:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:46 INFO  : 'con' command is executed.
20:49:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:49:46 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:55:41 INFO  : Disconnected from the channel tcfchan#4.
20:55:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:55:42 INFO  : 'jtag frequency' command is executed.
20:55:42 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:43 INFO  : Context for 'APU' is selected.
20:55:43 INFO  : System reset is completed.
20:55:46 INFO  : 'after 3000' command is executed.
20:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:55:48 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:55:48 INFO  : Context for 'APU' is selected.
20:55:48 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:55:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:48 INFO  : Context for 'APU' is selected.
20:55:49 INFO  : 'ps7_init' command is executed.
20:55:49 INFO  : 'ps7_post_config' command is executed.
20:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:49 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:49 INFO  : Memory regions updated for context APU
20:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:49 INFO  : 'con' command is executed.
20:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:55:49 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:01:46 INFO  : Disconnected from the channel tcfchan#5.
21:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:01:48 INFO  : 'jtag frequency' command is executed.
21:01:48 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:48 INFO  : Context for 'APU' is selected.
21:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:48 INFO  : System reset is completed.
21:01:51 INFO  : 'after 3000' command is executed.
21:01:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:01:54 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:01:54 INFO  : Context for 'APU' is selected.
21:01:54 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:54 INFO  : Context for 'APU' is selected.
21:01:54 INFO  : 'ps7_init' command is executed.
21:01:54 INFO  : 'ps7_post_config' command is executed.
21:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:55 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:01:55 INFO  : Memory regions updated for context APU
21:01:55 INFO  : 'jtag frequency' command is executed.
21:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:55 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:55 INFO  : 'con' command is executed.
21:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:01:55 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:01:55 INFO  : Context for 'APU' is selected.
21:01:55 INFO  : System reset is completed.
21:01:58 INFO  : 'after 3000' command is executed.
21:01:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:02:00 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:02:00 INFO  : Context for 'APU' is selected.
21:02:00 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:02:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:01 INFO  : Context for 'APU' is selected.
21:02:01 INFO  : 'ps7_init' command is executed.
21:02:01 INFO  : 'ps7_post_config' command is executed.
21:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:01 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:01 INFO  : Memory regions updated for context APU
21:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:01 INFO  : 'con' command is executed.
21:02:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:02:01 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:25:46 INFO  : Disconnected from the channel tcfchan#6.
21:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:25:47 INFO  : 'jtag frequency' command is executed.
21:25:47 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:47 INFO  : Context for 'APU' is selected.
21:25:48 INFO  : System reset is completed.
21:25:51 INFO  : 'after 3000' command is executed.
21:25:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:25:53 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:25:53 INFO  : Context for 'APU' is selected.
21:25:53 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:25:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:53 INFO  : Context for 'APU' is selected.
21:25:54 INFO  : 'ps7_init' command is executed.
21:25:54 INFO  : 'ps7_post_config' command is executed.
21:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:54 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:54 INFO  : Memory regions updated for context APU
21:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:54 INFO  : 'con' command is executed.
21:25:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:25:54 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:49:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525726167402,  Project:1525721942436
21:49:44 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:49:46 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:49:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:49:56 INFO  : 
21:49:56 INFO  : Updating hardware inferred compiler options for application.
21:49:56 INFO  : Clearing existing target manager status.
21:54:38 INFO  : Disconnected from the channel tcfchan#7.
21:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:54:40 INFO  : 'jtag frequency' command is executed.
21:54:40 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:40 INFO  : Context for 'APU' is selected.
21:54:40 INFO  : System reset is completed.
21:54:43 INFO  : 'after 3000' command is executed.
21:54:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:54:45 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:54:45 INFO  : Context for 'APU' is selected.
21:54:45 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:54:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:45 INFO  : Context for 'APU' is selected.
21:54:46 INFO  : 'ps7_init' command is executed.
21:54:46 INFO  : 'ps7_post_config' command is executed.
21:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:46 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:46 INFO  : Memory regions updated for context APU
21:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:46 INFO  : 'con' command is executed.
21:54:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:54:46 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:04:52 INFO  : Disconnected from the channel tcfchan#8.
22:04:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:04:53 INFO  : 'jtag frequency' command is executed.
22:04:53 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:53 INFO  : Context for 'APU' is selected.
22:04:53 INFO  : System reset is completed.
22:04:56 INFO  : 'after 3000' command is executed.
22:04:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:04:59 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:59 INFO  : Context for 'APU' is selected.
22:04:59 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:59 INFO  : Context for 'APU' is selected.
22:04:59 INFO  : 'ps7_init' command is executed.
22:04:59 INFO  : 'ps7_post_config' command is executed.
22:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:00 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:00 INFO  : Memory regions updated for context APU
22:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:00 INFO  : 'con' command is executed.
22:05:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:05:00 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:26:28 INFO  : Registering command handlers for SDK TCF services
22:26:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
22:26:32 INFO  : XSCT server has started successfully.
22:26:32 INFO  : Successfully done setting XSCT server connection channel  
22:26:35 INFO  : Successfully done setting SDK workspace  
22:26:39 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
22:26:39 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
22:26:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:05:53 INFO  : Registering command handlers for SDK TCF services
19:05:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
19:05:58 INFO  : XSCT server has started successfully.
19:06:01 INFO  : Successfully done setting XSCT server connection channel  
19:06:05 INFO  : Successfully done setting SDK workspace  
19:06:05 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
19:06:05 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
19:06:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:19:57 INFO  : Registering command handlers for SDK TCF services
19:19:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
19:20:02 INFO  : XSCT server has started successfully.
19:20:02 INFO  : Successfully done setting XSCT server connection channel  
19:20:05 INFO  : Successfully done setting SDK workspace  
19:20:08 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
19:20:08 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
19:20:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:21:56 INFO  : 'jtag frequency' command is executed.
19:21:56 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:57 INFO  : Context for 'APU' is selected.
19:21:57 INFO  : System reset is completed.
19:22:00 INFO  : 'after 3000' command is executed.
19:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:22:03 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:22:04 INFO  : Context for 'APU' is selected.
19:22:04 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:22:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:04 INFO  : Context for 'APU' is selected.
19:22:05 INFO  : 'ps7_init' command is executed.
19:22:05 INFO  : 'ps7_post_config' command is executed.
19:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:05 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:05 INFO  : Memory regions updated for context APU
19:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:05 INFO  : 'con' command is executed.
19:22:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:22:05 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:35:58 INFO  : Disconnected from the channel tcfchan#1.
19:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:35:59 INFO  : 'jtag frequency' command is executed.
19:35:59 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:00 INFO  : Context for 'APU' is selected.
19:36:00 INFO  : System reset is completed.
19:36:03 INFO  : 'after 3000' command is executed.
19:36:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:36:05 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
19:36:05 INFO  : Context for 'APU' is selected.
19:36:09 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:36:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:09 INFO  : Context for 'APU' is selected.
19:36:10 INFO  : 'ps7_init' command is executed.
19:36:10 INFO  : 'ps7_post_config' command is executed.
19:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:10 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:10 INFO  : Memory regions updated for context APU
19:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:10 INFO  : 'con' command is executed.
19:36:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:36:10 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:58:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525982169976,  Project:1525726167402
20:58:25 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:58:38 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:58:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:58:50 INFO  : 
20:58:51 INFO  : Updating hardware inferred compiler options for application.
20:58:51 INFO  : Clearing existing target manager status.
20:58:51 WARN  : Given IPC port value is invalid. Using default port 2350
20:58:51 WARN  : Given XMD timeout value is invalid. Using default value of 50000
20:58:53 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
21:03:00 INFO  : Disconnected from the channel tcfchan#2.
21:03:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:03:02 INFO  : 'jtag frequency' command is executed.
21:03:02 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:02 INFO  : Context for 'APU' is selected.
21:03:02 INFO  : System reset is completed.
21:03:05 INFO  : 'after 3000' command is executed.
21:03:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:03:07 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
21:03:07 INFO  : Context for 'APU' is selected.
21:03:07 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:08 INFO  : Context for 'APU' is selected.
21:03:08 INFO  : 'ps7_init' command is executed.
21:03:08 INFO  : 'ps7_post_config' command is executed.
21:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:08 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:08 INFO  : Memory regions updated for context APU
21:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:08 INFO  : 'con' command is executed.
21:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:03:08 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:06:58 INFO  : Disconnected from the channel tcfchan#3.
21:06:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:06:59 INFO  : 'jtag frequency' command is executed.
21:06:59 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:00 INFO  : Context for 'APU' is selected.
21:07:00 INFO  : System reset is completed.
21:07:03 INFO  : 'after 3000' command is executed.
21:07:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:07:05 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
21:07:05 INFO  : Context for 'APU' is selected.
21:07:09 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:07:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:09 INFO  : Context for 'APU' is selected.
21:07:10 INFO  : 'ps7_init' command is executed.
21:07:10 INFO  : 'ps7_post_config' command is executed.
21:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:10 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:10 INFO  : Memory regions updated for context APU
21:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:10 INFO  : 'con' command is executed.
21:07:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:07:10 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:33:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525984099574,  Project:1525982169976
21:33:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:33:34 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:33:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:33:45 INFO  : 
21:33:46 INFO  : Updating hardware inferred compiler options for application.
21:33:46 INFO  : Clearing existing target manager status.
21:36:17 INFO  : Disconnected from the channel tcfchan#4.
21:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:36:19 INFO  : 'jtag frequency' command is executed.
21:36:19 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:19 INFO  : Context for 'APU' is selected.
21:36:19 INFO  : System reset is completed.
21:36:22 INFO  : 'after 3000' command is executed.
21:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:36:24 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
21:36:24 INFO  : Context for 'APU' is selected.
21:36:24 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:36:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:25 INFO  : Context for 'APU' is selected.
21:36:25 INFO  : 'ps7_init' command is executed.
21:36:25 INFO  : 'ps7_post_config' command is executed.
21:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:25 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:25 INFO  : Memory regions updated for context APU
21:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:25 INFO  : 'con' command is executed.
21:36:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:36:25 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:42:19 INFO  : Disconnected from the channel tcfchan#5.
21:42:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:42:21 INFO  : 'jtag frequency' command is executed.
21:42:21 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:21 INFO  : Context for 'APU' is selected.
21:42:21 INFO  : System reset is completed.
21:42:24 INFO  : 'after 3000' command is executed.
21:42:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:42:26 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
21:42:26 INFO  : Context for 'APU' is selected.
21:42:26 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:27 INFO  : Context for 'APU' is selected.
21:42:27 INFO  : 'ps7_init' command is executed.
21:42:27 INFO  : 'ps7_post_config' command is executed.
21:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:27 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:27 INFO  : Memory regions updated for context APU
21:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:27 INFO  : 'con' command is executed.
21:42:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:42:27 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:50:23 INFO  : Disconnected from the channel tcfchan#6.
21:50:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:50:24 INFO  : 'jtag frequency' command is executed.
21:50:24 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:24 INFO  : Context for 'APU' is selected.
21:50:24 INFO  : System reset is completed.
21:50:27 INFO  : 'after 3000' command is executed.
21:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:50:30 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
21:50:30 INFO  : Context for 'APU' is selected.
21:50:30 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:50:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:30 INFO  : Context for 'APU' is selected.
21:50:30 INFO  : 'ps7_init' command is executed.
21:50:30 INFO  : 'ps7_post_config' command is executed.
21:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:31 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:31 INFO  : Memory regions updated for context APU
21:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:31 INFO  : 'con' command is executed.
21:50:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:50:31 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:54:54 INFO  : Disconnected from the channel tcfchan#7.
21:54:56 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:57:27 INFO  : Registering command handlers for SDK TCF services
21:57:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
21:57:30 INFO  : XSCT server has started successfully.
21:57:30 INFO  : Successfully done setting XSCT server connection channel  
21:57:33 INFO  : Successfully done setting SDK workspace  
21:57:37 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
21:57:37 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
21:57:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:57:57 INFO  : 'jtag frequency' command is executed.
21:57:57 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:57 INFO  : Context for 'APU' is selected.
21:57:58 INFO  : System reset is completed.
21:58:01 INFO  : 'after 3000' command is executed.
21:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:58:04 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
21:58:04 INFO  : Context for 'APU' is selected.
21:58:05 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:05 INFO  : Context for 'APU' is selected.
21:58:06 INFO  : 'ps7_init' command is executed.
21:58:06 INFO  : 'ps7_post_config' command is executed.
21:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:06 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:06 INFO  : Memory regions updated for context APU
21:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:06 INFO  : 'con' command is executed.
21:58:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:58:06 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
15:15:00 INFO  : Registering command handlers for SDK TCF services
15:15:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
15:15:04 INFO  : XSCT server has started successfully.
15:15:08 INFO  : Successfully done setting XSCT server connection channel  
15:15:13 INFO  : Successfully done setting SDK workspace  
15:15:13 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
15:15:13 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
15:15:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:21:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
15:21:23 INFO  : 'jtag frequency' command is executed.
15:21:23 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:24 INFO  : Context for 'APU' is selected.
15:21:24 INFO  : System reset is completed.
15:21:27 INFO  : 'after 3000' command is executed.
15:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
15:21:30 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
15:21:31 INFO  : Context for 'APU' is selected.
15:21:31 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:31 INFO  : Context for 'APU' is selected.
15:21:32 INFO  : 'ps7_init' command is executed.
15:21:32 INFO  : 'ps7_post_config' command is executed.
15:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:33 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:33 INFO  : Memory regions updated for context APU
15:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:33 INFO  : 'con' command is executed.
15:21:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

15:21:33 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
15:28:53 INFO  : Disconnected from the channel tcfchan#1.
15:28:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
15:28:55 INFO  : 'jtag frequency' command is executed.
15:28:55 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:55 INFO  : Context for 'APU' is selected.
15:28:55 INFO  : System reset is completed.
15:28:58 INFO  : 'after 3000' command is executed.
15:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
15:29:01 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
15:29:01 INFO  : Context for 'APU' is selected.
15:29:06 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:29:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:06 INFO  : Context for 'APU' is selected.
15:29:07 INFO  : 'ps7_init' command is executed.
15:29:07 INFO  : 'ps7_post_config' command is executed.
15:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:07 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:07 INFO  : Memory regions updated for context APU
15:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:07 INFO  : 'con' command is executed.
15:29:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

15:29:07 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
15:32:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
15:41:27 INFO  : Registering command handlers for SDK TCF services
15:41:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
15:41:32 INFO  : XSCT server has started successfully.
15:41:32 INFO  : Successfully done setting XSCT server connection channel  
15:41:35 INFO  : Successfully done setting SDK workspace  
15:41:40 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
15:41:40 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
15:41:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:42:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
15:42:39 INFO  : 'jtag frequency' command is executed.
15:42:39 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:39 INFO  : Context for 'APU' is selected.
15:42:39 INFO  : System reset is completed.
15:42:42 INFO  : 'after 3000' command is executed.
15:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
15:42:44 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
15:42:45 INFO  : Context for 'APU' is selected.
15:42:45 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:45 INFO  : Context for 'APU' is selected.
15:42:45 INFO  : 'ps7_init' command is executed.
15:42:45 INFO  : 'ps7_post_config' command is executed.
15:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:46 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:46 INFO  : Memory regions updated for context APU
15:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:46 INFO  : 'con' command is executed.
15:42:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

15:42:46 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:32:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1526050978557,  Project:1525984099574
16:32:39 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:32:42 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:32:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:32:58 INFO  : 
16:32:59 INFO  : Updating hardware inferred compiler options for application.
16:32:59 INFO  : Clearing existing target manager status.
16:32:59 WARN  : Given IPC port value is invalid. Using default port 2350
16:32:59 WARN  : Given XMD timeout value is invalid. Using default value of 50000
16:33:01 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
16:35:15 INFO  : Disconnected from the channel tcfchan#1.
16:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:36:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:36:39 INFO  : 'jtag frequency' command is executed.
16:36:39 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:39 INFO  : Context for 'APU' is selected.
16:36:39 INFO  : System reset is completed.
16:36:43 INFO  : 'after 3000' command is executed.
16:36:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:36:45 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
16:36:45 INFO  : Context for 'APU' is selected.
16:36:45 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:45 INFO  : Context for 'APU' is selected.
16:36:46 INFO  : 'ps7_init' command is executed.
16:36:46 INFO  : 'ps7_post_config' command is executed.
16:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:46 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:46 INFO  : Memory regions updated for context APU
16:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:46 INFO  : 'con' command is executed.
16:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:36:46 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:37:42 INFO  : Disconnected from the channel tcfchan#2.
16:37:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:37:43 INFO  : 'jtag frequency' command is executed.
16:37:43 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:43 INFO  : Context for 'APU' is selected.
16:37:44 INFO  : System reset is completed.
16:37:47 INFO  : 'after 3000' command is executed.
16:37:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:37:49 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
16:37:49 INFO  : Context for 'APU' is selected.
16:37:54 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:37:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:54 INFO  : Context for 'APU' is selected.
16:37:55 INFO  : 'ps7_init' command is executed.
16:37:55 INFO  : 'ps7_post_config' command is executed.
16:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:55 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:55 INFO  : Memory regions updated for context APU
16:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:55 INFO  : 'con' command is executed.
16:37:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:37:55 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:38:44 INFO  : Disconnected from the channel tcfchan#3.
16:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:38:45 INFO  : 'jtag frequency' command is executed.
16:38:45 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:45 INFO  : Context for 'APU' is selected.
16:38:45 INFO  : System reset is completed.
16:38:48 INFO  : 'after 3000' command is executed.
16:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:38:51 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
16:38:51 INFO  : Context for 'APU' is selected.
16:38:51 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:51 INFO  : Context for 'APU' is selected.
16:38:52 INFO  : 'ps7_init' command is executed.
16:38:52 INFO  : 'ps7_post_config' command is executed.
16:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:52 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:52 INFO  : Memory regions updated for context APU
16:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:52 INFO  : 'con' command is executed.
16:38:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:38:52 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:39:40 INFO  : Disconnected from the channel tcfchan#4.
16:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:39:41 INFO  : 'jtag frequency' command is executed.
16:39:41 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:41 INFO  : Context for 'APU' is selected.
16:39:41 INFO  : System reset is completed.
16:39:44 INFO  : 'after 3000' command is executed.
16:39:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:39:47 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
16:39:47 INFO  : Context for 'APU' is selected.
16:39:47 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:47 INFO  : Context for 'APU' is selected.
16:39:48 INFO  : 'ps7_init' command is executed.
16:39:48 INFO  : 'ps7_post_config' command is executed.
16:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:48 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:48 INFO  : Memory regions updated for context APU
16:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:48 INFO  : 'con' command is executed.
16:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:39:48 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:47:08 INFO  : Disconnected from the channel tcfchan#5.
16:47:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:47:09 INFO  : 'jtag frequency' command is executed.
16:47:09 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:10 INFO  : Context for 'APU' is selected.
16:47:10 INFO  : System reset is completed.
16:47:13 INFO  : 'after 3000' command is executed.
16:47:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:47:15 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
16:47:15 INFO  : Context for 'APU' is selected.
16:47:15 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:15 INFO  : Context for 'APU' is selected.
16:47:16 INFO  : 'ps7_init' command is executed.
16:47:16 INFO  : 'ps7_post_config' command is executed.
16:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:16 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:16 INFO  : Memory regions updated for context APU
16:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:16 INFO  : 'con' command is executed.
16:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:47:16 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:47:49 INFO  : Disconnected from the channel tcfchan#6.
16:47:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:47:51 INFO  : 'jtag frequency' command is executed.
16:47:51 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:51 INFO  : Context for 'APU' is selected.
16:47:51 INFO  : System reset is completed.
16:47:54 INFO  : 'after 3000' command is executed.
16:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:47:56 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
16:47:56 INFO  : Context for 'APU' is selected.
16:47:56 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:47:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:56 INFO  : Context for 'APU' is selected.
16:47:57 INFO  : 'ps7_init' command is executed.
16:47:57 INFO  : 'ps7_post_config' command is executed.
16:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:57 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:57 INFO  : Memory regions updated for context APU
16:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:57 INFO  : 'con' command is executed.
16:47:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:47:57 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:50:11 INFO  : Disconnected from the channel tcfchan#7.
16:50:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:50:12 INFO  : 'jtag frequency' command is executed.
16:50:12 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:12 INFO  : Context for 'APU' is selected.
16:50:12 INFO  : System reset is completed.
16:50:15 INFO  : 'after 3000' command is executed.
16:50:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:50:18 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
16:50:18 INFO  : Context for 'APU' is selected.
16:50:18 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:50:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:18 INFO  : Context for 'APU' is selected.
16:50:18 INFO  : 'ps7_init' command is executed.
16:50:18 INFO  : 'ps7_post_config' command is executed.
16:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:19 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:19 INFO  : Memory regions updated for context APU
16:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:19 INFO  : 'con' command is executed.
16:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:50:19 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:09:10 INFO  : Disconnected from the channel tcfchan#8.
17:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:09:11 INFO  : 'jtag frequency' command is executed.
17:09:11 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:11 INFO  : Context for 'APU' is selected.
17:09:11 INFO  : System reset is completed.
17:09:14 INFO  : 'after 3000' command is executed.
17:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:09:17 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
17:09:17 INFO  : Context for 'APU' is selected.
17:09:17 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:17 INFO  : Context for 'APU' is selected.
17:09:17 INFO  : 'ps7_init' command is executed.
17:09:17 INFO  : 'ps7_post_config' command is executed.
17:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:17 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:18 INFO  : Memory regions updated for context APU
17:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:18 INFO  : 'con' command is executed.
17:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:09:18 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:30:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1526055840536,  Project:1526050978557
17:30:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:30:31 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:30:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:30:43 INFO  : 
17:30:44 INFO  : Updating hardware inferred compiler options for application.
17:30:44 INFO  : Clearing existing target manager status.
17:51:04 INFO  : Disconnected from the channel tcfchan#9.
17:51:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:51:06 INFO  : 'jtag frequency' command is executed.
17:51:06 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:06 INFO  : Context for 'APU' is selected.
17:51:06 INFO  : System reset is completed.
17:51:09 INFO  : 'after 3000' command is executed.
17:51:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:51:11 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
17:51:11 INFO  : Context for 'APU' is selected.
17:51:11 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:51:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:11 INFO  : Context for 'APU' is selected.
17:51:12 INFO  : 'ps7_init' command is executed.
17:51:12 INFO  : 'ps7_post_config' command is executed.
17:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:12 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:12 INFO  : Memory regions updated for context APU
17:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:13 INFO  : 'con' command is executed.
17:51:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:51:13 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:51:54 INFO  : Disconnected from the channel tcfchan#10.
17:51:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:51:56 INFO  : 'jtag frequency' command is executed.
17:51:56 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:56 INFO  : Context for 'APU' is selected.
17:51:56 INFO  : System reset is completed.
17:51:59 INFO  : 'after 3000' command is executed.
17:51:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:52:01 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:02 INFO  : Context for 'APU' is selected.
17:52:02 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:02 INFO  : Context for 'APU' is selected.
17:52:02 INFO  : 'ps7_init' command is executed.
17:52:02 INFO  : 'ps7_post_config' command is executed.
17:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:02 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:02 INFO  : Memory regions updated for context APU
17:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:03 INFO  : 'con' command is executed.
17:52:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:52:03 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:50:49 INFO  : Disconnected from the channel tcfchan#11.
18:50:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:50:51 INFO  : 'jtag frequency' command is executed.
18:50:51 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:51 INFO  : Context for 'APU' is selected.
18:50:51 INFO  : System reset is completed.
18:50:54 INFO  : 'after 3000' command is executed.
18:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:50:56 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:50:56 INFO  : Context for 'APU' is selected.
18:50:56 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:50:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:56 INFO  : Context for 'APU' is selected.
18:50:57 INFO  : 'ps7_init' command is executed.
18:50:57 INFO  : 'ps7_post_config' command is executed.
18:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:57 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:57 INFO  : Memory regions updated for context APU
18:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:57 INFO  : 'con' command is executed.
18:50:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:50:57 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:51:44 INFO  : Disconnected from the channel tcfchan#12.
18:51:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:51:45 INFO  : 'fpga -state' command is executed.
18:51:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:51:46 INFO  : 'jtag frequency' command is executed.
18:51:46 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:46 INFO  : Context for 'APU' is selected.
18:51:46 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:51:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:46 INFO  : Context for 'APU' is selected.
18:51:46 INFO  : 'stop' command is executed.
18:51:46 INFO  : 'ps7_init' command is executed.
18:51:46 INFO  : 'ps7_post_config' command is executed.
18:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:47 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:47 INFO  : Memory regions updated for context APU
18:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:47 INFO  : 'con' command is executed.
18:51:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:51:47 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:52:33 INFO  : Disconnected from the channel tcfchan#13.
18:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:52:34 INFO  : 'jtag frequency' command is executed.
18:52:34 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:34 INFO  : Context for 'APU' is selected.
18:52:35 INFO  : System reset is completed.
18:52:38 INFO  : 'after 3000' command is executed.
18:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:52:40 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
18:52:40 INFO  : Context for 'APU' is selected.
18:52:40 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:52:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:40 INFO  : Context for 'APU' is selected.
18:52:41 INFO  : 'ps7_init' command is executed.
18:52:41 INFO  : 'ps7_post_config' command is executed.
18:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:41 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:41 INFO  : Memory regions updated for context APU
18:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:41 INFO  : 'con' command is executed.
18:52:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:52:41 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:10:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1526061962572,  Project:1526055840536
19:10:54 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:10:57 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:11:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:11:10 INFO  : 
19:11:11 INFO  : Updating hardware inferred compiler options for application.
19:11:11 INFO  : Clearing existing target manager status.
19:12:51 INFO  : Disconnected from the channel tcfchan#14.
19:12:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:12:53 INFO  : 'jtag frequency' command is executed.
19:12:53 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:12:53 INFO  : Context for 'APU' is selected.
19:12:53 INFO  : System reset is completed.
19:12:56 INFO  : 'after 3000' command is executed.
19:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:12:58 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
19:12:58 INFO  : Context for 'APU' is selected.
19:12:58 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:12:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:59 INFO  : Context for 'APU' is selected.
19:12:59 INFO  : 'ps7_init' command is executed.
19:12:59 INFO  : 'ps7_post_config' command is executed.
19:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:59 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:59 INFO  : Memory regions updated for context APU
19:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:00 INFO  : 'con' command is executed.
19:13:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:13:00 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:25:08 INFO  : Disconnected from the channel tcfchan#15.
19:25:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:25:09 INFO  : 'fpga -state' command is executed.
19:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:25:09 INFO  : 'jtag frequency' command is executed.
19:25:09 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:09 INFO  : Context for 'APU' is selected.
19:25:09 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:09 INFO  : Context for 'APU' is selected.
19:25:09 INFO  : 'stop' command is executed.
19:25:10 INFO  : 'ps7_init' command is executed.
19:25:10 INFO  : 'ps7_post_config' command is executed.
19:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:10 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:10 INFO  : Memory regions updated for context APU
19:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:10 INFO  : 'con' command is executed.
19:25:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:25:10 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:59:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1526064908166,  Project:1526061962572
19:59:18 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:59:19 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:59:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:59:32 INFO  : 
19:59:33 INFO  : Updating hardware inferred compiler options for application.
19:59:33 INFO  : Clearing existing target manager status.
20:01:28 INFO  : Disconnected from the channel tcfchan#16.
20:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:01:30 INFO  : 'jtag frequency' command is executed.
20:01:30 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:31 INFO  : Context for 'APU' is selected.
20:01:31 INFO  : System reset is completed.
20:01:34 INFO  : 'after 3000' command is executed.
20:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:01:38 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
20:01:38 INFO  : Context for 'APU' is selected.
20:01:38 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:01:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:38 INFO  : Context for 'APU' is selected.
20:01:38 INFO  : 'ps7_init' command is executed.
20:01:38 INFO  : 'ps7_post_config' command is executed.
20:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:38 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:38 INFO  : Memory regions updated for context APU
20:01:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:39 INFO  : 'con' command is executed.
20:01:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:01:39 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:15:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1526065993489,  Project:1526064908166
20:15:09 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:15:11 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:15:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:15:22 INFO  : 
20:15:23 INFO  : Updating hardware inferred compiler options for application.
20:15:23 INFO  : Clearing existing target manager status.
20:16:28 INFO  : Disconnected from the channel tcfchan#17.
20:16:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:16:30 INFO  : 'jtag frequency' command is executed.
20:16:30 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:30 INFO  : Context for 'APU' is selected.
20:16:30 INFO  : System reset is completed.
20:16:33 INFO  : 'after 3000' command is executed.
20:16:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:16:36 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
20:16:36 INFO  : Context for 'APU' is selected.
20:16:36 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:16:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:36 INFO  : Context for 'APU' is selected.
20:16:37 INFO  : 'ps7_init' command is executed.
20:16:37 INFO  : 'ps7_post_config' command is executed.
20:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:37 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:37 INFO  : Memory regions updated for context APU
20:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:37 INFO  : 'con' command is executed.
20:16:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:16:37 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:33:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1526066889763,  Project:1526065993489
20:33:51 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:33:54 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:34:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:34:04 INFO  : 
20:34:05 INFO  : Updating hardware inferred compiler options for application.
20:34:05 INFO  : Clearing existing target manager status.
20:35:19 INFO  : Disconnected from the channel tcfchan#18.
20:35:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:35:21 INFO  : 'jtag frequency' command is executed.
20:35:21 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:35:21 INFO  : Context for 'APU' is selected.
20:35:21 INFO  : System reset is completed.
20:35:24 INFO  : 'after 3000' command is executed.
20:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:35:26 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
20:35:26 INFO  : Context for 'APU' is selected.
20:35:27 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:35:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:27 INFO  : Context for 'APU' is selected.
20:35:27 INFO  : 'ps7_init' command is executed.
20:35:27 INFO  : 'ps7_post_config' command is executed.
20:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:27 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:35:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:27 INFO  : Memory regions updated for context APU
20:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:28 INFO  : 'con' command is executed.
20:35:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:35:28 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:39:33 INFO  : Disconnected from the channel tcfchan#19.
20:39:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:39:34 INFO  : 'jtag frequency' command is executed.
20:39:34 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:35 INFO  : Context for 'APU' is selected.
20:39:35 INFO  : System reset is completed.
20:39:38 INFO  : 'after 3000' command is executed.
20:39:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:39:40 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
20:39:40 INFO  : Context for 'APU' is selected.
20:39:40 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:39:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:40 INFO  : Context for 'APU' is selected.
20:39:41 INFO  : 'ps7_init' command is executed.
20:39:41 INFO  : 'ps7_post_config' command is executed.
20:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:41 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:41 INFO  : Memory regions updated for context APU
20:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:41 INFO  : 'con' command is executed.
20:39:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:39:41 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:49:44 INFO  : Disconnected from the channel tcfchan#20.
20:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:49:46 INFO  : 'jtag frequency' command is executed.
20:49:46 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:46 INFO  : Context for 'APU' is selected.
20:49:46 INFO  : System reset is completed.
20:49:49 INFO  : 'after 3000' command is executed.
20:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:49:52 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
20:49:52 INFO  : Context for 'APU' is selected.
20:49:52 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:49:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:52 INFO  : Context for 'APU' is selected.
20:49:52 INFO  : 'ps7_init' command is executed.
20:49:52 INFO  : 'ps7_post_config' command is executed.
20:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:52 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:52 INFO  : Memory regions updated for context APU
20:49:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:53 INFO  : 'con' command is executed.
20:49:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:49:53 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:08:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1526069063725,  Project:1526066889763
21:08:13 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:09:10 INFO  : Copied contents of C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:09:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:09:21 INFO  : 
21:09:22 INFO  : Updating hardware inferred compiler options for application.
21:09:22 INFO  : Clearing existing target manager status.
21:12:27 INFO  : Disconnected from the channel tcfchan#21.
21:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:12:29 INFO  : 'jtag frequency' command is executed.
21:12:29 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:29 INFO  : Context for 'APU' is selected.
21:12:29 INFO  : System reset is completed.
21:12:32 INFO  : 'after 3000' command is executed.
21:12:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:12:35 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
21:12:35 INFO  : Context for 'APU' is selected.
21:12:35 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:12:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:35 INFO  : Context for 'APU' is selected.
21:12:36 INFO  : 'ps7_init' command is executed.
21:12:36 INFO  : 'ps7_post_config' command is executed.
21:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:36 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:36 INFO  : Memory regions updated for context APU
21:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:36 INFO  : 'con' command is executed.
21:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:12:36 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:34:39 INFO  : Disconnected from the channel tcfchan#22.
21:34:40 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:42:04 INFO  : Registering command handlers for SDK TCF services
20:42:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\block_compile\block_compile.sdk\temp_xsdb_launch_script.tcl
20:42:13 INFO  : XSCT server has started successfully.
20:42:19 INFO  : Successfully done setting XSCT server connection channel  
20:42:23 INFO  : Successfully done setting SDK workspace  
20:42:23 INFO  : Processing command line option -hwspec C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf.
20:42:23 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
20:42:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:42:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:43:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:43:41 INFO  : 'jtag frequency' command is executed.
20:43:41 INFO  : Sourcing of 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:42 INFO  : Context for 'APU' is selected.
20:43:42 INFO  : System reset is completed.
20:43:45 INFO  : 'after 3000' command is executed.
20:43:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:43:48 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit"
20:43:48 INFO  : Context for 'APU' is selected.
20:43:48 INFO  : Hardware design information is loaded from 'C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:48 INFO  : Context for 'APU' is selected.
20:43:49 INFO  : 'ps7_init' command is executed.
20:43:49 INFO  : 'ps7_post_config' command is executed.
20:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:49 INFO  : The application 'C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/block_compile/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/block_compile/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:50 INFO  : Memory regions updated for context APU
20:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:50 INFO  : 'con' command is executed.
20:43:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:43:50 INFO  : Launch script is exported to file 'C:\hdl_projects\block_compile\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:49:25 INFO  : Invoking Bootgen: bootgen -image application.bif -arch zynq -o C:\hdl_projects\block_compile\block_compile.sdk\application\bootimage\BOOT.bin
20:49:25 INFO  : Creating new bif file C:\hdl_projects\block_compile\block_compile.sdk\application\bootimage\application.bif
20:49:29 INFO  : Bootgen command execution is done.
22:20:18 INFO  : Disconnected from the channel tcfchan#1.
11:44:41 INFO  : Registering command handlers for SDK TCF services
11:44:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\temp_xsdb_launch_script.tcl
11:44:45 INFO  : XSCT server has started successfully.
11:44:49 INFO  : Successfully done setting XSCT server connection channel  
11:44:49 INFO  : Processing command line option -hwspec C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf.
11:44:49 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
11:44:49 INFO  : Successfully done setting SDK workspace  
11:44:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1528020616163,  Project:1526069063725
11:44:56 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/hdl_projects/block_compile/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:45:03 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
11:49:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
11:49:43 INFO  : 'jtag frequency' command is executed.
11:49:43 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
11:49:47 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
  3  04900220
11:49:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
----------------End of Script----------------

11:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
11:50:45 INFO  : 'jtag frequency' command is executed.
11:50:45 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
11:50:45 INFO  : Context for 'APU' is selected.
11:50:45 INFO  : System reset is completed.
11:50:48 INFO  : 'after 3000' command is executed.
11:50:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
11:50:52 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
11:50:53 INFO  : Context for 'APU' is selected.
11:50:53 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
11:50:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:54 INFO  : Context for 'APU' is selected.
11:50:54 INFO  : 'ps7_init' command is executed.
11:50:54 INFO  : 'ps7_post_config' command is executed.
11:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:55 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:55 INFO  : Memory regions updated for context APU
11:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:55 INFO  : 'con' command is executed.
11:50:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

11:50:55 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:24:45 INFO  : Disconnected from the channel tcfchan#1.
13:39:15 INFO  : Registering command handlers for SDK TCF services
13:39:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\temp_xsdb_launch_script.tcl
13:39:19 INFO  : XSCT server has started successfully.
13:39:19 INFO  : Successfully done setting XSCT server connection channel  
13:39:23 INFO  : Successfully done setting SDK workspace  
13:39:23 INFO  : Processing command line option -hwspec C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf.
13:39:23 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
13:39:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
13:46:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543671450010,  Project:1526069063725
13:46:52 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:46:56 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
13:47:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:47:12 INFO  : 
13:47:13 INFO  : Updating hardware inferred compiler options for application.
13:47:13 INFO  : Clearing existing target manager status.
13:47:13 WARN  : Given IPC port value is invalid. Using default port 2350
13:47:13 WARN  : Given XMD timeout value is invalid. Using default value of 50000
13:47:15 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
13:53:18 INFO  : 'jtag frequency' command is executed.
13:53:18 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
13:53:19 INFO  : Context for 'APU' is selected.
13:53:19 INFO  : System reset is completed.
13:53:22 INFO  : 'after 3000' command is executed.
13:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
13:53:25 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:53:26 INFO  : Context for 'APU' is selected.
13:53:27 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
13:53:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:27 INFO  : Context for 'APU' is selected.
13:53:27 INFO  : 'ps7_init' command is executed.
13:53:27 INFO  : 'ps7_post_config' command is executed.
13:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:28 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:28 INFO  : Memory regions updated for context APU
13:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:28 INFO  : 'con' command is executed.
13:53:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

13:53:28 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:53:42 INFO  : Disconnected from the channel tcfchan#1.
13:53:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
13:53:44 INFO  : 'jtag frequency' command is executed.
13:53:44 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
13:53:44 INFO  : Context for 'APU' is selected.
13:53:44 INFO  : System reset is completed.
13:53:47 INFO  : 'after 3000' command is executed.
13:53:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
13:53:50 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:53:50 INFO  : Context for 'APU' is selected.
13:53:55 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
13:53:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:55 INFO  : Context for 'APU' is selected.
13:53:56 INFO  : 'ps7_init' command is executed.
13:53:56 INFO  : 'ps7_post_config' command is executed.
13:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:56 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:56 INFO  : Memory regions updated for context APU
13:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:56 INFO  : 'con' command is executed.
13:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

13:53:56 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:54:24 INFO  : Disconnected from the channel tcfchan#2.
13:54:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
13:54:25 INFO  : 'jtag frequency' command is executed.
13:54:25 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
13:54:26 INFO  : Context for 'APU' is selected.
13:54:26 INFO  : System reset is completed.
13:54:29 INFO  : 'after 3000' command is executed.
13:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
13:54:32 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:54:32 INFO  : Context for 'APU' is selected.
13:54:32 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
13:54:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:32 INFO  : Context for 'APU' is selected.
13:54:32 INFO  : 'ps7_init' command is executed.
13:54:32 INFO  : 'ps7_post_config' command is executed.
13:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:33 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:33 INFO  : Memory regions updated for context APU
13:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:33 INFO  : 'con' command is executed.
13:54:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

13:54:33 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:55:38 INFO  : Disconnected from the channel tcfchan#3.
13:55:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
13:55:40 INFO  : 'jtag frequency' command is executed.
13:55:40 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
13:55:40 INFO  : Context for 'APU' is selected.
13:55:40 INFO  : System reset is completed.
13:55:43 INFO  : 'after 3000' command is executed.
13:55:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
13:55:45 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:55:46 INFO  : Context for 'APU' is selected.
13:55:46 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
13:55:46 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:46 INFO  : Context for 'APU' is selected.
13:55:46 INFO  : 'ps7_init' command is executed.
13:55:46 INFO  : 'ps7_post_config' command is executed.
13:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:47 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:47 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:47 INFO  : Memory regions updated for context APU
13:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:47 INFO  : 'con' command is executed.
13:55:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

13:55:47 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:56:39 INFO  : Disconnected from the channel tcfchan#4.
13:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
13:56:40 INFO  : 'jtag frequency' command is executed.
13:56:40 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
13:56:40 INFO  : Context for 'APU' is selected.
13:56:40 INFO  : System reset is completed.
13:56:43 INFO  : 'after 3000' command is executed.
13:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
13:56:46 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:56:46 INFO  : Context for 'APU' is selected.
13:56:46 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
13:56:46 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:46 INFO  : Context for 'APU' is selected.
13:56:46 INFO  : 'ps7_init' command is executed.
13:56:46 INFO  : 'ps7_post_config' command is executed.
13:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:47 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:47 INFO  : Memory regions updated for context APU
13:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:47 INFO  : 'con' command is executed.
13:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

13:56:47 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:29:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543674536417,  Project:1543671450010
14:29:56 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:30:00 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
14:30:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:30:14 INFO  : 
14:30:14 INFO  : Updating hardware inferred compiler options for application.
14:30:14 INFO  : Clearing existing target manager status.
14:33:57 INFO  : Disconnected from the channel tcfchan#5.
14:33:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:34:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:34:19 INFO  : 'jtag frequency' command is executed.
14:34:19 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:34:19 INFO  : Context for 'APU' is selected.
14:34:20 INFO  : System reset is completed.
14:34:23 INFO  : 'after 3000' command is executed.
14:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:34:25 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
14:34:26 INFO  : Context for 'APU' is selected.
14:34:26 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:26 INFO  : Context for 'APU' is selected.
14:34:27 INFO  : 'ps7_init' command is executed.
14:34:27 INFO  : 'ps7_post_config' command is executed.
14:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:27 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:27 INFO  : Memory regions updated for context APU
14:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:27 INFO  : 'con' command is executed.
14:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:34:27 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:44:49 INFO  : Disconnected from the channel tcfchan#6.
14:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:44:51 INFO  : 'jtag frequency' command is executed.
14:44:51 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:44:51 INFO  : Context for 'APU' is selected.
14:44:51 INFO  : System reset is completed.
14:44:54 INFO  : 'after 3000' command is executed.
14:44:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:44:57 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:44:57 INFO  : Context for 'APU' is selected.
14:44:57 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:44:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:57 INFO  : Context for 'APU' is selected.
14:44:58 INFO  : 'ps7_init' command is executed.
14:44:58 INFO  : 'ps7_post_config' command is executed.
14:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:58 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:58 INFO  : Memory regions updated for context APU
14:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:58 INFO  : 'con' command is executed.
14:44:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:44:58 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:46:38 INFO  : Disconnected from the channel tcfchan#7.
14:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:46:40 INFO  : 'jtag frequency' command is executed.
14:46:40 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:46:40 INFO  : Context for 'APU' is selected.
14:46:40 INFO  : System reset is completed.
14:46:43 INFO  : 'after 3000' command is executed.
14:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:46:45 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:46:46 INFO  : Context for 'APU' is selected.
14:46:46 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:46:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:46 INFO  : Context for 'APU' is selected.
14:46:46 INFO  : 'ps7_init' command is executed.
14:46:46 INFO  : 'ps7_post_config' command is executed.
14:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:47 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:47 INFO  : Memory regions updated for context APU
14:46:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:47 INFO  : 'con' command is executed.
14:46:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:46:47 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:52:13 INFO  : Disconnected from the channel tcfchan#8.
14:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:52:14 INFO  : 'jtag frequency' command is executed.
14:52:14 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:52:14 INFO  : Context for 'APU' is selected.
14:52:14 INFO  : System reset is completed.
14:52:17 INFO  : 'after 3000' command is executed.
14:52:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:52:20 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:52:20 INFO  : Context for 'APU' is selected.
14:52:20 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:52:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:20 INFO  : Context for 'APU' is selected.
14:52:21 INFO  : 'ps7_init' command is executed.
14:52:21 INFO  : 'ps7_post_config' command is executed.
14:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:21 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:21 INFO  : Memory regions updated for context APU
14:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:21 INFO  : 'con' command is executed.
14:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:52:21 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:53:44 INFO  : Disconnected from the channel tcfchan#9.
14:53:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:53:45 INFO  : 'jtag frequency' command is executed.
14:53:45 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:53:45 INFO  : Context for 'APU' is selected.
14:53:46 INFO  : System reset is completed.
14:53:49 INFO  : 'after 3000' command is executed.
14:53:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:53:51 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:53:51 INFO  : Context for 'APU' is selected.
14:53:51 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:53:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:51 INFO  : Context for 'APU' is selected.
14:53:52 INFO  : 'ps7_init' command is executed.
14:53:52 INFO  : 'ps7_post_config' command is executed.
14:53:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:52 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:52 INFO  : Memory regions updated for context APU
14:53:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:52 INFO  : 'con' command is executed.
14:53:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:53:52 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:54:29 INFO  : Disconnected from the channel tcfchan#10.
14:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:54:30 INFO  : 'jtag frequency' command is executed.
14:54:30 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:54:30 INFO  : Context for 'APU' is selected.
14:54:30 INFO  : System reset is completed.
14:54:33 INFO  : 'after 3000' command is executed.
14:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:54:36 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:54:36 INFO  : Context for 'APU' is selected.
14:54:36 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:54:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:36 INFO  : Context for 'APU' is selected.
14:54:37 INFO  : 'ps7_init' command is executed.
14:54:37 INFO  : 'ps7_post_config' command is executed.
14:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:37 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:37 INFO  : Memory regions updated for context APU
14:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:37 INFO  : 'con' command is executed.
14:54:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:54:37 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
15:04:37 INFO  : Disconnected from the channel tcfchan#11.
15:04:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
15:04:39 INFO  : 'jtag frequency' command is executed.
15:04:39 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:04:39 INFO  : Context for 'APU' is selected.
15:04:39 INFO  : System reset is completed.
15:04:42 INFO  : 'after 3000' command is executed.
15:04:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
15:04:44 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:04:44 INFO  : Context for 'APU' is selected.
15:04:45 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
15:04:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:45 INFO  : Context for 'APU' is selected.
15:04:45 INFO  : 'ps7_init' command is executed.
15:04:45 INFO  : 'ps7_post_config' command is executed.
15:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:45 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:46 INFO  : Memory regions updated for context APU
15:04:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:46 INFO  : 'con' command is executed.
15:04:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

15:04:46 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
15:14:12 INFO  : Disconnected from the channel tcfchan#12.
15:14:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
15:14:13 INFO  : 'jtag frequency' command is executed.
15:14:13 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:14:13 INFO  : Context for 'APU' is selected.
15:14:14 INFO  : System reset is completed.
15:14:17 INFO  : 'after 3000' command is executed.
15:14:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
15:14:19 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:14:19 INFO  : Context for 'APU' is selected.
15:14:19 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
15:14:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:19 INFO  : Context for 'APU' is selected.
15:14:20 INFO  : 'ps7_init' command is executed.
15:14:20 INFO  : 'ps7_post_config' command is executed.
15:14:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:20 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:20 INFO  : Memory regions updated for context APU
15:14:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:20 INFO  : 'con' command is executed.
15:14:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

15:14:20 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
15:20:13 INFO  : Disconnected from the channel tcfchan#13.
15:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
15:20:14 INFO  : 'jtag frequency' command is executed.
15:20:14 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:20:15 INFO  : Context for 'APU' is selected.
15:20:15 INFO  : System reset is completed.
15:20:18 INFO  : 'after 3000' command is executed.
15:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
15:20:21 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:20:21 INFO  : Context for 'APU' is selected.
15:20:21 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
15:20:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:21 INFO  : Context for 'APU' is selected.
15:20:22 INFO  : 'ps7_init' command is executed.
15:20:22 INFO  : 'ps7_post_config' command is executed.
15:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:22 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:22 INFO  : Memory regions updated for context APU
15:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:22 INFO  : 'con' command is executed.
15:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

15:20:22 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
15:41:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543678807587,  Project:1543674536417
15:41:18 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:41:21 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
15:41:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:41:36 INFO  : 
15:41:37 INFO  : Updating hardware inferred compiler options for application.
15:41:37 INFO  : Clearing existing target manager status.
15:53:15 INFO  : Disconnected from the channel tcfchan#14.
15:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
15:53:18 INFO  : 'jtag frequency' command is executed.
15:53:18 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:53:18 INFO  : Context for 'APU' is selected.
15:53:18 INFO  : System reset is completed.
15:53:21 INFO  : 'after 3000' command is executed.
15:53:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
15:53:23 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:53:23 INFO  : Context for 'APU' is selected.
15:53:23 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
15:53:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:23 INFO  : Context for 'APU' is selected.
15:53:24 INFO  : 'ps7_init' command is executed.
15:53:24 INFO  : 'ps7_post_config' command is executed.
15:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:24 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:24 INFO  : Memory regions updated for context APU
15:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:25 INFO  : 'con' command is executed.
15:53:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

15:53:25 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:26:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543681521859,  Project:1543678807587
16:26:46 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:26:49 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
16:26:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:27:03 INFO  : 
16:27:04 INFO  : Updating hardware inferred compiler options for application.
16:27:04 INFO  : Clearing existing target manager status.
17:00:41 INFO  : Disconnected from the channel tcfchan#15.
17:00:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:00:44 INFO  : 'jtag frequency' command is executed.
17:00:44 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:00:44 INFO  : Context for 'APU' is selected.
17:00:44 INFO  : System reset is completed.
17:00:47 INFO  : 'after 3000' command is executed.
17:00:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:00:51 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:00:51 INFO  : Context for 'APU' is selected.
17:00:51 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:00:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:51 INFO  : Context for 'APU' is selected.
17:00:52 INFO  : 'ps7_init' command is executed.
17:00:52 INFO  : 'ps7_post_config' command is executed.
17:00:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:52 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:52 INFO  : Memory regions updated for context APU
17:00:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:53 INFO  : 'con' command is executed.
17:00:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:00:53 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:17:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543684539489,  Project:1543681521859
17:17:31 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:17:39 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
17:17:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:17:56 INFO  : 
17:17:56 INFO  : Updating hardware inferred compiler options for application.
17:17:56 INFO  : Clearing existing target manager status.
17:17:56 INFO  : Closing and re-opening the MSS file of ther project application_bsp
17:17:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:18:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:26:10 INFO  : Disconnected from the channel tcfchan#16.
17:26:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:26:12 INFO  : 'jtag frequency' command is executed.
17:26:12 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:26:12 INFO  : Context for 'APU' is selected.
17:26:13 INFO  : System reset is completed.
17:26:16 INFO  : 'after 3000' command is executed.
17:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:26:18 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:26:18 INFO  : Context for 'APU' is selected.
17:26:19 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:26:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:19 INFO  : Context for 'APU' is selected.
17:26:19 INFO  : 'ps7_init' command is executed.
17:26:19 INFO  : 'ps7_post_config' command is executed.
17:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:19 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:20 INFO  : Memory regions updated for context APU
17:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:20 INFO  : 'con' command is executed.
17:26:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:26:20 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:26:54 INFO  : Disconnected from the channel tcfchan#17.
17:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:26:56 INFO  : 'jtag frequency' command is executed.
17:26:56 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:26:56 INFO  : Context for 'APU' is selected.
17:26:56 INFO  : System reset is completed.
17:26:59 INFO  : 'after 3000' command is executed.
17:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:27:01 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:27:01 INFO  : Context for 'APU' is selected.
17:27:01 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:27:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:01 INFO  : Context for 'APU' is selected.
17:27:02 INFO  : 'ps7_init' command is executed.
17:27:02 INFO  : 'ps7_post_config' command is executed.
17:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:02 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:02 INFO  : Memory regions updated for context APU
17:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:03 INFO  : 'con' command is executed.
17:27:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:27:03 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:32:40 INFO  : Disconnected from the channel tcfchan#18.
17:32:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:32:41 INFO  : 'jtag frequency' command is executed.
17:32:41 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:32:42 INFO  : Context for 'APU' is selected.
17:32:42 INFO  : System reset is completed.
17:32:45 INFO  : 'after 3000' command is executed.
17:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:32:47 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:32:47 INFO  : Context for 'APU' is selected.
17:32:47 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:32:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:47 INFO  : Context for 'APU' is selected.
17:32:48 INFO  : 'ps7_init' command is executed.
17:32:48 INFO  : 'ps7_post_config' command is executed.
17:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:48 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:48 INFO  : Memory regions updated for context APU
17:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:49 INFO  : 'con' command is executed.
17:32:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:32:49 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:33:41 INFO  : Disconnected from the channel tcfchan#19.
17:33:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:33:42 INFO  : 'jtag frequency' command is executed.
17:33:42 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:33:42 INFO  : Context for 'APU' is selected.
17:33:42 INFO  : System reset is completed.
17:33:45 INFO  : 'after 3000' command is executed.
17:33:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:33:48 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:33:48 INFO  : Context for 'APU' is selected.
17:33:48 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:33:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:48 INFO  : Context for 'APU' is selected.
17:33:49 INFO  : 'ps7_init' command is executed.
17:33:49 INFO  : 'ps7_post_config' command is executed.
17:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:49 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:49 INFO  : Memory regions updated for context APU
17:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:49 INFO  : 'con' command is executed.
17:33:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:33:49 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:35:56 INFO  : Disconnected from the channel tcfchan#20.
17:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:35:57 INFO  : 'jtag frequency' command is executed.
17:35:57 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:35:58 INFO  : Context for 'APU' is selected.
17:35:58 INFO  : System reset is completed.
17:36:01 INFO  : 'after 3000' command is executed.
17:36:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:36:03 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:36:03 INFO  : Context for 'APU' is selected.
17:36:03 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:03 INFO  : Context for 'APU' is selected.
17:36:04 INFO  : 'ps7_init' command is executed.
17:36:04 INFO  : 'ps7_post_config' command is executed.
17:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:04 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:04 INFO  : Memory regions updated for context APU
17:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:05 INFO  : 'con' command is executed.
17:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:36:05 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:45:55 INFO  : Disconnected from the channel tcfchan#21.
17:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:45:57 INFO  : 'jtag frequency' command is executed.
17:45:57 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:45:57 INFO  : Context for 'APU' is selected.
17:45:57 INFO  : System reset is completed.
17:46:00 INFO  : 'after 3000' command is executed.
17:46:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:46:02 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:46:02 INFO  : Context for 'APU' is selected.
17:46:02 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:46:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:02 INFO  : Context for 'APU' is selected.
17:46:03 INFO  : 'ps7_init' command is executed.
17:46:03 INFO  : 'ps7_post_config' command is executed.
17:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:03 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:04 INFO  : Memory regions updated for context APU
17:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:04 INFO  : 'con' command is executed.
17:46:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:46:04 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:54:16 INFO  : Disconnected from the channel tcfchan#22.
17:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:54:17 INFO  : 'jtag frequency' command is executed.
17:54:17 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:54:17 INFO  : Context for 'APU' is selected.
17:54:18 INFO  : System reset is completed.
17:54:21 INFO  : 'after 3000' command is executed.
17:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:54:23 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:54:23 INFO  : Context for 'APU' is selected.
17:54:23 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:54:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:23 INFO  : Context for 'APU' is selected.
17:54:24 INFO  : 'ps7_init' command is executed.
17:54:24 INFO  : 'ps7_post_config' command is executed.
17:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:24 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:24 INFO  : Memory regions updated for context APU
17:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:24 INFO  : 'con' command is executed.
17:54:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:54:24 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:02:34 INFO  : Disconnected from the channel tcfchan#23.
18:02:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:02:40 INFO  : 'jtag frequency' command is executed.
18:02:40 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:02:40 INFO  : Context for 'APU' is selected.
18:02:41 INFO  : System reset is completed.
18:02:44 INFO  : 'after 3000' command is executed.
18:02:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:02:46 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:02:46 INFO  : Context for 'APU' is selected.
18:02:46 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:02:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:46 INFO  : Context for 'APU' is selected.
18:02:47 INFO  : 'ps7_init' command is executed.
18:02:47 INFO  : 'ps7_post_config' command is executed.
18:02:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:02:47 INFO  : Memory regions updated for context APU
18:02:47 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:02:58 INFO  : Disconnected from the channel tcfchan#24.
18:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:02:59 INFO  : 'jtag frequency' command is executed.
18:02:59 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:02:59 INFO  : Context for 'APU' is selected.
18:02:59 INFO  : System reset is completed.
18:03:02 INFO  : 'after 3000' command is executed.
18:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:03:05 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:03:05 INFO  : Context for 'APU' is selected.
18:03:05 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:03:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:05 INFO  : Context for 'APU' is selected.
18:03:06 INFO  : 'ps7_init' command is executed.
18:03:06 INFO  : 'ps7_post_config' command is executed.
18:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:06 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:06 INFO  : Memory regions updated for context APU
18:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:06 INFO  : 'con' command is executed.
18:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:03:06 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:18:10 INFO  : Disconnected from the channel tcfchan#25.
18:18:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:18:12 INFO  : 'jtag frequency' command is executed.
18:18:12 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:18:12 INFO  : Context for 'APU' is selected.
18:18:12 INFO  : System reset is completed.
18:18:15 INFO  : 'after 3000' command is executed.
18:18:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:18:18 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:18:18 INFO  : Context for 'APU' is selected.
18:18:18 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:18 INFO  : Context for 'APU' is selected.
18:18:18 INFO  : 'ps7_init' command is executed.
18:18:18 INFO  : 'ps7_post_config' command is executed.
18:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:19 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:19 INFO  : Memory regions updated for context APU
18:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:19 INFO  : 'con' command is executed.
18:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:18:19 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:19:25 INFO  : Disconnected from the channel tcfchan#26.
18:19:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:19:26 INFO  : 'jtag frequency' command is executed.
18:19:26 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:19:26 INFO  : Context for 'APU' is selected.
18:19:27 INFO  : System reset is completed.
18:19:30 INFO  : 'after 3000' command is executed.
18:19:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:19:32 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:19:32 INFO  : Context for 'APU' is selected.
18:19:32 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:19:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:32 INFO  : Context for 'APU' is selected.
18:19:33 INFO  : 'ps7_init' command is executed.
18:19:33 INFO  : 'ps7_post_config' command is executed.
18:19:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:33 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:33 INFO  : Memory regions updated for context APU
18:19:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:33 INFO  : 'con' command is executed.
18:19:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:19:33 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:22:44 INFO  : Disconnected from the channel tcfchan#27.
18:22:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:22:45 INFO  : 'jtag frequency' command is executed.
18:22:45 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:22:46 INFO  : Context for 'APU' is selected.
18:22:46 INFO  : System reset is completed.
18:22:49 INFO  : 'after 3000' command is executed.
18:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:22:51 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:22:51 INFO  : Context for 'APU' is selected.
18:22:51 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:22:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:51 INFO  : Context for 'APU' is selected.
18:22:52 INFO  : 'ps7_init' command is executed.
18:22:52 INFO  : 'ps7_post_config' command is executed.
18:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:52 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:52 INFO  : Memory regions updated for context APU
18:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:53 INFO  : 'con' command is executed.
18:22:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:22:53 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:23:42 INFO  : Disconnected from the channel tcfchan#28.
18:23:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:23:44 INFO  : 'jtag frequency' command is executed.
18:23:44 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:23:44 INFO  : Context for 'APU' is selected.
18:23:44 INFO  : System reset is completed.
18:23:47 INFO  : 'after 3000' command is executed.
18:23:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:23:49 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:23:50 INFO  : Context for 'APU' is selected.
18:23:50 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:23:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:50 INFO  : Context for 'APU' is selected.
18:23:50 INFO  : 'ps7_init' command is executed.
18:23:50 INFO  : 'ps7_post_config' command is executed.
18:23:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:51 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:51 INFO  : Memory regions updated for context APU
18:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:51 INFO  : 'con' command is executed.
18:23:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:23:51 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:43:16 INFO  : Disconnected from the channel tcfchan#29.
18:43:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:43:18 INFO  : 'jtag frequency' command is executed.
18:43:18 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:43:18 INFO  : Context for 'APU' is selected.
18:43:18 INFO  : System reset is completed.
18:43:21 INFO  : 'after 3000' command is executed.
18:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:43:24 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:43:24 INFO  : Context for 'APU' is selected.
18:43:24 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:43:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:24 INFO  : Context for 'APU' is selected.
18:43:25 INFO  : 'ps7_init' command is executed.
18:43:25 INFO  : 'ps7_post_config' command is executed.
18:43:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:25 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:25 INFO  : Memory regions updated for context APU
18:43:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:25 INFO  : 'con' command is executed.
18:43:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:43:25 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:51:54 INFO  : Disconnected from the channel tcfchan#30.
18:51:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:51:55 INFO  : 'jtag frequency' command is executed.
18:51:55 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:51:55 INFO  : Context for 'APU' is selected.
18:51:55 INFO  : System reset is completed.
18:51:58 INFO  : 'after 3000' command is executed.
18:51:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:52:01 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:52:01 INFO  : Context for 'APU' is selected.
18:52:01 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:52:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:01 INFO  : Context for 'APU' is selected.
18:52:02 INFO  : 'ps7_init' command is executed.
18:52:02 INFO  : 'ps7_post_config' command is executed.
18:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:02 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:02 INFO  : Memory regions updated for context APU
18:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:02 INFO  : 'con' command is executed.
18:52:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:52:02 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:56:32 INFO  : Disconnected from the channel tcfchan#31.
18:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:58:18 INFO  : 'jtag frequency' command is executed.
18:58:18 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:58:18 INFO  : Context for 'APU' is selected.
18:58:18 INFO  : System reset is completed.
18:58:21 INFO  : 'after 3000' command is executed.
18:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:58:24 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:58:24 INFO  : Context for 'APU' is selected.
18:58:24 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:58:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:24 INFO  : Context for 'APU' is selected.
18:58:25 INFO  : 'ps7_init' command is executed.
18:58:25 INFO  : 'ps7_post_config' command is executed.
18:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:25 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:25 INFO  : Memory regions updated for context APU
18:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:25 INFO  : 'con' command is executed.
18:58:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:58:25 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:59:34 INFO  : Disconnected from the channel tcfchan#32.
18:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:59:36 INFO  : 'jtag frequency' command is executed.
18:59:36 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:59:36 INFO  : Context for 'APU' is selected.
18:59:36 INFO  : System reset is completed.
18:59:39 INFO  : 'after 3000' command is executed.
18:59:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:59:41 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:59:41 INFO  : Context for 'APU' is selected.
18:59:41 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:59:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:42 INFO  : Context for 'APU' is selected.
18:59:42 INFO  : 'ps7_init' command is executed.
18:59:42 INFO  : 'ps7_post_config' command is executed.
18:59:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:43 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:43 INFO  : Memory regions updated for context APU
18:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:43 INFO  : 'con' command is executed.
18:59:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:59:43 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:00:52 INFO  : Disconnected from the channel tcfchan#33.
19:00:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:00:53 INFO  : 'jtag frequency' command is executed.
19:00:53 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:00:53 INFO  : Context for 'APU' is selected.
19:00:54 INFO  : System reset is completed.
19:00:57 INFO  : 'after 3000' command is executed.
19:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:00:59 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:00:59 INFO  : Context for 'APU' is selected.
19:00:59 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:00:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:59 INFO  : Context for 'APU' is selected.
19:01:00 INFO  : 'ps7_init' command is executed.
19:01:00 INFO  : 'ps7_post_config' command is executed.
19:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:00 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:01 INFO  : Memory regions updated for context APU
19:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:01:01 INFO  : 'con' command is executed.
19:01:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:01:01 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:01:01 INFO  : 'jtag frequency' command is executed.
19:01:01 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:01:01 INFO  : Context for 'APU' is selected.
19:01:01 INFO  : System reset is completed.
19:01:04 INFO  : 'after 3000' command is executed.
19:01:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:01:06 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:01:07 INFO  : Context for 'APU' is selected.
19:01:07 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:01:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:07 INFO  : Context for 'APU' is selected.
19:01:07 INFO  : 'ps7_init' command is executed.
19:01:07 INFO  : 'ps7_post_config' command is executed.
19:01:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:08 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:08 INFO  : Memory regions updated for context APU
19:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:08 INFO  : 'con' command is executed.
19:01:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:01:08 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:02:05 INFO  : Disconnected from the channel tcfchan#34.
19:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:02:06 INFO  : 'jtag frequency' command is executed.
19:02:06 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:02:06 INFO  : Context for 'APU' is selected.
19:02:07 INFO  : System reset is completed.
19:02:10 INFO  : 'after 3000' command is executed.
19:02:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:02:12 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:02:12 INFO  : Context for 'APU' is selected.
19:02:12 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:02:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:12 INFO  : Context for 'APU' is selected.
19:02:13 INFO  : 'ps7_init' command is executed.
19:02:13 INFO  : 'ps7_post_config' command is executed.
19:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:13 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:13 INFO  : Memory regions updated for context APU
19:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:13 INFO  : 'con' command is executed.
19:02:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:02:13 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:08:42 INFO  : Disconnected from the channel tcfchan#35.
19:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:08:44 INFO  : 'jtag frequency' command is executed.
19:08:44 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:08:44 INFO  : Context for 'APU' is selected.
19:08:44 INFO  : System reset is completed.
19:08:47 INFO  : 'after 3000' command is executed.
19:08:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:08:49 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:08:50 INFO  : Context for 'APU' is selected.
19:08:50 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:08:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:50 INFO  : Context for 'APU' is selected.
19:08:50 INFO  : 'ps7_init' command is executed.
19:08:50 INFO  : 'ps7_post_config' command is executed.
19:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:51 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:51 INFO  : Memory regions updated for context APU
19:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:51 INFO  : 'con' command is executed.
19:08:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:08:51 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:12:21 INFO  : Disconnected from the channel tcfchan#36.
19:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:12:22 INFO  : 'jtag frequency' command is executed.
19:12:22 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:12:23 INFO  : Context for 'APU' is selected.
19:12:23 INFO  : System reset is completed.
19:12:26 INFO  : 'after 3000' command is executed.
19:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:12:28 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:12:28 INFO  : Context for 'APU' is selected.
19:12:28 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:12:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:28 INFO  : Context for 'APU' is selected.
19:12:29 INFO  : 'ps7_init' command is executed.
19:12:29 INFO  : 'ps7_post_config' command is executed.
19:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:29 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:29 INFO  : Memory regions updated for context APU
19:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:29 INFO  : 'con' command is executed.
19:12:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:12:29 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:13:27 INFO  : Disconnected from the channel tcfchan#37.
19:13:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:13:29 INFO  : 'jtag frequency' command is executed.
19:13:29 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:13:29 INFO  : Context for 'APU' is selected.
19:13:29 INFO  : System reset is completed.
19:13:32 INFO  : 'after 3000' command is executed.
19:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:13:34 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:13:34 INFO  : Context for 'APU' is selected.
19:13:34 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:13:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:35 INFO  : Context for 'APU' is selected.
19:13:35 INFO  : 'ps7_init' command is executed.
19:13:35 INFO  : 'ps7_post_config' command is executed.
19:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:35 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:35 INFO  : Memory regions updated for context APU
19:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:36 INFO  : 'con' command is executed.
19:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:13:36 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:43:28 INFO  : Disconnected from the channel tcfchan#38.
19:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:43:29 INFO  : 'jtag frequency' command is executed.
19:43:29 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:43:30 INFO  : Context for 'APU' is selected.
19:43:30 INFO  : System reset is completed.
19:43:33 INFO  : 'after 3000' command is executed.
19:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:43:35 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:43:35 INFO  : Context for 'APU' is selected.
19:43:35 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:43:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:35 INFO  : Context for 'APU' is selected.
19:43:36 INFO  : 'ps7_init' command is executed.
19:43:36 INFO  : 'ps7_post_config' command is executed.
19:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:36 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:36 INFO  : Memory regions updated for context APU
19:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:36 INFO  : 'con' command is executed.
19:43:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:43:36 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:56:22 INFO  : Disconnected from the channel tcfchan#39.
19:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:56:24 INFO  : 'jtag frequency' command is executed.
19:56:24 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:56:24 INFO  : Context for 'APU' is selected.
19:56:24 INFO  : System reset is completed.
19:56:27 INFO  : 'after 3000' command is executed.
19:56:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:56:30 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:56:30 INFO  : Context for 'APU' is selected.
19:56:30 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:56:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:30 INFO  : Context for 'APU' is selected.
19:56:31 INFO  : 'ps7_init' command is executed.
19:56:31 INFO  : 'ps7_post_config' command is executed.
19:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:31 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:31 INFO  : Memory regions updated for context APU
19:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:31 INFO  : 'con' command is executed.
19:56:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:56:31 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:45:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543699278579,  Project:1543684539489
21:45:17 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:47:37 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
21:47:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:47:49 INFO  : 
21:47:50 INFO  : Updating hardware inferred compiler options for application.
21:47:50 INFO  : Clearing existing target manager status.
21:47:50 INFO  : Closing and re-opening the MSS file of ther project application_bsp
21:47:52 INFO  : Closing and re-opening the MSS file of ther project application_bsp
21:47:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:47:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:55:07 INFO  : Disconnected from the channel tcfchan#40.
21:55:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:55:10 INFO  : 'jtag frequency' command is executed.
21:55:10 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:55:10 INFO  : Context for 'APU' is selected.
21:55:10 INFO  : System reset is completed.
21:55:13 INFO  : 'after 3000' command is executed.
21:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:55:15 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
21:55:15 INFO  : Context for 'APU' is selected.
21:55:15 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
21:55:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:15 INFO  : Context for 'APU' is selected.
21:55:16 INFO  : 'ps7_init' command is executed.
21:55:16 INFO  : 'ps7_post_config' command is executed.
21:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:16 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:16 INFO  : Memory regions updated for context APU
21:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:17 INFO  : 'con' command is executed.
21:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:55:17 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:56:53 INFO  : Disconnected from the channel tcfchan#41.
21:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:56:55 INFO  : 'jtag frequency' command is executed.
21:56:55 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:56:55 INFO  : Context for 'APU' is selected.
21:56:55 INFO  : System reset is completed.
21:56:58 INFO  : 'after 3000' command is executed.
21:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:57:01 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
21:57:01 INFO  : Context for 'APU' is selected.
21:57:01 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
21:57:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:01 INFO  : Context for 'APU' is selected.
21:57:01 INFO  : 'ps7_init' command is executed.
21:57:01 INFO  : 'ps7_post_config' command is executed.
21:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:02 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:02 INFO  : Memory regions updated for context APU
21:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:02 INFO  : 'con' command is executed.
21:57:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:57:02 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:07:09 INFO  : Disconnected from the channel tcfchan#42.
22:07:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:07:11 INFO  : 'jtag frequency' command is executed.
22:07:11 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:07:11 INFO  : Context for 'APU' is selected.
22:07:11 INFO  : System reset is completed.
22:07:14 INFO  : 'after 3000' command is executed.
22:07:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:07:16 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:07:16 INFO  : Context for 'APU' is selected.
22:07:17 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:07:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:17 INFO  : Context for 'APU' is selected.
22:07:17 INFO  : 'ps7_init' command is executed.
22:07:17 INFO  : 'ps7_post_config' command is executed.
22:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:17 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:18 INFO  : Memory regions updated for context APU
22:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:18 INFO  : 'con' command is executed.
22:07:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:07:18 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:11:02 INFO  : Disconnected from the channel tcfchan#43.
22:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:11:04 INFO  : 'jtag frequency' command is executed.
22:11:04 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:11:04 INFO  : Context for 'APU' is selected.
22:11:04 INFO  : System reset is completed.
22:11:07 INFO  : 'after 3000' command is executed.
22:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:11:09 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:11:10 INFO  : Context for 'APU' is selected.
22:11:10 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:11:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:10 INFO  : Context for 'APU' is selected.
22:11:10 INFO  : 'ps7_init' command is executed.
22:11:10 INFO  : 'ps7_post_config' command is executed.
22:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:11 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:11 INFO  : Memory regions updated for context APU
22:11:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:11 INFO  : 'con' command is executed.
22:11:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:11:11 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:11:46 INFO  : Disconnected from the channel tcfchan#44.
22:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:11:48 INFO  : 'jtag frequency' command is executed.
22:11:48 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:11:48 INFO  : Context for 'APU' is selected.
22:11:48 INFO  : System reset is completed.
22:11:51 INFO  : 'after 3000' command is executed.
22:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:11:53 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:11:53 INFO  : Context for 'APU' is selected.
22:11:53 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:11:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:53 INFO  : Context for 'APU' is selected.
22:11:54 INFO  : 'ps7_init' command is executed.
22:11:54 INFO  : 'ps7_post_config' command is executed.
22:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:54 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:54 INFO  : Memory regions updated for context APU
22:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:55 INFO  : 'con' command is executed.
22:11:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:11:55 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
23:07:49 INFO  : Disconnected from the channel tcfchan#45.
23:07:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
23:07:50 INFO  : 'jtag frequency' command is executed.
23:07:50 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:07:50 INFO  : Context for 'APU' is selected.
23:07:50 INFO  : System reset is completed.
23:07:53 INFO  : 'after 3000' command is executed.
23:07:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
23:07:56 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:07:56 INFO  : Context for 'APU' is selected.
23:07:56 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:07:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:56 INFO  : Context for 'APU' is selected.
23:07:57 INFO  : 'ps7_init' command is executed.
23:07:57 INFO  : 'ps7_post_config' command is executed.
23:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:57 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:57 INFO  : Memory regions updated for context APU
23:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:57 INFO  : 'con' command is executed.
23:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

23:07:57 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
23:13:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543705867817,  Project:1543699278579
23:13:14 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:13:18 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
23:13:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:13:30 INFO  : 
23:13:30 INFO  : Updating hardware inferred compiler options for application.
23:13:30 INFO  : Clearing existing target manager status.
23:13:30 INFO  : Closing and re-opening the MSS file of ther project application_bsp
23:13:32 INFO  : Closing and re-opening the MSS file of ther project application_bsp
23:13:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:13:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:17:25 INFO  : Disconnected from the channel tcfchan#46.
23:17:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
23:17:27 INFO  : 'jtag frequency' command is executed.
23:17:27 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:17:27 INFO  : Context for 'APU' is selected.
23:17:28 INFO  : System reset is completed.
23:17:31 INFO  : 'after 3000' command is executed.
23:17:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
23:17:33 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:17:33 INFO  : Context for 'APU' is selected.
23:17:33 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:33 INFO  : Context for 'APU' is selected.
23:17:34 INFO  : 'ps7_init' command is executed.
23:17:34 INFO  : 'ps7_post_config' command is executed.
23:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:34 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:34 INFO  : Memory regions updated for context APU
23:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:35 INFO  : 'con' command is executed.
23:17:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

23:17:35 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
23:18:31 INFO  : Disconnected from the channel tcfchan#47.
23:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
23:18:33 INFO  : 'jtag frequency' command is executed.
23:18:33 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:18:33 INFO  : Context for 'APU' is selected.
23:18:33 INFO  : System reset is completed.
23:18:36 INFO  : 'after 3000' command is executed.
23:18:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
23:18:38 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:18:38 INFO  : Context for 'APU' is selected.
23:18:38 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:39 INFO  : Context for 'APU' is selected.
23:18:40 INFO  : 'ps7_init' command is executed.
23:18:40 INFO  : 'ps7_post_config' command is executed.
23:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:40 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:40 INFO  : Memory regions updated for context APU
23:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:40 INFO  : 'con' command is executed.
23:18:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

23:18:40 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
09:00:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543740894847,  Project:1543705867817
09:00:05 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:00:13 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
09:00:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:00:31 INFO  : 
09:00:32 INFO  : Updating hardware inferred compiler options for application.
09:00:32 INFO  : Clearing existing target manager status.
09:00:32 INFO  : Closing and re-opening the MSS file of ther project application_bsp
09:00:34 INFO  : Closing and re-opening the MSS file of ther project application_bsp
09:00:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:00:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:05:13 INFO  : Disconnected from the channel tcfchan#48.
09:12:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
09:12:20 INFO  : 'jtag frequency' command is executed.
09:12:20 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
09:12:20 INFO  : Context for 'APU' is selected.
09:12:20 INFO  : System reset is completed.
09:12:23 INFO  : 'after 3000' command is executed.
09:12:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
09:12:26 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
09:12:26 INFO  : Context for 'APU' is selected.
09:12:26 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
09:12:26 INFO  : 'configparams force-mem-access 1' command is executed.
09:12:26 INFO  : Context for 'APU' is selected.
09:12:27 INFO  : 'ps7_init' command is executed.
09:12:27 INFO  : 'ps7_post_config' command is executed.
09:12:27 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

09:12:27 INFO  : Memory regions updated for context APU
09:12:27 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
09:12:48 INFO  : Disconnected from the channel tcfchan#49.
09:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
09:12:50 INFO  : 'jtag frequency' command is executed.
09:12:50 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
09:12:50 INFO  : Context for 'APU' is selected.
09:12:50 INFO  : System reset is completed.
09:12:53 INFO  : 'after 3000' command is executed.
09:12:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
09:12:55 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
09:12:55 INFO  : Context for 'APU' is selected.
09:12:55 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
09:12:55 INFO  : 'configparams force-mem-access 1' command is executed.
09:12:56 INFO  : Context for 'APU' is selected.
09:12:56 INFO  : 'ps7_init' command is executed.
09:12:56 INFO  : 'ps7_post_config' command is executed.
09:12:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:56 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:12:56 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:56 INFO  : Memory regions updated for context APU
09:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:57 INFO  : 'con' command is executed.
09:12:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

09:12:57 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
09:13:09 INFO  : Disconnected from the channel tcfchan#50.
09:13:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
09:13:10 INFO  : 'jtag frequency' command is executed.
09:13:10 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
09:13:11 INFO  : Context for 'APU' is selected.
09:13:11 INFO  : System reset is completed.
09:13:14 INFO  : 'after 3000' command is executed.
09:13:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
09:13:16 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
09:13:16 INFO  : Context for 'APU' is selected.
09:13:16 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
09:13:16 INFO  : 'configparams force-mem-access 1' command is executed.
09:13:16 INFO  : Context for 'APU' is selected.
09:13:17 INFO  : 'ps7_init' command is executed.
09:13:17 INFO  : 'ps7_post_config' command is executed.
09:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:17 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:13:17 INFO  : 'configparams force-mem-access 0' command is executed.
09:13:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:13:17 INFO  : Memory regions updated for context APU
09:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:18 INFO  : 'con' command is executed.
09:13:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

09:13:18 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
09:19:35 INFO  : Disconnected from the channel tcfchan#51.
09:19:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:19:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
09:19:37 INFO  : 'jtag frequency' command is executed.
09:19:37 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
09:19:37 INFO  : Context for 'APU' is selected.
09:19:37 INFO  : System reset is completed.
09:19:40 INFO  : 'after 3000' command is executed.
09:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
09:19:43 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
09:19:43 INFO  : Context for 'APU' is selected.
09:19:43 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
09:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
09:19:43 INFO  : Context for 'APU' is selected.
09:19:43 INFO  : 'ps7_init' command is executed.
09:19:43 INFO  : 'ps7_post_config' command is executed.
09:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:19:44 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:19:44 INFO  : Memory regions updated for context APU
09:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:19:44 INFO  : 'con' command is executed.
09:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

09:19:44 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
09:59:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543744754111,  Project:1543740894847
09:59:53 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:59:57 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
10:00:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:00:09 INFO  : 
10:00:10 INFO  : Updating hardware inferred compiler options for application.
10:00:10 INFO  : Clearing existing target manager status.
10:00:10 INFO  : Closing and re-opening the MSS file of ther project application_bsp
10:00:12 INFO  : Closing and re-opening the MSS file of ther project application_bsp
10:00:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:00:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:03:43 INFO  : Disconnected from the channel tcfchan#52.
10:03:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
10:03:45 INFO  : 'jtag frequency' command is executed.
10:03:45 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
10:03:45 INFO  : Context for 'APU' is selected.
10:03:45 INFO  : System reset is completed.
10:03:48 INFO  : 'after 3000' command is executed.
10:03:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
10:03:51 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
10:03:51 INFO  : Context for 'APU' is selected.
10:03:51 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
10:03:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:51 INFO  : Context for 'APU' is selected.
10:03:52 INFO  : 'ps7_init' command is executed.
10:03:52 INFO  : 'ps7_post_config' command is executed.
10:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:52 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:52 INFO  : Memory regions updated for context APU
10:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:52 INFO  : 'con' command is executed.
10:03:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

10:03:52 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
10:15:40 INFO  : Disconnected from the channel tcfchan#53.
10:15:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
10:15:41 INFO  : 'jtag frequency' command is executed.
10:15:41 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
10:15:42 INFO  : Context for 'APU' is selected.
10:15:42 INFO  : System reset is completed.
10:15:45 INFO  : 'after 3000' command is executed.
10:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
10:15:47 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
10:15:47 INFO  : Context for 'APU' is selected.
10:15:47 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
10:15:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:47 INFO  : Context for 'APU' is selected.
10:15:48 INFO  : 'ps7_init' command is executed.
10:15:48 INFO  : 'ps7_post_config' command is executed.
10:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:48 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:48 INFO  : Memory regions updated for context APU
10:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:48 INFO  : 'con' command is executed.
10:15:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

10:15:48 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
10:16:05 INFO  : Disconnected from the channel tcfchan#54.
10:16:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
10:16:07 INFO  : 'jtag frequency' command is executed.
10:16:07 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
10:16:07 INFO  : Context for 'APU' is selected.
10:16:07 INFO  : System reset is completed.
10:16:10 INFO  : 'after 3000' command is executed.
10:16:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
10:16:12 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
10:16:13 INFO  : Context for 'APU' is selected.
10:16:13 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
10:16:13 INFO  : 'configparams force-mem-access 1' command is executed.
10:16:13 INFO  : Context for 'APU' is selected.
10:16:13 INFO  : 'ps7_init' command is executed.
10:16:13 INFO  : 'ps7_post_config' command is executed.
10:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:13 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

10:16:14 INFO  : Memory regions updated for context APU
10:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:14 INFO  : 'con' command is executed.
10:16:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

10:16:14 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:28:44 INFO  : Disconnected from the channel tcfchan#55.
12:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
12:28:46 INFO  : 'jtag frequency' command is executed.
12:28:46 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
12:28:47 INFO  : Context for 'APU' is selected.
12:28:47 INFO  : System reset is completed.
12:28:50 INFO  : 'after 3000' command is executed.
12:28:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
12:28:52 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
12:28:52 INFO  : Context for 'APU' is selected.
12:28:52 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
12:28:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:52 INFO  : Context for 'APU' is selected.
12:28:53 INFO  : 'ps7_init' command is executed.
12:28:53 INFO  : 'ps7_post_config' command is executed.
12:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:53 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:53 INFO  : Memory regions updated for context APU
12:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:54 INFO  : 'con' command is executed.
12:28:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

12:28:54 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:29:40 INFO  : Disconnected from the channel tcfchan#56.
12:29:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
12:29:42 INFO  : 'jtag frequency' command is executed.
12:29:42 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
12:29:42 INFO  : Context for 'APU' is selected.
12:29:42 INFO  : System reset is completed.
12:29:45 INFO  : 'after 3000' command is executed.
12:29:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
12:29:48 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
12:29:48 INFO  : Context for 'APU' is selected.
12:29:48 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
12:29:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:48 INFO  : Context for 'APU' is selected.
12:29:48 INFO  : 'ps7_init' command is executed.
12:29:48 INFO  : 'ps7_post_config' command is executed.
12:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:49 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:49 INFO  : Memory regions updated for context APU
12:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:49 INFO  : 'con' command is executed.
12:29:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

12:29:49 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:16:10 INFO  : Disconnected from the channel tcfchan#57.
13:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
13:16:12 INFO  : 'jtag frequency' command is executed.
13:16:12 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
13:16:12 INFO  : Context for 'APU' is selected.
13:16:12 INFO  : System reset is completed.
13:16:15 INFO  : 'after 3000' command is executed.
13:16:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
13:16:18 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:16:18 INFO  : Context for 'APU' is selected.
13:16:18 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
13:16:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:18 INFO  : Context for 'APU' is selected.
13:16:19 INFO  : 'ps7_init' command is executed.
13:16:19 INFO  : 'ps7_post_config' command is executed.
13:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:19 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:19 INFO  : Memory regions updated for context APU
13:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:19 INFO  : 'con' command is executed.
13:16:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

13:16:19 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:18:29 INFO  : Disconnected from the channel tcfchan#58.
13:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
13:18:31 INFO  : 'jtag frequency' command is executed.
13:18:31 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
13:18:31 INFO  : Context for 'APU' is selected.
13:18:31 INFO  : System reset is completed.
13:18:34 INFO  : 'after 3000' command is executed.
13:18:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
13:18:36 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:18:36 INFO  : Context for 'APU' is selected.
13:18:37 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
13:18:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:37 INFO  : Context for 'APU' is selected.
13:18:37 INFO  : 'ps7_init' command is executed.
13:18:37 INFO  : 'ps7_post_config' command is executed.
13:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:38 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:38 INFO  : Memory regions updated for context APU
13:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:38 INFO  : 'con' command is executed.
13:18:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

13:18:38 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:25:02 INFO  : Disconnected from the channel tcfchan#59.
13:25:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
13:25:04 INFO  : 'jtag frequency' command is executed.
13:25:04 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
13:25:04 INFO  : Context for 'APU' is selected.
13:25:04 INFO  : System reset is completed.
13:25:07 INFO  : 'after 3000' command is executed.
13:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
13:25:10 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:25:10 INFO  : Context for 'APU' is selected.
13:25:10 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
13:25:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:10 INFO  : Context for 'APU' is selected.
13:25:11 INFO  : 'ps7_init' command is executed.
13:25:11 INFO  : 'ps7_post_config' command is executed.
13:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:11 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:11 INFO  : Memory regions updated for context APU
13:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:11 INFO  : 'con' command is executed.
13:25:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

13:25:11 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:26:20 ERROR : 
java.lang.RuntimeException:  Os Description not found for standalone  6.4
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:806)
	at com.xilinx.sdk.sw.internal.SwPlatform.getSwPlatformCompilerFlags(SwPlatform.java:1065)
	at com.xilinx.sdk.managedbuilder.XMBSHelper.inferSwPlatformFlags(XMBSHelper.java:542)
	at com.xilinx.sdk.managedbuilder.XMBSHelper.inferSwPlatformOptions(XMBSHelper.java:317)
	at com.xilinx.sdk.appwiz.internal.ManagedAppCreator.create(ManagedAppCreator.java:82)
	at com.xilinx.sdk.appwiz.core.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:87)
	at com.xilinx.sdk.appwiz.core.AppCreationHandler.createApplication(AppCreationHandler.java:130)
	at com.xilinx.sdk.appwiz.core.AppCreationHandler$1.run(AppCreationHandler.java:66)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2262)
	at com.xilinx.sdk.appwiz.core.AppCreationHandler.execute(AppCreationHandler.java:62)
	at com.xilinx.sdk.appwiz.ApplicationWizard.createNewProject(ApplicationWizard.java:117)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.doRun(NewCProjectWizard.java:293)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard$1$1$1.run(NewCProjectWizard.java:235)
	at org.eclipse.ui.actions.WorkspaceModifyDelegatingOperation.execute(WorkspaceModifyDelegatingOperation.java:67)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext.runInCurrentThread(ModalContext.java:437)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:353)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:993)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard$1$1.run(NewCProjectWizard.java:245)
	at org.eclipse.ui.internal.UILockListener.doPendingWork(UILockListener.java:162)
	at org.eclipse.ui.internal.UISynchronizer$3.run(UISynchronizer.java:154)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4203)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3819)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:993)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.invokeRunnable(NewCProjectWizard.java:272)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.performFinish(NewCProjectWizard.java:162)
	at com.xilinx.sdk.appwiz.ApplicationWizard.performFinish(ApplicationWizard.java:158)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:790)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:423)
	at org.eclipse.jface.dialogs.Dialog$2.widgetSelected(Dialog.java:618)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:818)
	at org.eclipse.jface.window.Window.open(Window.java:794)
	at org.eclipse.ui.internal.actions.NewWizardShortcutAction.run(NewWizardShortcutAction.java:133)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:473)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:397)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
13:26:36 ERROR : 
java.lang.RuntimeException:  Os Description not found for standalone  6.4
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:806)
	at com.xilinx.sdk.sw.internal.SwPlatform.getSwPlatformCompilerFlags(SwPlatform.java:1065)
	at com.xilinx.sdk.managedbuilder.XMBSHelper.inferSwPlatformFlags(XMBSHelper.java:542)
	at com.xilinx.sdk.managedbuilder.XMBSHelper.inferSwPlatformOptions(XMBSHelper.java:317)
	at com.xilinx.sdk.appwiz.internal.ManagedAppCreator.create(ManagedAppCreator.java:82)
	at com.xilinx.sdk.appwiz.core.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:87)
	at com.xilinx.sdk.appwiz.core.AppCreationHandler.createApplication(AppCreationHandler.java:130)
	at com.xilinx.sdk.appwiz.core.AppCreationHandler$1.run(AppCreationHandler.java:66)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2262)
	at com.xilinx.sdk.appwiz.core.AppCreationHandler.execute(AppCreationHandler.java:62)
	at com.xilinx.sdk.appwiz.ApplicationWizard.createNewProject(ApplicationWizard.java:117)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.doRun(NewCProjectWizard.java:293)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard$1$1$1.run(NewCProjectWizard.java:235)
	at org.eclipse.ui.actions.WorkspaceModifyDelegatingOperation.execute(WorkspaceModifyDelegatingOperation.java:67)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext.runInCurrentThread(ModalContext.java:437)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:353)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:993)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard$1$1.run(NewCProjectWizard.java:245)
	at org.eclipse.ui.internal.UILockListener.doPendingWork(UILockListener.java:162)
	at org.eclipse.ui.internal.UISynchronizer$3.run(UISynchronizer.java:154)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4203)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3819)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:993)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.invokeRunnable(NewCProjectWizard.java:272)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.performFinish(NewCProjectWizard.java:162)
	at com.xilinx.sdk.appwiz.ApplicationWizard.performFinish(ApplicationWizard.java:158)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:790)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:423)
	at org.eclipse.jface.dialogs.Dialog$2.widgetSelected(Dialog.java:618)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:818)
	at org.eclipse.jface.window.Window.open(Window.java:794)
	at org.eclipse.ui.internal.actions.NewWizardShortcutAction.run(NewWizardShortcutAction.java:133)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:473)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:397)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
13:29:29 INFO  : Disconnected from the channel tcfchan#60.
13:29:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
13:29:31 INFO  : 'jtag frequency' command is executed.
13:29:31 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
13:29:31 INFO  : Context for 'APU' is selected.
13:29:31 INFO  : System reset is completed.
13:29:34 INFO  : 'after 3000' command is executed.
13:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
13:29:36 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:29:37 INFO  : Context for 'APU' is selected.
13:29:37 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
13:29:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:37 INFO  : Context for 'APU' is selected.
13:29:37 INFO  : 'ps7_init' command is executed.
13:29:38 INFO  : 'ps7_post_config' command is executed.
13:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:38 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:38 INFO  : Memory regions updated for context APU
13:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:38 INFO  : 'con' command is executed.
13:29:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

13:29:38 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:32:57 INFO  : Disconnected from the channel tcfchan#61.
13:32:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
13:32:59 INFO  : 'jtag frequency' command is executed.
13:32:59 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
13:32:59 INFO  : Context for 'APU' is selected.
13:32:59 INFO  : System reset is completed.
13:33:02 INFO  : 'after 3000' command is executed.
13:33:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
13:33:04 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:33:04 INFO  : Context for 'APU' is selected.
13:33:05 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
13:33:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:05 INFO  : Context for 'APU' is selected.
13:33:05 INFO  : 'ps7_init' command is executed.
13:33:05 INFO  : 'ps7_post_config' command is executed.
13:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:05 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:05 INFO  : Memory regions updated for context APU
13:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:06 INFO  : 'con' command is executed.
13:33:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

13:33:06 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:33:33 INFO  : Disconnected from the channel tcfchan#62.
13:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
13:33:35 INFO  : 'jtag frequency' command is executed.
13:33:35 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
13:33:35 INFO  : Context for 'APU' is selected.
13:33:35 INFO  : System reset is completed.
13:33:38 INFO  : 'after 3000' command is executed.
13:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
13:33:40 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:33:41 INFO  : Context for 'APU' is selected.
13:33:41 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
13:33:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:41 INFO  : Context for 'APU' is selected.
13:33:41 INFO  : 'ps7_init' command is executed.
13:33:41 INFO  : 'ps7_post_config' command is executed.
13:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:41 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:42 INFO  : Memory regions updated for context APU
13:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:42 INFO  : 'con' command is executed.
13:33:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

13:33:42 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:55:27 INFO  : Disconnected from the channel tcfchan#63.
13:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
13:55:29 INFO  : 'jtag frequency' command is executed.
13:55:29 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
13:55:29 INFO  : Context for 'APU' is selected.
13:55:29 INFO  : System reset is completed.
13:55:32 INFO  : 'after 3000' command is executed.
13:55:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
13:55:34 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:55:35 INFO  : Context for 'APU' is selected.
13:55:35 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
13:55:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:35 INFO  : Context for 'APU' is selected.
13:55:35 INFO  : 'ps7_init' command is executed.
13:55:35 INFO  : 'ps7_post_config' command is executed.
13:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:36 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:36 INFO  : Memory regions updated for context APU
13:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:36 INFO  : 'con' command is executed.
13:55:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

13:55:36 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:56:04 INFO  : Disconnected from the channel tcfchan#64.
13:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
13:56:06 INFO  : 'jtag frequency' command is executed.
13:56:06 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
13:56:06 INFO  : Context for 'APU' is selected.
13:56:06 INFO  : System reset is completed.
13:56:09 INFO  : 'after 3000' command is executed.
13:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
13:56:12 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:56:12 INFO  : Context for 'APU' is selected.
13:56:12 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
13:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:12 INFO  : Context for 'APU' is selected.
13:56:13 INFO  : 'ps7_init' command is executed.
13:56:13 INFO  : 'ps7_post_config' command is executed.
13:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:13 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:13 INFO  : Memory regions updated for context APU
13:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:13 INFO  : 'con' command is executed.
13:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

13:56:13 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:00:54 INFO  : Disconnected from the channel tcfchan#65.
14:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:00:55 INFO  : 'jtag frequency' command is executed.
14:00:55 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:00:55 INFO  : Context for 'APU' is selected.
14:00:56 INFO  : System reset is completed.
14:00:59 INFO  : 'after 3000' command is executed.
14:00:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:01:01 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:01:01 INFO  : Context for 'APU' is selected.
14:01:01 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:01 INFO  : Context for 'APU' is selected.
14:01:02 INFO  : 'ps7_init' command is executed.
14:01:02 INFO  : 'ps7_post_config' command is executed.
14:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:02 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:02 INFO  : Memory regions updated for context APU
14:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:02 INFO  : 'con' command is executed.
14:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:01:02 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:13:43 INFO  : Disconnected from the channel tcfchan#66.
14:13:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:13:45 INFO  : 'jtag frequency' command is executed.
14:13:45 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:13:45 INFO  : Context for 'APU' is selected.
14:13:45 INFO  : System reset is completed.
14:13:48 INFO  : 'after 3000' command is executed.
14:13:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:13:51 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:13:51 INFO  : Context for 'APU' is selected.
14:13:51 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:13:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:51 INFO  : Context for 'APU' is selected.
14:13:52 INFO  : 'ps7_init' command is executed.
14:13:52 INFO  : 'ps7_post_config' command is executed.
14:13:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:52 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:52 INFO  : Memory regions updated for context APU
14:13:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:52 INFO  : 'con' command is executed.
14:13:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:13:52 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:16:29 INFO  : Disconnected from the channel tcfchan#67.
14:16:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:16:30 INFO  : 'jtag frequency' command is executed.
14:16:30 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:16:31 INFO  : Context for 'APU' is selected.
14:16:31 INFO  : System reset is completed.
14:16:34 INFO  : 'after 3000' command is executed.
14:16:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:16:36 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:16:36 INFO  : Context for 'APU' is selected.
14:16:36 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:16:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:36 INFO  : Context for 'APU' is selected.
14:16:37 INFO  : 'ps7_init' command is executed.
14:16:37 INFO  : 'ps7_post_config' command is executed.
14:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:37 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:37 INFO  : Memory regions updated for context APU
14:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:38 INFO  : 'con' command is executed.
14:16:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:16:38 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:17:15 INFO  : Disconnected from the channel tcfchan#68.
14:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:17:17 INFO  : 'jtag frequency' command is executed.
14:17:17 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:17:17 INFO  : Context for 'APU' is selected.
14:17:17 INFO  : System reset is completed.
14:17:20 INFO  : 'after 3000' command is executed.
14:17:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:17:22 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:17:22 INFO  : Context for 'APU' is selected.
14:17:22 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:17:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:23 INFO  : Context for 'APU' is selected.
14:17:23 INFO  : 'ps7_init' command is executed.
14:17:23 INFO  : 'ps7_post_config' command is executed.
14:17:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:23 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:24 INFO  : Memory regions updated for context APU
14:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:24 INFO  : 'con' command is executed.
14:17:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:17:24 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:20:12 INFO  : Disconnected from the channel tcfchan#69.
14:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:20:13 INFO  : 'jtag frequency' command is executed.
14:20:13 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:20:13 INFO  : Context for 'APU' is selected.
14:20:14 INFO  : System reset is completed.
14:20:17 INFO  : 'after 3000' command is executed.
14:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:20:19 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:20:19 INFO  : Context for 'APU' is selected.
14:20:19 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:19 INFO  : Context for 'APU' is selected.
14:20:20 INFO  : 'ps7_init' command is executed.
14:20:20 INFO  : 'ps7_post_config' command is executed.
14:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:20 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:20 INFO  : Memory regions updated for context APU
14:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:20 INFO  : 'con' command is executed.
14:20:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:20:20 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:30:47 INFO  : Disconnected from the channel tcfchan#70.
14:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:30:48 INFO  : 'jtag frequency' command is executed.
14:30:48 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:30:48 INFO  : Context for 'APU' is selected.
14:30:49 INFO  : System reset is completed.
14:30:52 INFO  : 'after 3000' command is executed.
14:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:30:54 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:30:54 INFO  : Context for 'APU' is selected.
14:30:54 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:30:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:54 INFO  : Context for 'APU' is selected.
14:30:55 INFO  : 'ps7_init' command is executed.
14:30:55 INFO  : 'ps7_post_config' command is executed.
14:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:55 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:55 INFO  : Memory regions updated for context APU
14:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:55 INFO  : 'con' command is executed.
14:30:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:30:55 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:34:26 INFO  : Disconnected from the channel tcfchan#71.
14:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:34:27 INFO  : 'jtag frequency' command is executed.
14:34:27 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:34:27 INFO  : Context for 'APU' is selected.
14:34:28 INFO  : System reset is completed.
14:34:31 INFO  : 'after 3000' command is executed.
14:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:34:33 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:34:33 INFO  : Context for 'APU' is selected.
14:34:33 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:34:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:33 INFO  : Context for 'APU' is selected.
14:34:34 INFO  : 'ps7_init' command is executed.
14:34:34 INFO  : 'ps7_post_config' command is executed.
14:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:34 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:34 INFO  : Memory regions updated for context APU
14:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:34 INFO  : 'con' command is executed.
14:34:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:34:34 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:41:20 INFO  : Disconnected from the channel tcfchan#72.
14:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:41:22 INFO  : 'jtag frequency' command is executed.
14:41:22 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:41:22 INFO  : Context for 'APU' is selected.
14:41:22 INFO  : System reset is completed.
14:41:25 INFO  : 'after 3000' command is executed.
14:41:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:41:28 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:41:28 INFO  : Context for 'APU' is selected.
14:41:28 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:41:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:28 INFO  : Context for 'APU' is selected.
14:41:28 INFO  : 'ps7_init' command is executed.
14:41:28 INFO  : 'ps7_post_config' command is executed.
14:41:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:29 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:29 INFO  : Memory regions updated for context APU
14:41:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:29 INFO  : 'con' command is executed.
14:41:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:41:29 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:44:13 INFO  : Disconnected from the channel tcfchan#73.
14:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:44:15 INFO  : 'jtag frequency' command is executed.
14:44:15 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:44:15 INFO  : Context for 'APU' is selected.
14:44:15 INFO  : System reset is completed.
14:44:18 INFO  : 'after 3000' command is executed.
14:44:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:44:21 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:44:21 INFO  : Context for 'APU' is selected.
14:44:21 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:44:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:21 INFO  : Context for 'APU' is selected.
14:44:22 INFO  : 'ps7_init' command is executed.
14:44:22 INFO  : 'ps7_post_config' command is executed.
14:44:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:22 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:22 INFO  : Memory regions updated for context APU
14:44:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:22 INFO  : 'con' command is executed.
14:44:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:44:22 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:46:20 INFO  : Disconnected from the channel tcfchan#74.
14:46:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:46:21 INFO  : 'jtag frequency' command is executed.
14:46:21 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:46:21 INFO  : Context for 'APU' is selected.
14:46:22 INFO  : System reset is completed.
14:46:25 INFO  : 'after 3000' command is executed.
14:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:46:27 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:46:27 INFO  : Context for 'APU' is selected.
14:46:27 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:46:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:27 INFO  : Context for 'APU' is selected.
14:46:28 INFO  : 'ps7_init' command is executed.
14:46:28 INFO  : 'ps7_post_config' command is executed.
14:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:28 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:28 INFO  : Memory regions updated for context APU
14:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:29 INFO  : 'con' command is executed.
14:46:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:46:29 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:52:10 INFO  : Disconnected from the channel tcfchan#75.
14:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
14:52:11 INFO  : 'jtag frequency' command is executed.
14:52:11 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:52:11 INFO  : Context for 'APU' is selected.
14:52:11 INFO  : System reset is completed.
14:52:14 INFO  : 'after 3000' command is executed.
14:52:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
14:52:17 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:52:17 INFO  : Context for 'APU' is selected.
14:52:17 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:17 INFO  : Context for 'APU' is selected.
14:52:18 INFO  : 'ps7_init' command is executed.
14:52:18 INFO  : 'ps7_post_config' command is executed.
14:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:18 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:18 INFO  : Memory regions updated for context APU
14:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:18 INFO  : 'con' command is executed.
14:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

14:52:18 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:02:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543766494188,  Project:1543744754111
16:02:50 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:02:52 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
16:03:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:03:11 INFO  : 
16:03:12 INFO  : Updating hardware inferred compiler options for application.
16:03:12 INFO  : Clearing existing target manager status.
16:03:12 INFO  : Closing and re-opening the MSS file of ther project application_bsp
16:03:14 INFO  : Closing and re-opening the MSS file of ther project application_bsp
16:03:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:03:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:14:00 INFO  : Disconnected from the channel tcfchan#76.
16:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:14:03 INFO  : 'jtag frequency' command is executed.
16:14:03 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:14:03 INFO  : Context for 'APU' is selected.
16:14:03 INFO  : System reset is completed.
16:14:06 INFO  : 'after 3000' command is executed.
16:14:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:14:08 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:14:08 INFO  : Context for 'APU' is selected.
16:14:09 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:14:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:09 INFO  : Context for 'APU' is selected.
16:14:09 INFO  : 'ps7_init' command is executed.
16:14:09 INFO  : 'ps7_post_config' command is executed.
16:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:09 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:10 INFO  : Memory regions updated for context APU
16:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:10 INFO  : 'con' command is executed.
16:14:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:14:10 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:18:03 INFO  : Disconnected from the channel tcfchan#77.
16:18:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:18:05 INFO  : 'jtag frequency' command is executed.
16:18:05 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:18:05 INFO  : Context for 'APU' is selected.
16:18:05 INFO  : System reset is completed.
16:18:08 INFO  : 'after 3000' command is executed.
16:18:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:18:10 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:18:10 INFO  : Context for 'APU' is selected.
16:18:10 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:18:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:11 INFO  : Context for 'APU' is selected.
16:18:11 INFO  : 'ps7_init' command is executed.
16:18:11 INFO  : 'ps7_post_config' command is executed.
16:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:12 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:12 INFO  : Memory regions updated for context APU
16:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:12 INFO  : 'con' command is executed.
16:18:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:18:12 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:18:55 INFO  : Disconnected from the channel tcfchan#78.
16:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:18:57 INFO  : 'jtag frequency' command is executed.
16:18:57 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:18:57 INFO  : Context for 'APU' is selected.
16:18:57 INFO  : System reset is completed.
16:19:00 INFO  : 'after 3000' command is executed.
16:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:19:02 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:19:03 INFO  : Context for 'APU' is selected.
16:19:03 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:19:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:03 INFO  : Context for 'APU' is selected.
16:19:03 INFO  : 'ps7_init' command is executed.
16:19:03 INFO  : 'ps7_post_config' command is executed.
16:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:04 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:04 INFO  : Memory regions updated for context APU
16:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:04 INFO  : 'con' command is executed.
16:19:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:19:04 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:19:59 INFO  : Disconnected from the channel tcfchan#79.
16:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:20:01 INFO  : 'jtag frequency' command is executed.
16:20:01 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:20:02 INFO  : Context for 'APU' is selected.
16:20:02 INFO  : System reset is completed.
16:20:05 INFO  : 'after 3000' command is executed.
16:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:20:07 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:20:07 INFO  : Context for 'APU' is selected.
16:20:07 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:20:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:07 INFO  : Context for 'APU' is selected.
16:20:08 INFO  : 'ps7_init' command is executed.
16:20:08 INFO  : 'ps7_post_config' command is executed.
16:20:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:08 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:08 INFO  : Memory regions updated for context APU
16:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:09 INFO  : 'con' command is executed.
16:20:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:20:09 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:21:21 INFO  : Disconnected from the channel tcfchan#80.
16:21:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
16:21:23 INFO  : 'jtag frequency' command is executed.
16:21:23 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:21:23 INFO  : Context for 'APU' is selected.
16:21:23 INFO  : System reset is completed.
16:21:26 INFO  : 'after 3000' command is executed.
16:21:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
16:21:29 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:21:29 INFO  : Context for 'APU' is selected.
16:21:29 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:21:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:29 INFO  : Context for 'APU' is selected.
16:21:30 INFO  : 'ps7_init' command is executed.
16:21:30 INFO  : 'ps7_post_config' command is executed.
16:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:30 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:30 INFO  : Memory regions updated for context APU
16:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:30 INFO  : 'con' command is executed.
16:21:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

16:21:30 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:45:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543768719879,  Project:1543766494188
16:45:36 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:50:00 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
16:50:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:50:18 INFO  : 
16:50:19 INFO  : Updating hardware inferred compiler options for application.
16:50:19 INFO  : Clearing existing target manager status.
16:50:19 INFO  : Closing and re-opening the MSS file of ther project application_bsp
16:50:21 INFO  : Closing and re-opening the MSS file of ther project application_bsp
16:50:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:50:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:02:29 INFO  : Disconnected from the channel tcfchan#81.
17:02:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:02:31 INFO  : 'jtag frequency' command is executed.
17:02:31 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:02:31 INFO  : Context for 'APU' is selected.
17:02:32 INFO  : System reset is completed.
17:02:35 INFO  : 'after 3000' command is executed.
17:02:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:02:37 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:02:37 INFO  : Context for 'APU' is selected.
17:02:37 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:02:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:37 INFO  : Context for 'APU' is selected.
17:02:38 INFO  : 'ps7_init' command is executed.
17:02:38 INFO  : 'ps7_post_config' command is executed.
17:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:38 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:38 INFO  : Memory regions updated for context APU
17:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:39 INFO  : 'con' command is executed.
17:02:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:02:39 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:06:53 INFO  : Disconnected from the channel tcfchan#82.
17:06:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:06:54 INFO  : 'jtag frequency' command is executed.
17:06:54 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:06:54 INFO  : Context for 'APU' is selected.
17:06:54 INFO  : System reset is completed.
17:06:57 INFO  : 'after 3000' command is executed.
17:06:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:07:00 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:07:00 INFO  : Context for 'APU' is selected.
17:07:00 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:07:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:00 INFO  : Context for 'APU' is selected.
17:07:01 INFO  : 'ps7_init' command is executed.
17:07:01 INFO  : 'ps7_post_config' command is executed.
17:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:01 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:01 INFO  : Memory regions updated for context APU
17:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:02 INFO  : 'con' command is executed.
17:07:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:07:02 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:14:58 INFO  : Disconnected from the channel tcfchan#83.
17:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:15:00 INFO  : 'jtag frequency' command is executed.
17:15:00 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:15:00 INFO  : Context for 'APU' is selected.
17:15:00 INFO  : System reset is completed.
17:15:03 INFO  : 'after 3000' command is executed.
17:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:15:05 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:15:06 INFO  : Context for 'APU' is selected.
17:15:06 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:15:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:06 INFO  : Context for 'APU' is selected.
17:15:06 INFO  : 'ps7_init' command is executed.
17:15:06 INFO  : 'ps7_post_config' command is executed.
17:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:07 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:07 INFO  : Memory regions updated for context APU
17:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:07 INFO  : 'con' command is executed.
17:15:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:15:07 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:15:44 INFO  : Disconnected from the channel tcfchan#84.
17:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:15:46 INFO  : 'jtag frequency' command is executed.
17:15:46 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:15:46 INFO  : Context for 'APU' is selected.
17:15:46 INFO  : System reset is completed.
17:15:49 INFO  : 'after 3000' command is executed.
17:15:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:15:52 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:15:52 INFO  : Context for 'APU' is selected.
17:15:52 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:15:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:52 INFO  : Context for 'APU' is selected.
17:15:53 INFO  : 'ps7_init' command is executed.
17:15:53 INFO  : 'ps7_post_config' command is executed.
17:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:53 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:53 INFO  : Memory regions updated for context APU
17:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:53 INFO  : 'con' command is executed.
17:15:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:15:53 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:18:22 INFO  : Disconnected from the channel tcfchan#85.
17:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:18:24 INFO  : 'jtag frequency' command is executed.
17:18:24 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:18:24 INFO  : Context for 'APU' is selected.
17:18:24 INFO  : System reset is completed.
17:18:27 INFO  : 'after 3000' command is executed.
17:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:18:30 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:18:30 INFO  : Context for 'APU' is selected.
17:18:30 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:18:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:30 INFO  : Context for 'APU' is selected.
17:18:31 INFO  : 'ps7_init' command is executed.
17:18:31 INFO  : 'ps7_post_config' command is executed.
17:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:31 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:31 INFO  : Memory regions updated for context APU
17:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:32 INFO  : 'con' command is executed.
17:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:18:32 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:19:10 INFO  : Disconnected from the channel tcfchan#86.
17:19:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
17:19:12 INFO  : 'jtag frequency' command is executed.
17:19:12 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:19:12 INFO  : Context for 'APU' is selected.
17:19:12 INFO  : System reset is completed.
17:19:15 INFO  : 'after 3000' command is executed.
17:19:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
17:19:18 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:19:18 INFO  : Context for 'APU' is selected.
17:19:18 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:19:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:18 INFO  : Context for 'APU' is selected.
17:19:19 INFO  : 'ps7_init' command is executed.
17:19:19 INFO  : 'ps7_post_config' command is executed.
17:19:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:19 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:19 INFO  : Memory regions updated for context APU
17:19:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:19 INFO  : 'con' command is executed.
17:19:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

17:19:19 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:28:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543774813911,  Project:1543768719879
18:28:28 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:30:37 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
18:30:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:30:55 INFO  : 
18:30:56 INFO  : Updating hardware inferred compiler options for application.
18:30:56 INFO  : Clearing existing target manager status.
18:30:56 INFO  : Closing and re-opening the MSS file of ther project application_bsp
18:30:58 INFO  : Closing and re-opening the MSS file of ther project application_bsp
18:30:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:31:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:37:47 INFO  : Disconnected from the channel tcfchan#87.
18:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:37:49 INFO  : 'jtag frequency' command is executed.
18:37:49 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:37:49 INFO  : Context for 'APU' is selected.
18:37:49 INFO  : System reset is completed.
18:37:52 INFO  : 'after 3000' command is executed.
18:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:37:55 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:37:55 INFO  : Context for 'APU' is selected.
18:37:55 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:37:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:55 INFO  : Context for 'APU' is selected.
18:37:56 INFO  : 'ps7_init' command is executed.
18:37:56 INFO  : 'ps7_post_config' command is executed.
18:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:56 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:56 INFO  : Memory regions updated for context APU
18:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:56 INFO  : 'con' command is executed.
18:37:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:37:56 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:38:21 INFO  : Disconnected from the channel tcfchan#88.
18:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:38:22 INFO  : 'jtag frequency' command is executed.
18:38:22 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:38:22 INFO  : Context for 'APU' is selected.
18:38:22 INFO  : System reset is completed.
18:38:25 INFO  : 'after 3000' command is executed.
18:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:38:28 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:38:28 INFO  : Context for 'APU' is selected.
18:38:28 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:38:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:28 INFO  : Context for 'APU' is selected.
18:38:29 INFO  : 'ps7_init' command is executed.
18:38:29 INFO  : 'ps7_post_config' command is executed.
18:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:29 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:29 INFO  : Memory regions updated for context APU
18:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:30 INFO  : 'con' command is executed.
18:38:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:38:30 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:38:53 INFO  : Disconnected from the channel tcfchan#89.
18:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:38:54 INFO  : 'jtag frequency' command is executed.
18:38:54 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:38:54 INFO  : Context for 'APU' is selected.
18:38:55 INFO  : System reset is completed.
18:38:58 INFO  : 'after 3000' command is executed.
18:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:39:00 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:39:00 INFO  : Context for 'APU' is selected.
18:39:00 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:39:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:00 INFO  : Context for 'APU' is selected.
18:39:01 INFO  : 'ps7_init' command is executed.
18:39:01 INFO  : 'ps7_post_config' command is executed.
18:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:01 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:01 INFO  : Memory regions updated for context APU
18:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:02 INFO  : 'con' command is executed.
18:39:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:39:02 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:42:11 INFO  : Disconnected from the channel tcfchan#90.
18:42:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:42:13 INFO  : 'jtag frequency' command is executed.
18:42:13 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:42:13 INFO  : Context for 'APU' is selected.
18:42:13 INFO  : System reset is completed.
18:42:16 INFO  : 'after 3000' command is executed.
18:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:42:18 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:42:18 INFO  : Context for 'APU' is selected.
18:42:19 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:42:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:19 INFO  : Context for 'APU' is selected.
18:42:19 INFO  : 'ps7_init' command is executed.
18:42:19 INFO  : 'ps7_post_config' command is executed.
18:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:20 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:20 INFO  : Memory regions updated for context APU
18:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:20 INFO  : 'con' command is executed.
18:42:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:42:20 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:47:23 INFO  : Disconnected from the channel tcfchan#91.
18:47:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:47:24 INFO  : 'jtag frequency' command is executed.
18:47:24 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:47:24 INFO  : Context for 'APU' is selected.
18:47:24 INFO  : System reset is completed.
18:47:27 INFO  : 'after 3000' command is executed.
18:47:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:47:30 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:47:30 INFO  : Context for 'APU' is selected.
18:47:30 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:47:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:30 INFO  : Context for 'APU' is selected.
18:47:31 INFO  : 'ps7_init' command is executed.
18:47:31 INFO  : 'ps7_post_config' command is executed.
18:47:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:31 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:31 INFO  : Memory regions updated for context APU
18:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:32 INFO  : 'con' command is executed.
18:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:47:32 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:47:45 INFO  : Disconnected from the channel tcfchan#92.
18:47:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:47:47 INFO  : 'jtag frequency' command is executed.
18:47:47 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:47:47 INFO  : Context for 'APU' is selected.
18:47:47 INFO  : System reset is completed.
18:47:50 INFO  : 'after 3000' command is executed.
18:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:47:52 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:47:53 INFO  : Context for 'APU' is selected.
18:47:53 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:47:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:53 INFO  : Context for 'APU' is selected.
18:47:53 INFO  : 'ps7_init' command is executed.
18:47:53 INFO  : 'ps7_post_config' command is executed.
18:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:54 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:54 INFO  : Memory regions updated for context APU
18:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:54 INFO  : 'con' command is executed.
18:47:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:47:54 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:49:06 INFO  : Disconnected from the channel tcfchan#93.
18:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:49:07 INFO  : 'jtag frequency' command is executed.
18:49:08 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:49:08 INFO  : Context for 'APU' is selected.
18:49:08 INFO  : System reset is completed.
18:49:11 INFO  : 'after 3000' command is executed.
18:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:49:13 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:49:13 INFO  : Context for 'APU' is selected.
18:49:13 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:49:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:13 INFO  : Context for 'APU' is selected.
18:49:14 INFO  : 'ps7_init' command is executed.
18:49:14 INFO  : 'ps7_post_config' command is executed.
18:49:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:14 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:14 INFO  : Memory regions updated for context APU
18:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:15 INFO  : 'con' command is executed.
18:49:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:49:15 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:52:36 INFO  : Disconnected from the channel tcfchan#94.
18:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:52:38 INFO  : 'jtag frequency' command is executed.
18:52:38 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:52:38 INFO  : Context for 'APU' is selected.
18:52:38 INFO  : System reset is completed.
18:52:41 INFO  : 'after 3000' command is executed.
18:52:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:52:43 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:52:43 INFO  : Context for 'APU' is selected.
18:52:43 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:52:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:44 INFO  : Context for 'APU' is selected.
18:52:44 INFO  : 'ps7_init' command is executed.
18:52:44 INFO  : 'ps7_post_config' command is executed.
18:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:44 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:44 INFO  : Memory regions updated for context APU
18:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:45 INFO  : 'con' command is executed.
18:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

18:52:45 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:55:27 INFO  : Disconnected from the channel tcfchan#95.
18:59:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
18:59:53 INFO  : 'jtag frequency' command is executed.
18:59:53 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:59:53 INFO  : Context for 'APU' is selected.
18:59:53 INFO  : System reset is completed.
18:59:56 INFO  : 'after 3000' command is executed.
18:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
18:59:58 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:59:59 INFO  : Context for 'APU' is selected.
18:59:59 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:59:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:59 INFO  : Context for 'APU' is selected.
18:59:59 INFO  : 'ps7_init' command is executed.
18:59:59 INFO  : 'ps7_post_config' command is executed.
18:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:00 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:00 INFO  : Memory regions updated for context APU
19:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:00 INFO  : 'con' command is executed.
19:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:00:00 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:07:06 INFO  : Disconnected from the channel tcfchan#96.
19:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:07:08 INFO  : 'jtag frequency' command is executed.
19:07:08 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:07:08 INFO  : Context for 'APU' is selected.
19:07:08 INFO  : System reset is completed.
19:07:11 INFO  : 'after 3000' command is executed.
19:07:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:07:13 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:07:14 INFO  : Context for 'APU' is selected.
19:07:14 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:07:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:14 INFO  : Context for 'APU' is selected.
19:07:14 INFO  : 'ps7_init' command is executed.
19:07:14 INFO  : 'ps7_post_config' command is executed.
19:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:15 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:15 INFO  : Memory regions updated for context APU
19:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:15 INFO  : 'con' command is executed.
19:07:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:07:15 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:08:28 INFO  : Disconnected from the channel tcfchan#97.
19:08:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:08:30 INFO  : 'jtag frequency' command is executed.
19:08:30 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:08:30 INFO  : Context for 'APU' is selected.
19:08:31 INFO  : System reset is completed.
19:08:34 INFO  : 'after 3000' command is executed.
19:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:08:37 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:08:38 INFO  : Context for 'APU' is selected.
19:08:38 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:08:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:38 INFO  : Context for 'APU' is selected.
19:08:39 INFO  : 'ps7_init' command is executed.
19:08:39 INFO  : 'ps7_post_config' command is executed.
19:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:39 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:39 INFO  : Memory regions updated for context APU
19:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:39 INFO  : 'con' command is executed.
19:08:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:08:39 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:09:21 INFO  : Disconnected from the channel tcfchan#98.
19:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:09:23 INFO  : 'jtag frequency' command is executed.
19:09:23 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:09:23 INFO  : Context for 'APU' is selected.
19:09:23 INFO  : System reset is completed.
19:09:26 INFO  : 'after 3000' command is executed.
19:09:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:09:28 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:09:29 INFO  : Context for 'APU' is selected.
19:09:29 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:09:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:29 INFO  : Context for 'APU' is selected.
19:09:29 INFO  : 'ps7_init' command is executed.
19:09:29 INFO  : 'ps7_post_config' command is executed.
19:09:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:30 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:30 INFO  : Memory regions updated for context APU
19:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:30 INFO  : 'con' command is executed.
19:09:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:09:30 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:23:45 INFO  : Disconnected from the channel tcfchan#99.
19:23:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:23:47 INFO  : 'jtag frequency' command is executed.
19:23:47 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:23:47 INFO  : Context for 'APU' is selected.
19:23:47 INFO  : System reset is completed.
19:23:50 INFO  : 'after 3000' command is executed.
19:23:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:23:52 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:23:53 INFO  : Context for 'APU' is selected.
19:23:53 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:23:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:53 INFO  : Context for 'APU' is selected.
19:23:53 INFO  : 'ps7_init' command is executed.
19:23:53 INFO  : 'ps7_post_config' command is executed.
19:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:54 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:54 INFO  : Memory regions updated for context APU
19:23:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:54 INFO  : 'con' command is executed.
19:23:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:23:54 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:28:29 INFO  : Disconnected from the channel tcfchan#100.
19:28:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:28:31 INFO  : 'jtag frequency' command is executed.
19:28:31 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:28:31 INFO  : Context for 'APU' is selected.
19:28:31 INFO  : System reset is completed.
19:28:34 INFO  : 'after 3000' command is executed.
19:28:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:28:37 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:28:37 INFO  : Context for 'APU' is selected.
19:28:37 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:28:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:37 INFO  : Context for 'APU' is selected.
19:28:37 INFO  : 'ps7_init' command is executed.
19:28:37 INFO  : 'ps7_post_config' command is executed.
19:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:38 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:38 INFO  : Memory regions updated for context APU
19:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:38 INFO  : 'con' command is executed.
19:28:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:28:38 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:34:29 INFO  : Disconnected from the channel tcfchan#101.
19:34:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:34:31 INFO  : 'jtag frequency' command is executed.
19:34:31 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:34:31 INFO  : Context for 'APU' is selected.
19:34:31 INFO  : System reset is completed.
19:34:34 INFO  : 'after 3000' command is executed.
19:34:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:34:37 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:34:37 INFO  : Context for 'APU' is selected.
19:34:37 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:34:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:37 INFO  : Context for 'APU' is selected.
19:34:38 INFO  : 'ps7_init' command is executed.
19:34:38 INFO  : 'ps7_post_config' command is executed.
19:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:38 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:38 INFO  : Memory regions updated for context APU
19:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:38 INFO  : 'con' command is executed.
19:34:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:34:38 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:36:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543781618065,  Project:1543774813911
20:36:22 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:37:45 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
20:37:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:38:05 INFO  : 
20:38:06 INFO  : Updating hardware inferred compiler options for application.
20:38:06 INFO  : Clearing existing target manager status.
20:38:06 INFO  : Closing and re-opening the MSS file of ther project application_bsp
20:38:07 INFO  : Closing and re-opening the MSS file of ther project application_bsp
20:38:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:38:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:42:45 INFO  : Disconnected from the channel tcfchan#102.
20:42:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:42:47 INFO  : 'jtag frequency' command is executed.
20:42:47 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:42:47 INFO  : Context for 'APU' is selected.
20:42:48 INFO  : System reset is completed.
20:42:51 INFO  : 'after 3000' command is executed.
20:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:42:53 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:42:53 INFO  : Context for 'APU' is selected.
20:42:53 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:42:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:53 INFO  : Context for 'APU' is selected.
20:42:54 INFO  : 'ps7_init' command is executed.
20:42:54 INFO  : 'ps7_post_config' command is executed.
20:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:54 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:54 INFO  : Memory regions updated for context APU
20:42:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:55 INFO  : 'con' command is executed.
20:42:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:42:55 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:52:35 INFO  : Disconnected from the channel tcfchan#103.
20:52:41 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:05:00 INFO  : Registering command handlers for SDK TCF services
21:05:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\temp_xsdb_launch_script.tcl
21:05:04 INFO  : XSCT server has started successfully.
21:05:07 INFO  : Processing command line option -hwspec C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf.
21:05:07 INFO  : Successfully done setting XSCT server connection channel  
21:05:07 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
21:05:07 INFO  : Successfully done setting SDK workspace  
21:05:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
21:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:05:39 INFO  : 'jtag frequency' command is executed.
21:05:39 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:05:40 INFO  : Context for 'APU' is selected.
21:05:40 INFO  : System reset is completed.
21:05:43 INFO  : 'after 3000' command is executed.
21:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:05:46 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
21:05:47 INFO  : Context for 'APU' is selected.
21:05:47 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
21:05:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:47 INFO  : Context for 'APU' is selected.
21:05:48 INFO  : 'ps7_init' command is executed.
21:05:48 INFO  : 'ps7_post_config' command is executed.
21:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:48 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:48 INFO  : Memory regions updated for context APU
21:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:48 INFO  : 'con' command is executed.
21:05:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:05:48 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:07:23 INFO  : Disconnected from the channel tcfchan#1.
21:07:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:07:25 INFO  : 'jtag frequency' command is executed.
21:07:25 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:07:25 INFO  : Context for 'APU' is selected.
21:07:25 INFO  : System reset is completed.
21:07:28 INFO  : 'after 3000' command is executed.
21:07:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:07:31 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
21:07:31 INFO  : Context for 'APU' is selected.
21:07:35 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
21:07:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:35 INFO  : Context for 'APU' is selected.
21:07:36 INFO  : 'ps7_init' command is executed.
21:07:36 INFO  : 'ps7_post_config' command is executed.
21:07:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:36 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:36 INFO  : Memory regions updated for context APU
21:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:37 INFO  : 'con' command is executed.
21:07:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:07:37 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:29:20 INFO  : Disconnected from the channel tcfchan#2.
21:31:59 INFO  : Registering command handlers for SDK TCF services
21:32:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\temp_xsdb_launch_script.tcl
21:32:03 INFO  : XSCT server has started successfully.
21:32:03 INFO  : Successfully done setting XSCT server connection channel  
21:32:03 INFO  : Successfully done setting SDK workspace  
21:32:03 INFO  : Processing command line option -hwspec C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf.
21:32:03 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
21:32:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
21:32:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:32:12 INFO  : 'jtag frequency' command is executed.
21:32:12 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:32:13 INFO  : Context for 'APU' is selected.
21:32:13 INFO  : System reset is completed.
21:32:16 INFO  : 'after 3000' command is executed.
21:32:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:32:20 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
21:32:20 INFO  : Context for 'APU' is selected.
21:32:21 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
21:32:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:21 INFO  : Context for 'APU' is selected.
21:32:22 INFO  : 'ps7_init' command is executed.
21:32:22 INFO  : 'ps7_post_config' command is executed.
21:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:22 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:22 INFO  : Memory regions updated for context APU
21:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:22 INFO  : 'con' command is executed.
21:32:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:32:22 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:33:21 INFO  : Disconnected from the channel tcfchan#1.
21:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:33:23 INFO  : 'jtag frequency' command is executed.
21:33:23 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:33:23 INFO  : Context for 'APU' is selected.
21:33:23 INFO  : System reset is completed.
21:33:26 INFO  : 'after 3000' command is executed.
21:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:33:29 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
21:33:29 INFO  : Context for 'APU' is selected.
21:33:33 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
21:33:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:33 INFO  : Context for 'APU' is selected.
21:33:34 INFO  : 'ps7_init' command is executed.
21:33:34 INFO  : 'ps7_post_config' command is executed.
21:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:34 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:34 INFO  : Memory regions updated for context APU
21:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:34 INFO  : 'con' command is executed.
21:33:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:33:34 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:57:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543787763938,  Project:1543781618065
21:57:02 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:59:11 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
21:59:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:59:25 INFO  : 
21:59:26 INFO  : Updating hardware inferred compiler options for application.
21:59:26 INFO  : Clearing existing target manager status.
21:59:26 WARN  : Given IPC port value is invalid. Using default port 2350
21:59:26 WARN  : Given XMD timeout value is invalid. Using default value of 50000
21:59:29 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
22:02:11 INFO  : Disconnected from the channel tcfchan#2.
22:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:02:14 INFO  : 'jtag frequency' command is executed.
22:02:14 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:02:14 INFO  : Context for 'APU' is selected.
22:02:14 INFO  : System reset is completed.
22:02:17 INFO  : 'after 3000' command is executed.
22:02:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:02:19 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:02:19 INFO  : Context for 'APU' is selected.
22:02:19 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:02:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:20 INFO  : Context for 'APU' is selected.
22:02:20 INFO  : 'ps7_init' command is executed.
22:02:20 INFO  : 'ps7_post_config' command is executed.
22:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:20 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:20 INFO  : Memory regions updated for context APU
22:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:21 INFO  : 'con' command is executed.
22:02:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:02:21 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:35:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543789401394,  Project:1543787763938
22:35:47 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:35:49 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
22:35:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:36:02 INFO  : 
22:36:03 INFO  : Updating hardware inferred compiler options for application.
22:36:03 INFO  : Clearing existing target manager status.
22:41:31 INFO  : Disconnected from the channel tcfchan#3.
22:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:41:34 INFO  : 'jtag frequency' command is executed.
22:41:34 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:41:34 INFO  : Context for 'APU' is selected.
22:41:34 INFO  : System reset is completed.
22:41:37 INFO  : 'after 3000' command is executed.
22:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:41:40 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:41:40 INFO  : Context for 'APU' is selected.
22:41:40 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:40 INFO  : Context for 'APU' is selected.
22:41:41 INFO  : 'ps7_init' command is executed.
22:41:41 INFO  : 'ps7_post_config' command is executed.
22:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:41 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:41 INFO  : Memory regions updated for context APU
22:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:41 INFO  : 'con' command is executed.
22:41:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:41:41 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:42:15 INFO  : Disconnected from the channel tcfchan#4.
22:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:42:16 INFO  : 'jtag frequency' command is executed.
22:42:16 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:42:17 INFO  : Context for 'APU' is selected.
22:42:17 INFO  : System reset is completed.
22:42:20 INFO  : 'after 3000' command is executed.
22:42:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:42:22 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:42:22 INFO  : Context for 'APU' is selected.
22:42:22 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:22 INFO  : Context for 'APU' is selected.
22:42:23 INFO  : 'ps7_init' command is executed.
22:42:23 INFO  : 'ps7_post_config' command is executed.
22:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:23 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:24 INFO  : Memory regions updated for context APU
22:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:24 INFO  : 'con' command is executed.
22:42:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:42:24 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:43:05 INFO  : Disconnected from the channel tcfchan#5.
22:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:43:06 INFO  : 'jtag frequency' command is executed.
22:43:06 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:43:06 INFO  : Context for 'APU' is selected.
22:43:06 INFO  : System reset is completed.
22:43:09 INFO  : 'after 3000' command is executed.
22:43:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:43:12 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:43:12 INFO  : Context for 'APU' is selected.
22:43:12 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:43:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:12 INFO  : Context for 'APU' is selected.
22:43:13 INFO  : 'ps7_init' command is executed.
22:43:13 INFO  : 'ps7_post_config' command is executed.
22:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:13 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:13 INFO  : Memory regions updated for context APU
22:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:13 INFO  : 'con' command is executed.
22:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:43:13 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:45:17 INFO  : Disconnected from the channel tcfchan#6.
22:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:45:18 INFO  : 'jtag frequency' command is executed.
22:45:18 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:45:19 INFO  : Context for 'APU' is selected.
22:45:19 INFO  : System reset is completed.
22:45:22 INFO  : 'after 3000' command is executed.
22:45:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:45:24 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:45:24 INFO  : Context for 'APU' is selected.
22:45:24 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:45:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:24 INFO  : Context for 'APU' is selected.
22:45:25 INFO  : 'ps7_init' command is executed.
22:45:25 INFO  : 'ps7_post_config' command is executed.
22:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:25 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:25 INFO  : Memory regions updated for context APU
22:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:26 INFO  : 'con' command is executed.
22:45:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:45:26 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:54:45 INFO  : Disconnected from the channel tcfchan#7.
22:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:54:47 INFO  : 'jtag frequency' command is executed.
22:54:47 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:54:47 INFO  : Context for 'APU' is selected.
22:54:47 INFO  : System reset is completed.
22:54:50 INFO  : 'after 3000' command is executed.
22:54:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:54:53 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
22:54:53 INFO  : Context for 'APU' is selected.
22:54:53 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:54:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:53 INFO  : Context for 'APU' is selected.
22:54:54 INFO  : 'ps7_init' command is executed.
22:54:54 INFO  : 'ps7_post_config' command is executed.
22:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:54 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:54 INFO  : Memory regions updated for context APU
22:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:54 INFO  : 'con' command is executed.
22:54:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:54:54 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:56:56 INFO  : Disconnected from the channel tcfchan#8.
22:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:56:58 INFO  : 'jtag frequency' command is executed.
22:56:58 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:56:58 INFO  : Context for 'APU' is selected.
22:56:58 INFO  : System reset is completed.
22:57:01 INFO  : 'after 3000' command is executed.
22:57:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:57:03 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
22:57:03 INFO  : Context for 'APU' is selected.
22:57:03 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:04 INFO  : Context for 'APU' is selected.
22:57:04 INFO  : 'ps7_init' command is executed.
22:57:04 INFO  : 'ps7_post_config' command is executed.
22:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:04 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:04 INFO  : Memory regions updated for context APU
22:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:05 INFO  : 'con' command is executed.
22:57:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:57:05 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
23:53:02 INFO  : Disconnected from the channel tcfchan#9.
23:53:04 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:57:45 INFO  : Registering command handlers for SDK TCF services
18:57:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\temp_xsdb_launch_script.tcl
18:57:49 INFO  : XSCT server has started successfully.
18:57:49 INFO  : Successfully done setting XSCT server connection channel  
18:57:53 INFO  : Successfully done setting SDK workspace  
18:57:53 INFO  : Processing command line option -hwspec C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf.
18:57:53 INFO  : ***** MYVIVADO is set to 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado' *****
18:57:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
18:57:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543853112020,  Project:1543789401394
18:57:58 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf.
18:57:58 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
18:58:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:58:11 INFO  : 
18:58:12 INFO  : Updating hardware inferred compiler options for application.
18:58:12 INFO  : Clearing existing target manager status.
18:58:12 WARN  : Given IPC port value is invalid. Using default port 2350
18:58:12 WARN  : Given XMD timeout value is invalid. Using default value of 50000
18:58:14 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
19:03:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:03:40 INFO  : 'jtag frequency' command is executed.
19:03:40 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:03:41 INFO  : Context for 'APU' is selected.
19:03:41 INFO  : System reset is completed.
19:03:44 INFO  : 'after 3000' command is executed.
19:03:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:03:47 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
19:03:48 INFO  : Context for 'APU' is selected.
19:03:48 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:03:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:49 INFO  : Context for 'APU' is selected.
19:03:49 INFO  : 'ps7_init' command is executed.
19:03:49 INFO  : 'ps7_post_config' command is executed.
19:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:49 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:49 INFO  : Memory regions updated for context APU
19:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:50 INFO  : 'con' command is executed.
19:03:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:03:50 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:04:18 INFO  : Disconnected from the channel tcfchan#1.
19:04:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:04:20 INFO  : 'jtag frequency' command is executed.
19:04:20 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:04:20 INFO  : Context for 'APU' is selected.
19:04:20 INFO  : System reset is completed.
19:04:23 INFO  : 'after 3000' command is executed.
19:04:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:04:26 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
19:04:26 INFO  : Context for 'APU' is selected.
19:04:30 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:04:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:30 INFO  : Context for 'APU' is selected.
19:04:30 INFO  : 'ps7_init' command is executed.
19:04:31 INFO  : 'ps7_post_config' command is executed.
19:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:31 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:31 INFO  : Memory regions updated for context APU
19:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:31 INFO  : 'con' command is executed.
19:04:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:04:31 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:16:33 INFO  : Disconnected from the channel tcfchan#2.
19:16:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:16:35 INFO  : 'jtag frequency' command is executed.
19:16:35 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:16:35 INFO  : Context for 'APU' is selected.
19:16:35 INFO  : System reset is completed.
19:16:38 INFO  : 'after 3000' command is executed.
19:16:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:16:41 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
19:16:41 INFO  : Context for 'APU' is selected.
19:16:41 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:16:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:41 INFO  : Context for 'APU' is selected.
19:16:41 INFO  : 'ps7_init' command is executed.
19:16:41 INFO  : 'ps7_post_config' command is executed.
19:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:42 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:42 INFO  : Memory regions updated for context APU
19:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:42 INFO  : 'con' command is executed.
19:16:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:16:42 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
19:26:30 INFO  : Disconnected from the channel tcfchan#3.
19:26:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
19:26:31 INFO  : 'jtag frequency' command is executed.
19:26:31 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:26:31 INFO  : Context for 'APU' is selected.
19:26:31 INFO  : System reset is completed.
19:26:35 INFO  : 'after 3000' command is executed.
19:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
19:26:37 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
19:26:37 INFO  : Context for 'APU' is selected.
19:26:37 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:37 INFO  : Context for 'APU' is selected.
19:26:38 INFO  : 'ps7_init' command is executed.
19:26:38 INFO  : 'ps7_post_config' command is executed.
19:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:38 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:38 INFO  : Memory regions updated for context APU
19:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:38 INFO  : 'con' command is executed.
19:26:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

19:26:38 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:01:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543867020554,  Project:1543853112020
20:01:01 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:01:01 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
20:01:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:01:17 INFO  : 
20:01:18 INFO  : Updating hardware inferred compiler options for application.
20:01:18 INFO  : Clearing existing target manager status.
20:10:38 INFO  : Disconnected from the channel tcfchan#4.
20:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:10:41 INFO  : 'jtag frequency' command is executed.
20:10:41 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:10:41 INFO  : Context for 'APU' is selected.
20:10:41 INFO  : System reset is completed.
20:10:44 INFO  : 'after 3000' command is executed.
20:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:10:47 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
20:10:47 INFO  : Context for 'APU' is selected.
20:10:47 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:10:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:47 INFO  : Context for 'APU' is selected.
20:10:48 INFO  : 'ps7_init' command is executed.
20:10:48 INFO  : 'ps7_post_config' command is executed.
20:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:49 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:49 INFO  : Memory regions updated for context APU
20:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:49 INFO  : 'con' command is executed.
20:10:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:10:49 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:14:30 INFO  : Disconnected from the channel tcfchan#5.
20:14:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:14:32 INFO  : 'jtag frequency' command is executed.
20:14:32 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:14:32 INFO  : Context for 'APU' is selected.
20:14:32 INFO  : System reset is completed.
20:14:36 INFO  : 'after 3000' command is executed.
20:14:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:14:38 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
20:14:38 INFO  : Context for 'APU' is selected.
20:14:38 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:14:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:38 INFO  : Context for 'APU' is selected.
20:14:39 INFO  : 'ps7_init' command is executed.
20:14:39 INFO  : 'ps7_post_config' command is executed.
20:14:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:40 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:40 INFO  : Memory regions updated for context APU
20:14:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:40 INFO  : 'con' command is executed.
20:14:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:14:40 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:17:11 INFO  : Disconnected from the channel tcfchan#6.
20:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:17:13 INFO  : 'jtag frequency' command is executed.
20:17:13 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:17:13 INFO  : Context for 'APU' is selected.
20:17:13 INFO  : System reset is completed.
20:17:16 INFO  : 'after 3000' command is executed.
20:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:17:19 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
20:17:19 INFO  : Context for 'APU' is selected.
20:17:19 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:17:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:19 INFO  : Context for 'APU' is selected.
20:17:20 INFO  : 'ps7_init' command is executed.
20:17:20 INFO  : 'ps7_post_config' command is executed.
20:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:21 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:21 INFO  : Memory regions updated for context APU
20:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:21 INFO  : 'con' command is executed.
20:17:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:17:21 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:18:03 INFO  : Disconnected from the channel tcfchan#7.
20:18:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:18:05 INFO  : 'jtag frequency' command is executed.
20:18:05 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:18:05 INFO  : Context for 'APU' is selected.
20:18:05 INFO  : System reset is completed.
20:18:08 INFO  : 'after 3000' command is executed.
20:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:18:11 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
20:18:11 INFO  : Context for 'APU' is selected.
20:18:11 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:18:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:11 INFO  : Context for 'APU' is selected.
20:18:12 INFO  : 'ps7_init' command is executed.
20:18:12 INFO  : 'ps7_post_config' command is executed.
20:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:13 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:13 INFO  : Memory regions updated for context APU
20:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:13 INFO  : 'con' command is executed.
20:18:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:18:13 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:19:07 INFO  : Disconnected from the channel tcfchan#8.
20:19:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:19:09 INFO  : 'jtag frequency' command is executed.
20:19:09 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:19:09 INFO  : Context for 'APU' is selected.
20:19:09 INFO  : System reset is completed.
20:19:12 INFO  : 'after 3000' command is executed.
20:19:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:19:15 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
20:19:15 INFO  : Context for 'APU' is selected.
20:19:15 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:15 INFO  : Context for 'APU' is selected.
20:19:16 INFO  : 'ps7_init' command is executed.
20:19:16 INFO  : 'ps7_post_config' command is executed.
20:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:16 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:16 INFO  : Memory regions updated for context APU
20:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:17 INFO  : 'con' command is executed.
20:19:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:19:17 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:22:50 INFO  : Disconnected from the channel tcfchan#9.
20:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:22:51 INFO  : 'jtag frequency' command is executed.
20:22:51 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:22:52 INFO  : Context for 'APU' is selected.
20:22:52 INFO  : System reset is completed.
20:22:55 INFO  : 'after 3000' command is executed.
20:22:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:22:57 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
20:22:57 INFO  : Context for 'APU' is selected.
20:22:57 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:22:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:57 INFO  : Context for 'APU' is selected.
20:22:58 INFO  : 'ps7_init' command is executed.
20:22:58 INFO  : 'ps7_post_config' command is executed.
20:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:58 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:59 INFO  : Memory regions updated for context APU
20:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:59 INFO  : 'con' command is executed.
20:22:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:22:59 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:29:02 INFO  : Disconnected from the channel tcfchan#10.
20:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:29:04 INFO  : 'jtag frequency' command is executed.
20:29:04 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:29:04 INFO  : Context for 'APU' is selected.
20:29:04 INFO  : System reset is completed.
20:29:07 INFO  : 'after 3000' command is executed.
20:29:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:29:10 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
20:29:10 INFO  : Context for 'APU' is selected.
20:29:10 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:29:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:10 INFO  : Context for 'APU' is selected.
20:29:11 INFO  : 'ps7_init' command is executed.
20:29:11 INFO  : 'ps7_post_config' command is executed.
20:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:11 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:11 INFO  : Memory regions updated for context APU
20:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:11 INFO  : 'con' command is executed.
20:29:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:29:11 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:36:59 INFO  : Disconnected from the channel tcfchan#11.
20:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
20:37:00 INFO  : 'jtag frequency' command is executed.
20:37:00 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:37:00 INFO  : Context for 'APU' is selected.
20:37:00 INFO  : System reset is completed.
20:37:03 INFO  : 'after 3000' command is executed.
20:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
20:37:06 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
20:37:06 INFO  : Context for 'APU' is selected.
20:37:06 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:37:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:06 INFO  : Context for 'APU' is selected.
20:37:06 INFO  : 'ps7_init' command is executed.
20:37:06 INFO  : 'ps7_post_config' command is executed.
20:37:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:07 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:07 INFO  : Memory regions updated for context APU
20:37:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:07 INFO  : 'con' command is executed.
20:37:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

20:37:07 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:22:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543872006948,  Project:1543867020554
21:22:28 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:22:28 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
21:22:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:22:40 INFO  : 
21:22:41 INFO  : Updating hardware inferred compiler options for application.
21:22:41 INFO  : Clearing existing target manager status.
21:27:42 INFO  : Disconnected from the channel tcfchan#12.
21:27:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:27:44 INFO  : 'jtag frequency' command is executed.
21:27:44 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:27:44 INFO  : Context for 'APU' is selected.
21:27:44 INFO  : System reset is completed.
21:27:47 INFO  : 'after 3000' command is executed.
21:27:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:27:49 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
21:27:49 INFO  : Context for 'APU' is selected.
21:27:49 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
21:27:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:49 INFO  : Context for 'APU' is selected.
21:27:50 INFO  : 'ps7_init' command is executed.
21:27:50 INFO  : 'ps7_post_config' command is executed.
21:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:50 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:50 INFO  : Memory regions updated for context APU
21:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:51 INFO  : 'con' command is executed.
21:27:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:27:51 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
21:47:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543873507259,  Project:1543872006948
21:47:33 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:47:33 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
21:47:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:47:45 INFO  : 
21:47:46 INFO  : Updating hardware inferred compiler options for application.
21:47:46 INFO  : Clearing existing target manager status.
21:52:00 INFO  : Disconnected from the channel tcfchan#13.
21:52:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
21:52:02 INFO  : 'jtag frequency' command is executed.
21:52:02 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:52:02 INFO  : Context for 'APU' is selected.
21:52:02 INFO  : System reset is completed.
21:52:05 INFO  : 'after 3000' command is executed.
21:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
21:52:08 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
21:52:08 INFO  : Context for 'APU' is selected.
21:52:08 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
21:52:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:08 INFO  : Context for 'APU' is selected.
21:52:09 INFO  : 'ps7_init' command is executed.
21:52:09 INFO  : 'ps7_post_config' command is executed.
21:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:09 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:09 INFO  : Memory regions updated for context APU
21:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:09 INFO  : 'con' command is executed.
21:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

21:52:09 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:11:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543875091857,  Project:1543873507259
22:11:48 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:11:48 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
22:11:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:12:01 INFO  : 
22:12:01 INFO  : Updating hardware inferred compiler options for application.
22:12:01 INFO  : Clearing existing target manager status.
22:16:17 INFO  : Disconnected from the channel tcfchan#14.
22:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:16:19 INFO  : 'jtag frequency' command is executed.
22:16:19 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:16:19 INFO  : Context for 'APU' is selected.
22:16:19 INFO  : System reset is completed.
22:16:23 INFO  : 'after 3000' command is executed.
22:16:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:16:25 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
22:16:25 INFO  : Context for 'APU' is selected.
22:16:25 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:16:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:25 INFO  : Context for 'APU' is selected.
22:16:26 INFO  : 'ps7_init' command is executed.
22:16:26 INFO  : 'ps7_post_config' command is executed.
22:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:26 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:26 INFO  : Memory regions updated for context APU
22:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:26 INFO  : 'con' command is executed.
22:16:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:16:26 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:41:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543876858565,  Project:1543875091857
22:41:30 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:41:30 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
22:41:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:41:42 INFO  : 
22:41:43 INFO  : Updating hardware inferred compiler options for application.
22:41:43 INFO  : Clearing existing target manager status.
22:47:50 INFO  : Disconnected from the channel tcfchan#15.
22:47:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:47:53 INFO  : 'jtag frequency' command is executed.
22:47:53 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:47:53 INFO  : Context for 'APU' is selected.
22:47:53 INFO  : System reset is completed.
22:47:56 INFO  : 'after 3000' command is executed.
22:47:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:47:58 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
22:47:58 INFO  : Context for 'APU' is selected.
22:47:59 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:47:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:59 INFO  : Context for 'APU' is selected.
22:47:59 INFO  : 'ps7_init' command is executed.
22:47:59 INFO  : 'ps7_post_config' command is executed.
22:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:00 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:00 INFO  : Memory regions updated for context APU
22:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:00 INFO  : 'con' command is executed.
22:48:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:48:00 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:49:42 INFO  : Disconnected from the channel tcfchan#16.
22:49:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:49:44 INFO  : 'jtag frequency' command is executed.
22:49:44 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:49:44 INFO  : Context for 'APU' is selected.
22:49:44 INFO  : System reset is completed.
22:49:47 INFO  : 'after 3000' command is executed.
22:49:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:49:50 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
22:49:50 INFO  : Context for 'APU' is selected.
22:49:50 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:49:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:50 INFO  : Context for 'APU' is selected.
22:49:50 INFO  : 'ps7_init' command is executed.
22:49:50 INFO  : 'ps7_post_config' command is executed.
22:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:51 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:51 INFO  : Memory regions updated for context APU
22:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:51 INFO  : 'con' command is executed.
22:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:49:51 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:50:17 INFO  : Disconnected from the channel tcfchan#17.
22:50:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
22:50:19 INFO  : 'jtag frequency' command is executed.
22:50:19 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:50:20 INFO  : Context for 'APU' is selected.
22:50:20 INFO  : System reset is completed.
22:50:23 INFO  : 'after 3000' command is executed.
22:50:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
22:50:26 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
22:50:26 INFO  : Context for 'APU' is selected.
22:50:26 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:50:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:26 INFO  : Context for 'APU' is selected.
22:50:27 INFO  : 'ps7_init' command is executed.
22:50:27 INFO  : 'ps7_post_config' command is executed.
22:50:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:27 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:27 INFO  : Memory regions updated for context APU
22:50:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:28 INFO  : 'con' command is executed.
22:50:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

22:50:28 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
00:09:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543879732725,  Project:1543876858565
00:09:49 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:09:49 INFO  : Copied contents of C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
00:10:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:10:08 INFO  : 
00:10:09 INFO  : Updating hardware inferred compiler options for application.
00:10:09 INFO  : Clearing existing target manager status.
00:12:21 INFO  : Disconnected from the channel tcfchan#18.
00:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:12:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
00:12:54 INFO  : 'jtag frequency' command is executed.
00:12:54 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:12:54 INFO  : Context for 'APU' is selected.
00:12:54 INFO  : System reset is completed.
00:12:57 INFO  : 'after 3000' command is executed.
00:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
00:13:01 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
00:13:01 INFO  : Context for 'APU' is selected.
00:13:01 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:13:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:01 INFO  : Context for 'APU' is selected.
00:13:02 INFO  : 'ps7_init' command is executed.
00:13:02 INFO  : 'ps7_post_config' command is executed.
00:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:02 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:02 INFO  : Memory regions updated for context APU
00:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:02 INFO  : 'con' command is executed.
00:13:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

00:13:02 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
00:13:19 INFO  : Disconnected from the channel tcfchan#19.
00:13:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
00:13:21 INFO  : 'jtag frequency' command is executed.
00:13:21 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:13:21 INFO  : Context for 'APU' is selected.
00:13:21 INFO  : System reset is completed.
00:13:24 INFO  : 'after 3000' command is executed.
00:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
00:13:26 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
00:13:26 INFO  : Context for 'APU' is selected.
00:13:26 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:13:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:26 INFO  : Context for 'APU' is selected.
00:13:27 INFO  : 'ps7_init' command is executed.
00:13:27 INFO  : 'ps7_post_config' command is executed.
00:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:27 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:27 INFO  : Memory regions updated for context APU
00:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:28 INFO  : 'con' command is executed.
00:13:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

00:13:28 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
00:14:43 INFO  : Disconnected from the channel tcfchan#20.
00:14:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B224A' is selected.
00:14:45 INFO  : 'jtag frequency' command is executed.
00:14:45 INFO  : Sourcing of 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:14:45 INFO  : Context for 'APU' is selected.
00:14:45 INFO  : System reset is completed.
00:14:48 INFO  : 'after 3000' command is executed.
00:14:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1' command is executed.
00:14:51 INFO  : FPGA configured successfully with bitstream "C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit"
00:14:51 INFO  : Context for 'APU' is selected.
00:14:51 INFO  : Hardware design information is loaded from 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:14:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:51 INFO  : Context for 'APU' is selected.
00:14:51 INFO  : 'ps7_init' command is executed.
00:14:51 INFO  : 'ps7_post_config' command is executed.
00:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:52 INFO  : The application 'C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A" && level==0} -index 1
fpga -file C:/hdl_projects/Zybo_EV_Platform/block_compile.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
loadhw -hw C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
dow C:/hdl_projects/Zybo_EV_Platform/block_compile.sdk/application/Debug/application.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:52 INFO  : Memory regions updated for context APU
00:14:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:52 INFO  : 'con' command is executed.
00:14:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B224A"} -index 0
con
----------------End of Script----------------

00:14:52 INFO  : Launch script is exported to file 'C:\hdl_projects\Zybo_EV_Platform\block_compile.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
09:48:07 INFO  : Disconnected from the channel tcfchan#21.
09:48:09 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
