

================================================================
== Vivado HLS Report for 'start_backoff_vo'
================================================================
* Date:           Wed Oct 28 13:49:25 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.485 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.18>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %invoke_reason) nounwind, !map !56"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @start_backoff_vo_str) nounwind"   --->   Operation 4 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%invoke_reason_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %invoke_reason) nounwind" [fyp/edca.c:268]   --->   Operation 5 'read' 'invoke_reason_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %invoke_reason_read, label %2, label %1" [fyp/edca.c:269]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.66ns)   --->   "store i10 15, i10* @CW_vo, align 2" [fyp/edca.c:270]   --->   Operation 7 'store' <Predicate = (!invoke_reason_read)> <Delay = 1.66>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/edca.c:271]   --->   Operation 8 'br' <Predicate = (!invoke_reason_read)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%CW_vo_load = load i10* @CW_vo, align 2" [fyp/edca.c:272]   --->   Operation 9 'load' 'CW_vo_load' <Predicate = (invoke_reason_read)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.70ns)   --->   "%icmp_ln272 = icmp eq i10 %CW_vo_load, -1" [fyp/edca.c:272]   --->   Operation 10 'icmp' 'icmp_ln272' <Predicate = (invoke_reason_read)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %._crit_edge, label %3" [fyp/edca.c:272]   --->   Operation 11 'br' <Predicate = (invoke_reason_read)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln273 = shl i10 %CW_vo_load, 1" [fyp/edca.c:273]   --->   Operation 12 'shl' 'shl_ln273' <Predicate = (invoke_reason_read & !icmp_ln272)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%or_ln273 = or i10 %shl_ln273, 1" [fyp/edca.c:273]   --->   Operation 13 'or' 'or_ln273' <Predicate = (invoke_reason_read & !icmp_ln272)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.66ns)   --->   "store i10 %or_ln273, i10* @CW_vo, align 2" [fyp/edca.c:273]   --->   Operation 14 'store' <Predicate = (invoke_reason_read & !icmp_ln272)> <Delay = 1.66>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/edca.c:274]   --->   Operation 15 'br' <Predicate = (invoke_reason_read & !icmp_ln272)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rand_state_load = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:276]   --->   Operation 16 'load' 'rand_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%low = trunc i32 %rand_state_load to i15" [fyp/r_n_g.c:5->fyp/edca.c:276]   --->   Operation 17 'trunc' 'low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i15 %low to i32" [fyp/r_n_g.c:5->fyp/edca.c:276]   --->   Operation 18 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (5.57ns)   --->   "%low_1 = mul i32 %zext_ln5, 48271" [fyp/r_n_g.c:6->fyp/edca.c:276]   --->   Operation 19 'mul' 'low_1' <Predicate = true> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%high = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:276]   --->   Operation 20 'partselect' 'high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%high_1 = zext i17 %high to i32" [fyp/r_n_g.c:8->fyp/edca.c:276]   --->   Operation 21 'zext' 'high_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_2 = mul i32 48271, %high_1" [fyp/r_n_g.c:9->fyp/edca.c:276]   --->   Operation 22 'mul' 'high_2' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_2, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:276]   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.48>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_1, [1 x i8]* @p_str, [4 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:276]   --->   Operation 24 'specfucore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%trunc_ln9 = trunc i32 %high_2 to i16" [fyp/r_n_g.c:9->fyp/edca.c:276]   --->   Operation 25 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10 = zext i16 %trunc_ln9 to i32" [fyp/r_n_g.c:10->fyp/edca.c:276]   --->   Operation 26 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.14ns)   --->   "%add_ln10 = add i16 15, %trunc_ln" [fyp/r_n_g.c:10->fyp/edca.c:276]   --->   Operation 27 'add' 'add_ln10' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10_1 = zext i16 %add_ln10 to i32" [fyp/r_n_g.c:10->fyp/edca.c:276]   --->   Operation 28 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%x = shl i32 %zext_ln10, %zext_ln10_1" [fyp/r_n_g.c:10->fyp/edca.c:276]   --->   Operation 29 'shl' 'x' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_1 = add i32 %low_1, %x" [fyp/r_n_g.c:11->fyp/edca.c:276]   --->   Operation 30 'add' 'x_1' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %x_1 to i31" [fyp/r_n_g.c:11->fyp/edca.c:276]   --->   Operation 31 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i31 %trunc_ln11 to i32" [fyp/r_n_g.c:13->fyp/edca.c:276]   --->   Operation 32 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)" [fyp/r_n_g.c:13->fyp/edca.c:276]   --->   Operation 33 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i1 %tmp to i32" [fyp/r_n_g.c:13->fyp/edca.c:276]   --->   Operation 34 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.66ns)   --->   "%x_2 = add i32 %zext_ln13_1, %zext_ln13" [fyp/r_n_g.c:13->fyp/edca.c:276]   --->   Operation 35 'add' 'x_2' <Predicate = true> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "store i32 %x_2, i32* @rand_state, align 4" [fyp/r_n_g.c:14->fyp/edca.c:276]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [fyp/edca.c:277]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.18ns
The critical path consists of the following:
	'load' operation ('rand_state_load', fyp/r_n_g.c:5->fyp/edca.c:276) on static variable 'rand_state' [23]  (0 ns)
	'mul' operation of DSP[30] ('high', fyp/r_n_g.c:9->fyp/edca.c:276) [30]  (7.18 ns)

 <State 2>: 8.49ns
The critical path consists of the following:
	'add' operation ('add_ln10', fyp/r_n_g.c:10->fyp/edca.c:276) [34]  (2.15 ns)
	'shl' operation ('x', fyp/r_n_g.c:10->fyp/edca.c:276) [36]  (0 ns)
	'add' operation ('x', fyp/r_n_g.c:11->fyp/edca.c:276) [37]  (3.67 ns)
	'add' operation ('x', fyp/r_n_g.c:13->fyp/edca.c:276) [42]  (2.67 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
