<dec f='llvm/llvm/include/llvm/MC/MCInst.h' l='153' type='bool llvm::MCOperand::evaluateAsConstantImm(int64_t &amp; Imm) const'/>
<def f='llvm/llvm/lib/MC/MCInst.cpp' l='39' ll='45' type='bool llvm::MCOperand::evaluateAsConstantImm(int64_t &amp; Imm) const'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='24' u='c' c='_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='33' u='c' c='_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='42' u='c' c='_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='51' u='c' c='_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='60' u='c' c='_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='70' u='c' c='_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='79' u='c' c='_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='88' u='c' c='_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='97' u='c' c='_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='106' u='c' c='_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='115' u='c' c='_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc' l='125' u='c' c='_ZL22RISCVValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenAsmWriter.inc' l='34181' u='c' c='_ZL33RISCVInstPrinterValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenAsmWriter.inc' l='34189' u='c' c='_ZL33RISCVInstPrinterValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenAsmWriter.inc' l='34197' u='c' c='_ZL33RISCVInstPrinterValidateMCOperandRKN4llvm9MCOperandERKNS_15MCSubtargetInfoEj'/>
