INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab4/Lab4/Lab4.srcs/sources_1/new/Add_9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module Adder4
INFO: [VRFC 10-311] analyzing module Add_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab4/Lab4/Lab4.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab4/Lab4/Lab4.srcs/sources_1/new/HexDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab4/Lab4/Lab4.srcs/sources_1/new/Multiplier_toplevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_toplevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab4/Lab4/Lab4.srcs/sources_1/new/Reg_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab4/Lab4/Lab4.srcs/sources_1/new/Sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab4/Lab4/Lab4.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
