library ieee;
use ieee.std_logic_1164.all

entity subtractor is
port(ABus: in bit_vector(15 downto 0);
	  BBus: in bit_vector(15 downto 0);
	  CBus: out bit_vector(15 downto 0));
	  
end entity;

architecture s of subtractor
component twocomplement
port(ABus: in bit_vector(15 downto 0);
		one: in bit_vector(15 downto 0);
		A2Bus: out bit_vector(15 downto 0));
		
end entity;

component PrefixAdder
port(ABus: in bit_vector(15 downto 0);
	  BBus: in bit_vector(15 downto 0);
	  c0: out bit;
	  z: in bit;
	  CBus: in bit_vector(15 downto 0));
end component

signal A2Bus: bit_vector(15 downto 0);
begin
s: twocomplement port map(ABus, one, A2Bus);
o: PrefixAdder port map(A2Bus, BBus, CBus);
end s;

