  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Image_Processing_FPGA/fpga/hls/multi_filter.h' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Image_Processing_FPGA/fpga/hls/multi_filter.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Image_Processing_FPGA/fpga/hls/testbench.cpp' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Image_Processing_FPGA/fpga/hls/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=multi_filter' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../../testbench.cpp in debug mode
   Compiling ../../../../../../multi_filter.cpp in debug mode
   Generating csim.exe
In file included from ../../../../../../testbench.cpp:1:
In file included from ../../../../../../multi_filter.h:5:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../../multi_filter.cpp:2:
In file included from ../../../../../../multi_filter.h:5:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
[INFO] Loaded input.raw (128x128)
[✔] Saved filter_0.raw
[✔] Saved filter_1.raw
[✔] Saved filter_2.raw
[✔] Saved filter_3.raw
[✔] Saved filter_4.raw
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 81920
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.458 seconds; peak allocated memory: 269.582 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 22s
