//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Wed Aug 20 10:45:10 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v "
// file 1 "\/home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v "
// file 2 "\/home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v "
// file 3 "\/home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v "
// file 4 "\/home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh "
// file 5 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/polarfire_syn_comps.v "
// file 6 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/hdl/apb_arbiter.v "
// file 7 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v "
// file 8 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v "
// file 9 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v "
// file 10 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/FIC3_INITIATOR/FIC3_INITIATOR.v "
// file 11 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/MIV_IHC_C0/MIV_IHC_C0_0/rtl/core/core_merged/miv_ihc_core_merged.v "
// file 12 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/MIV_IHC_C0/MIV_IHC_C0.v "
// file 13 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/PF_SOC_MSS/MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v "
// file 14 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/PF_SOC_MSS/PF_SOC_MSS.v "
// file 15 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/BVF_RISCV_SUBSYSTEM/BVF_RISCV_SUBSYSTEM.v "
// file 16 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/hdl/P8_IOPADS.v "
// file 17 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/hdl/P9_11_18_IOPADS.v "
// file 18 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/hdl/P9_21_31_IOPADS.v "
// file 19 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/hdl/P9_41_42_IOPADS.v "
// file 20 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/hdl/apb_ctrl_status.v "
// file 21 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/hdl/blinky.v "
// file 22 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/hdl/CAPE.v "
// file 23 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/CORERESET/CORERESET_0/core/corereset_pf.v "
// file 24 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/CORERESET/CORERESET.v "
// file 25 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/FPGA_CCC_C0/FPGA_CCC_C0_0/FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v "
// file 26 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/FPGA_CCC_C0/FPGA_CCC_C0.v "
// file 27 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v "
// file 28 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/INIT_MONITOR/INIT_MONITOR.v "
// file 29 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v "
// file 30 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz.v "
// file 31 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/PF_CCC_ADC/PF_CCC_ADC_0/PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC.v "
// file 32 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/PF_CCC_ADC/PF_CCC_ADC.v "
// file 33 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v "
// file 34 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/component/work/MY_CUSTOM_FPGA_DESIGN_2C5C164A/MY_CUSTOM_FPGA_DESIGN_2C5C164A.v "
// file 35 "\/home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/nlconst.dat "
// file 36 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/designer/MY_CUSTOM_FPGA_DESIGN_2C5C164A/synthesis.fdc "
// file 37 "\/home/beagle/builds/B9sZd6qR/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis/synwork/MY_CUSTOM_FPGA_DESIGN_2C5C164A_prem_autocp.sdc "

`timescale 100 ps/100 ps
module APB_ARBITER_28s (
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA,
  APB_ARBITER_0_APB_MASTER_high_PRDATA,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0,
  iPRDATA27,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PREADY,
  APB_ARBITER_0_APB_MASTER_high_PREADY,
  N_48_i_1z,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx
)
;
output [31:0] PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA ;
input [31:0] APB_ARBITER_0_APB_MASTER_high_PRDATA ;
input [31:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA ;
input PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
input iPRDATA27 ;
output PF_SOC_MSS_FIC_3_APB_INITIATOR_PREADY ;
input APB_ARBITER_0_APB_MASTER_high_PREADY ;
output N_48_i_1z ;
input PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
wire iPRDATA27 ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PREADY ;
wire APB_ARBITER_0_APB_MASTER_high_PREADY ;
wire N_48_i_1z ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
wire GND ;
wire VCC ;
// @11:1138
  CFG2 N_48_i (
	.A(PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0),
	.B(PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx),
	.Y(N_48_i_1z)
);
defparam N_48_i.INIT=4'h8;
// @6:87
  CFG3 in_pready (
	.A(PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0),
	.B(APB_ARBITER_0_APB_MASTER_high_PREADY),
	.C(PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PREADY)
);
defparam in_pready.INIT=8'hDC;
// @6:85
  CFG3 \in_prdata[31]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[31]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[31]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[31])
);
defparam \in_prdata[31] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[30]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[30]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[30]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[30])
);
defparam \in_prdata[30] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[29]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[29]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[29]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[29])
);
defparam \in_prdata[29] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[28]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[28]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[28]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[28])
);
defparam \in_prdata[28] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[27]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[27]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[27]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[27])
);
defparam \in_prdata[27] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[26]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[26]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[26]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[26])
);
defparam \in_prdata[26] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[25]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[25]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[25]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[25])
);
defparam \in_prdata[25] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[24]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[24]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[24]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[24])
);
defparam \in_prdata[24] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[23]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[23]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[23]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[23])
);
defparam \in_prdata[23] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[22]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[22]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[22]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[22])
);
defparam \in_prdata[22] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[21]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[21]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[21]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[21])
);
defparam \in_prdata[21] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[20]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[20]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[20]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[20])
);
defparam \in_prdata[20] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[19]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[19]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[19]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[19])
);
defparam \in_prdata[19] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[18]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[18]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[18]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[18])
);
defparam \in_prdata[18] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[17]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[17]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[17]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[17])
);
defparam \in_prdata[17] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[16]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[16]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[16]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[16])
);
defparam \in_prdata[16] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[15]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[15]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[15]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[15])
);
defparam \in_prdata[15] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[14]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[14]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[14]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[14])
);
defparam \in_prdata[14] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[13]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[13]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[13]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[13])
);
defparam \in_prdata[13] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[12]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[12]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[12]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[12])
);
defparam \in_prdata[12] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[11]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[11]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[11]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[11])
);
defparam \in_prdata[11] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[10]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[10]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[10]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[10])
);
defparam \in_prdata[10] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[9]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[9]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[9]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[9])
);
defparam \in_prdata[9] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[8]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[8]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[8]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[8])
);
defparam \in_prdata[8] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[7]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[7]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[7]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[7])
);
defparam \in_prdata[7] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[6]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[6]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[6]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[6])
);
defparam \in_prdata[6] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[5]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[5]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[5]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[5])
);
defparam \in_prdata[5] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[4]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[4]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[4]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[4])
);
defparam \in_prdata[4] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[3]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[3]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[3]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[3])
);
defparam \in_prdata[3] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[2]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[2]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[2]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[2])
);
defparam \in_prdata[2] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[1]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[1]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[1]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[1])
);
defparam \in_prdata[1] .INIT=8'hF8;
// @6:85
  CFG3 \in_prdata[0]  (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[0]),
	.B(iPRDATA27),
	.C(APB_ARBITER_0_APB_MASTER_high_PRDATA[0]),
	.Y(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[0])
);
defparam \in_prdata[0] .INIT=8'hF8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* APB_ARBITER_28s */

module CoreAPB3_Z1 (
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0,
  iPSELS_0_a2_2_0,
  APB_ARBITER_0_APB_MASTER_low_PADDR,
  iPRDATA27,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx
)
;
input PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
output iPSELS_0_a2_2_0 ;
input [27:24] APB_ARBITER_0_APB_MASTER_low_PADDR ;
output iPRDATA27 ;
input PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
wire iPSELS_0_a2_2_0 ;
wire iPRDATA27 ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
wire GND ;
wire VCC ;
// @9:265
  CFG4 \iPSELS_0_a2_2[1]  (
	.A(APB_ARBITER_0_APB_MASTER_low_PADDR[24]),
	.B(APB_ARBITER_0_APB_MASTER_low_PADDR[27]),
	.C(APB_ARBITER_0_APB_MASTER_low_PADDR[26]),
	.D(APB_ARBITER_0_APB_MASTER_low_PADDR[25]),
	.Y(iPSELS_0_a2_2_0)
);
defparam \iPSELS_0_a2_2[1] .INIT=16'h0002;
// @9:265
  CFG3 \iPSELS_0_a2[1]  (
	.A(PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0),
	.B(iPSELS_0_a2_2_0),
	.C(PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx),
	.Y(iPRDATA27)
);
defparam \iPSELS_0_a2[1] .INIT=8'h40;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1 */

module FIC3_INITIATOR (
  APB_ARBITER_0_APB_MASTER_low_PADDR,
  iPSELS_0_a2_2_0,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx,
  iPRDATA27
)
;
input [27:24] APB_ARBITER_0_APB_MASTER_low_PADDR ;
output iPSELS_0_a2_2_0 ;
input PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
input PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
output iPRDATA27 ;
wire iPSELS_0_a2_2_0 ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
wire iPRDATA27 ;
wire GND ;
wire VCC ;
// @10:271
  CoreAPB3_Z1 FIC3_INITIATOR_0 (
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0(PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0),
	.iPSELS_0_a2_2_0(iPSELS_0_a2_2_0),
	.APB_ARBITER_0_APB_MASTER_low_PADDR(APB_ARBITER_0_APB_MASTER_low_PADDR[27:24]),
	.iPRDATA27(iPRDATA27),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx(PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FIC3_INITIATOR */

module miv_ihc_apb_target_0s_32s_32s (
  RDATA,
  APB3_0_PRDATA,
  RDATA_i_0_i_0,
  APB3_0_PSEL,
  APB3_0_PWRITE,
  RD_EN,
  WR_EN,
  APB3_0_PREADY,
  CLK,
  dff_arst
)
;
input [31:0] RDATA ;
output [31:0] APB3_0_PRDATA ;
input RDATA_i_0_i_0 ;
input APB3_0_PSEL ;
input APB3_0_PWRITE ;
output RD_EN ;
output WR_EN ;
output APB3_0_PREADY ;
input CLK ;
input dff_arst ;
wire RDATA_i_0_i_0 ;
wire APB3_0_PSEL ;
wire APB3_0_PWRITE ;
wire RD_EN ;
wire WR_EN ;
wire APB3_0_PREADY ;
wire CLK ;
wire dff_arst ;
wire [1:0] fsm_Z;
wire [1:0] fsm_ns;
wire VCC ;
wire GND ;
wire N_87_i ;
wire wr_enable_5 ;
wire N_71_i ;
wire rd_enable_1_sqmuxa_0_a2_1_30_a2_Z ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
// @11:3403
  SLE \fsm[1]  (
	.Q(fsm_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(fsm_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3403
  SLE \fsm[0]  (
	.Q(fsm_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(fsm_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3403
  SLE PREADY (
	.Q(APB3_0_PREADY),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_87_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[9]  (
	.Q(APB3_0_PRDATA[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[8]  (
	.Q(APB3_0_PRDATA[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[7]  (
	.Q(APB3_0_PRDATA[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[6]  (
	.Q(APB3_0_PRDATA[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[5]  (
	.Q(APB3_0_PRDATA[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[4]  (
	.Q(APB3_0_PRDATA[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[3]  (
	.Q(APB3_0_PRDATA[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[2]  (
	.Q(APB3_0_PRDATA[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_i_0_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[1]  (
	.Q(APB3_0_PRDATA[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[0]  (
	.Q(APB3_0_PRDATA[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3403
  SLE wr_enable (
	.Q(WR_EN),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(wr_enable_5),
	.EN(N_71_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3403
  SLE rd_enable (
	.Q(RD_EN),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(rd_enable_1_sqmuxa_0_a2_1_30_a2_Z),
	.EN(N_71_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[24]  (
	.Q(APB3_0_PRDATA[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[23]  (
	.Q(APB3_0_PRDATA[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[22]  (
	.Q(APB3_0_PRDATA[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[21]  (
	.Q(APB3_0_PRDATA[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[20]  (
	.Q(APB3_0_PRDATA[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[19]  (
	.Q(APB3_0_PRDATA[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[18]  (
	.Q(APB3_0_PRDATA[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[17]  (
	.Q(APB3_0_PRDATA[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[16]  (
	.Q(APB3_0_PRDATA[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[15]  (
	.Q(APB3_0_PRDATA[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[14]  (
	.Q(APB3_0_PRDATA[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[13]  (
	.Q(APB3_0_PRDATA[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[12]  (
	.Q(APB3_0_PRDATA[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[11]  (
	.Q(APB3_0_PRDATA[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[10]  (
	.Q(APB3_0_PRDATA[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[31]  (
	.Q(APB3_0_PRDATA[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[30]  (
	.Q(APB3_0_PRDATA[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[29]  (
	.Q(APB3_0_PRDATA[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[28]  (
	.Q(APB3_0_PRDATA[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[27]  (
	.Q(APB3_0_PRDATA[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[26]  (
	.Q(APB3_0_PRDATA[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3473
  SLE \PRDATA[25]  (
	.Q(APB3_0_PRDATA[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3403
  CFG3 rd_enable_1_sqmuxa_0_a2_1_30_a2 (
	.A(fsm_Z[1]),
	.B(fsm_Z[0]),
	.C(APB3_0_PWRITE),
	.Y(rd_enable_1_sqmuxa_0_a2_1_30_a2_Z)
);
defparam rd_enable_1_sqmuxa_0_a2_1_30_a2.INIT=8'h01;
// @11:3414
  CFG3 wr_enable_5_0_a2 (
	.A(fsm_Z[1]),
	.B(fsm_Z[0]),
	.C(APB3_0_PWRITE),
	.Y(wr_enable_5)
);
defparam wr_enable_5_0_a2.INIT=8'h10;
// @11:3403
  CFG3 \fsm_ns_1_0_.m2  (
	.A(fsm_Z[1]),
	.B(fsm_Z[0]),
	.C(APB3_0_PSEL),
	.Y(fsm_ns[0])
);
defparam \fsm_ns_1_0_.m2 .INIT=8'h32;
// @11:3403
  CFG3 \fsm_ns_1_0_.m4  (
	.A(fsm_Z[1]),
	.B(fsm_Z[0]),
	.C(APB3_0_PWRITE),
	.Y(fsm_ns[1])
);
defparam \fsm_ns_1_0_.m4 .INIT=8'h26;
// @11:3403
  CFG3 \fsm_RNIH6I5[0]  (
	.A(fsm_Z[1]),
	.B(fsm_Z[0]),
	.C(APB3_0_PSEL),
	.Y(N_71_i)
);
defparam \fsm_RNIH6I5[0] .INIT=8'hFE;
// @11:3403
  CFG4 PREADY_RNO (
	.A(fsm_Z[1]),
	.B(fsm_Z[0]),
	.C(APB3_0_PWRITE),
	.D(APB3_0_PSEL),
	.Y(N_87_i)
);
defparam PREADY_RNO.INIT=16'h7262;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_apb_target_0s_32s_32s */

module miv_ihc_address_controller_Z2 (
  RDATA,
  RDATA_i_0_i_0,
  COMMON_MB_RAM_DOUT,
  H3_TO_H2_RDATA_0,
  H4_TO_H2_RDATA_2_0,
  H4_TO_H2_RDATA_1_0,
  H4_TO_H0_RDATA_0,
  H4_TO_H0_RDATA_2,
  H4_TO_H1_RDATA_1_0,
  H4_TO_H1_RDATA_2_0,
  H3_IRQ_MODULE_RDATA,
  H4_IRQ_MODULE_RDATA,
  H4_TO_H1_RDATA_0,
  H0_IRQ_MODULE_RDATA,
  H1_IRQ_MODULE_RDATA,
  H2_IRQ_MODULE_RDATA,
  APB3_0_PWDATA_0,
  APB3_0_PWDATA_3,
  APB3_0_PADDR_i,
  H3_TO_H1_RDATA_1_0,
  H3_TO_H2_RDATA_2_0,
  H2_TO_H0_RDATA_0,
  H1_TO_H0_RDATA_0,
  H2_TO_H3_RDATA_0,
  H1_TO_H3_RDATA_0,
  b_ack_ie_8,
  a_ack_ie_8,
  a_ack_ie_7,
  b_mp_ack_8,
  a_ack_ie_6,
  a_mp_ack_8,
  a_ack_ie_5,
  b_ack_ie_7,
  b_ack_ie_6,
  a_mp_ack_7,
  b_mp_ack_7,
  a_mp_8,
  a_mp_ack_6,
  a_mp_ack_5,
  a_mp_7,
  b_mp_ack_6,
  b_mp_ack_5,
  a_mp_ack_4,
  b_mp_8,
  b_mp_7,
  a_mp_ack_3,
  b_mp_ack_4,
  a_mp_6,
  a_mp_5,
  a_mp_4,
  a_mp_3,
  a_ack_ie_4,
  a_ack_ie_3,
  RDATA_CH_A_2_sqmuxa_8,
  b_mp_6,
  b_mp_5,
  b_mp_ack_3,
  RDATA_CH_A_2_sqmuxa_7,
  b_mp_4,
  RDATA_CH_A_2_sqmuxa_6,
  a_ack_ie_2,
  b_ack_ie_5,
  b_mp_3,
  RDATA_CH_A_2_sqmuxa_5,
  RDATA_CH_B_2_sqmuxa_6,
  a_mp_ack_2,
  b_mp_ack_2,
  b_mp_ack_1,
  b_mp_2,
  a_mp_2,
  b_ack_ie_4,
  a_ack_ie_1,
  b_mp_1,
  a_mp_1,
  H0_TO_H1_WR_EN14_1z,
  b_mp_ie_4,
  a_mp_ie_8,
  a_mp_ie_7,
  N_2286,
  N_683,
  N_469,
  N_214,
  RDATA_CH_B_3_sqmuxa_8,
  H0_TO_H1_WR_EN18_1z,
  RDATA_CH_A_2_sqmuxa_4,
  a_mp_ie_6,
  b_mp_ie_3,
  RDATA_CH_B_1_sqmuxa_8,
  RDATA_CH_B_3_sqmuxa_7,
  a_mp_ie_5,
  RDATA_CH_A_1_sqmuxa_8,
  RDATA_CH_A_3_sqmuxa_8,
  a_mp_ie_4,
  RDATA_CH_A_3_sqmuxa_7,
  a_mp_ie_3,
  b_mp_ie_2,
  b_ack_ie_3,
  b_mp_0,
  b_mp_ie_1,
  RDATA_CH_A_2_sqmuxa_3,
  RDATA_CH_A_3_sqmuxa_6,
  RDATA_CH_B_3_sqmuxa_6,
  RDATA_CH_B_3_sqmuxa_5,
  RDATA_CH_A_1_sqmuxa_7,
  RDATA_CH_A_3_sqmuxa_5,
  RDATA_CH_A_2_sqmuxa_2,
  RDATA_CH_B_2_sqmuxa_5,
  RDATA_CH_A_3_sqmuxa_4,
  b_mp_ack_0,
  b_mp_ack,
  RDATA_CH_B_1_sqmuxa_7,
  N_53_i,
  N_691_i,
  H0_TO_H1_WR_EN11_1z,
  N_703_i,
  N_705_i,
  H0_TO_H1_WR_EN6_1z,
  N_731_i,
  N_733_i,
  H0_TO_H1_WR_EN16_1z,
  N_749_i,
  H0_TO_H1_WR_EN7_1z,
  N_715_i,
  N_717_i,
  N_2897_i,
  N_699_i,
  H0_TO_H1_WR_EN8_1z,
  N_693_i,
  N_695_i,
  H0_TO_H1_WR_EN9_1z,
  N_727_i,
  H0_TO_H1_WR_EN17_1z,
  N_2896_i,
  N_689_i,
  H0_TO_H1_WR_EN12_1z,
  N_2895_i,
  N_685_i,
  H0_TO_H1_WR_EN13_1z,
  N_203_i,
  N_205_i,
  N_719_i,
  N_721_i,
  H0_TO_H1_WR_EN19_1z,
  N_2051_i,
  N_2052_i,
  RDATA5,
  RDATA_CH_B_2_sqmuxa_4,
  N_610_i,
  N_1507,
  RDATA_CH_A_1_sqmuxa_6,
  RDATA_CH_A_1_sqmuxa_5,
  b_mp_ie_0,
  RDATA_CH_A_3_sqmuxa_3,
  RDATA_CH_A_1_sqmuxa_4,
  RDATA_CH_B_2_sqmuxa_3,
  RDATA_CH_B_3_sqmuxa_4,
  RDATA_CH_B_1_sqmuxa_6,
  RDATA_CH_B_3_sqmuxa_3,
  RDATA_CH_B_1_sqmuxa_5,
  N_520_i,
  RDATA_CH_B_2_sqmuxa_2,
  RDATA_CH_A_2_sqmuxa_1,
  RDATA_CH_A_3_sqmuxa_2,
  RDATA_CH_B_1_sqmuxa_4,
  N_528_i,
  N_3196,
  N_50_i,
  N_575_i,
  H0_TO_H1_WR_EN26_1z,
  H0_TO_H1_WR_EN27_1z,
  RDATA_CH_A_2_sqmuxa_0,
  RDATA_CH_A_3_sqmuxa_1,
  H0_TO_H1_WR_EN21_1z,
  RDATA_CH_B_1_sqmuxa_3,
  RDATA_CH_A_1_sqmuxa_3,
  H0_TO_H1_WR_EN23_1z,
  H0_TO_H1_WR_EN28_1z,
  a_mp_ie_2,
  H0_TO_H1_WR_EN24_1z,
  RDATA_CH_B_2_sqmuxa_1,
  N_530_i,
  RDATA_CH_A_1_sqmuxa_2,
  RDATA_CH_B_2_sqmuxa_0,
  RDATA_CH_B_2_sqmuxa,
  N_885,
  N_517_i,
  N_523_i,
  N_573_i,
  N_514_i,
  RDATA_CH_A_0_sqmuxa_1,
  RDATA_CH_B_3_sqmuxa_2,
  a_mp_ack_1,
  a_mp_ack_0,
  a_mp_ack,
  RDATA_CH_B_1_sqmuxa_2,
  a_mp_ie_1,
  a_mp_ie_0,
  RDATA_CH_A_1_sqmuxa_1,
  N_606_i,
  N_1596_i,
  RDATA_CH_A_1_sqmuxa_0,
  N_1130,
  RDATA_CH_B_3_sqmuxa_1,
  a_ack_ie_0,
  b_ack_ie_2,
  b_ack_ie_1,
  N_1554,
  b_ack_ie_0,
  a_ack_ie,
  b_ack_ie,
  a_mp_0,
  a_mp,
  b_mp,
  RDATA_CH_B_sn_N_2,
  H0_TO_H1_WR_EN22_1z,
  RDATA_CH_B_1_sqmuxa_1,
  RDATA_CH_B_3_sqmuxa_0,
  H0_TO_H1_WR_EN29_1z,
  N_608_i,
  RDATA_CH_A_2_sqmuxa,
  RDATA_CH_A_0_sqmuxa_0,
  RDATA_CH_A_0_sqmuxa,
  a_mp_ie,
  RDATA_CH_A_1_sqmuxa,
  RDATA_CH_A_3_sqmuxa_0,
  N_510_i,
  b_mp_ie,
  RDATA_CH_B_1_sqmuxa_0,
  RDATA_CH_B_3_sqmuxa,
  N_604_i,
  RDATA_CH_B_1_sqmuxa,
  RDATA_CH_A_3_sqmuxa,
  N_2_i,
  H0_TO_H1_WR_EN39_1z,
  N_3_i,
  H0_TO_H1_WR_EN38_1z,
  N_1_i,
  H0_TO_H1_WR_EN40_1z,
  N_5_i,
  H0_TO_H1_WR_EN36_1z,
  N_4_i,
  H0_TO_H1_WR_EN37_1z
)
;
output [31:0] RDATA ;
output RDATA_i_0_i_0 ;
input [31:0] COMMON_MB_RAM_DOUT ;
input H3_TO_H2_RDATA_0 ;
input H4_TO_H2_RDATA_2_0 ;
input H4_TO_H2_RDATA_1_0 ;
input H4_TO_H0_RDATA_0 ;
input H4_TO_H0_RDATA_2 ;
input H4_TO_H1_RDATA_1_0 ;
input H4_TO_H1_RDATA_2_0 ;
input [11:0] H3_IRQ_MODULE_RDATA ;
input [11:0] H4_IRQ_MODULE_RDATA ;
input H4_TO_H1_RDATA_0 ;
input [11:0] H0_IRQ_MODULE_RDATA ;
input [11:0] H1_IRQ_MODULE_RDATA ;
input [11:0] H2_IRQ_MODULE_RDATA ;
input APB3_0_PWDATA_0 ;
input APB3_0_PWDATA_3 ;
input [19:8] APB3_0_PADDR_i ;
input H3_TO_H1_RDATA_1_0 ;
input H3_TO_H2_RDATA_2_0 ;
input H2_TO_H0_RDATA_0 ;
input H1_TO_H0_RDATA_0 ;
input H2_TO_H3_RDATA_0 ;
input H1_TO_H3_RDATA_0 ;
input b_ack_ie_8 ;
input a_ack_ie_8 ;
input a_ack_ie_7 ;
input b_mp_ack_8 ;
input a_ack_ie_6 ;
input a_mp_ack_8 ;
input a_ack_ie_5 ;
input b_ack_ie_7 ;
input b_ack_ie_6 ;
input a_mp_ack_7 ;
input b_mp_ack_7 ;
input a_mp_8 ;
input a_mp_ack_6 ;
input a_mp_ack_5 ;
input a_mp_7 ;
input b_mp_ack_6 ;
input b_mp_ack_5 ;
input a_mp_ack_4 ;
input b_mp_8 ;
input b_mp_7 ;
input a_mp_ack_3 ;
input b_mp_ack_4 ;
input a_mp_6 ;
input a_mp_5 ;
input a_mp_4 ;
input a_mp_3 ;
input a_ack_ie_4 ;
input a_ack_ie_3 ;
input RDATA_CH_A_2_sqmuxa_8 ;
input b_mp_6 ;
input b_mp_5 ;
input b_mp_ack_3 ;
input RDATA_CH_A_2_sqmuxa_7 ;
input b_mp_4 ;
input RDATA_CH_A_2_sqmuxa_6 ;
input a_ack_ie_2 ;
input b_ack_ie_5 ;
input b_mp_3 ;
input RDATA_CH_A_2_sqmuxa_5 ;
input RDATA_CH_B_2_sqmuxa_6 ;
input a_mp_ack_2 ;
input b_mp_ack_2 ;
input b_mp_ack_1 ;
input b_mp_2 ;
input a_mp_2 ;
input b_ack_ie_4 ;
input a_ack_ie_1 ;
input b_mp_1 ;
input a_mp_1 ;
output H0_TO_H1_WR_EN14_1z ;
input b_mp_ie_4 ;
input a_mp_ie_8 ;
input a_mp_ie_7 ;
input N_2286 ;
input N_683 ;
output N_469 ;
input N_214 ;
input RDATA_CH_B_3_sqmuxa_8 ;
output H0_TO_H1_WR_EN18_1z ;
input RDATA_CH_A_2_sqmuxa_4 ;
input a_mp_ie_6 ;
input b_mp_ie_3 ;
input RDATA_CH_B_1_sqmuxa_8 ;
input RDATA_CH_B_3_sqmuxa_7 ;
input a_mp_ie_5 ;
input RDATA_CH_A_1_sqmuxa_8 ;
input RDATA_CH_A_3_sqmuxa_8 ;
input a_mp_ie_4 ;
input RDATA_CH_A_3_sqmuxa_7 ;
input a_mp_ie_3 ;
input b_mp_ie_2 ;
input b_ack_ie_3 ;
input b_mp_0 ;
input b_mp_ie_1 ;
input RDATA_CH_A_2_sqmuxa_3 ;
input RDATA_CH_A_3_sqmuxa_6 ;
input RDATA_CH_B_3_sqmuxa_6 ;
input RDATA_CH_B_3_sqmuxa_5 ;
input RDATA_CH_A_1_sqmuxa_7 ;
input RDATA_CH_A_3_sqmuxa_5 ;
input RDATA_CH_A_2_sqmuxa_2 ;
input RDATA_CH_B_2_sqmuxa_5 ;
input RDATA_CH_A_3_sqmuxa_4 ;
input b_mp_ack_0 ;
input b_mp_ack ;
input RDATA_CH_B_1_sqmuxa_7 ;
output N_53_i ;
output N_691_i ;
output H0_TO_H1_WR_EN11_1z ;
output N_703_i ;
output N_705_i ;
output H0_TO_H1_WR_EN6_1z ;
output N_731_i ;
output N_733_i ;
output H0_TO_H1_WR_EN16_1z ;
output N_749_i ;
output H0_TO_H1_WR_EN7_1z ;
output N_715_i ;
output N_717_i ;
output N_2897_i ;
output N_699_i ;
output H0_TO_H1_WR_EN8_1z ;
output N_693_i ;
output N_695_i ;
output H0_TO_H1_WR_EN9_1z ;
output N_727_i ;
output H0_TO_H1_WR_EN17_1z ;
output N_2896_i ;
output N_689_i ;
output H0_TO_H1_WR_EN12_1z ;
output N_2895_i ;
output N_685_i ;
output H0_TO_H1_WR_EN13_1z ;
output N_203_i ;
output N_205_i ;
output N_719_i ;
output N_721_i ;
output H0_TO_H1_WR_EN19_1z ;
output N_2051_i ;
output N_2052_i ;
input RDATA5 ;
input RDATA_CH_B_2_sqmuxa_4 ;
input N_610_i ;
input N_1507 ;
input RDATA_CH_A_1_sqmuxa_6 ;
input RDATA_CH_A_1_sqmuxa_5 ;
input b_mp_ie_0 ;
input RDATA_CH_A_3_sqmuxa_3 ;
input RDATA_CH_A_1_sqmuxa_4 ;
input RDATA_CH_B_2_sqmuxa_3 ;
input RDATA_CH_B_3_sqmuxa_4 ;
input RDATA_CH_B_1_sqmuxa_6 ;
input RDATA_CH_B_3_sqmuxa_3 ;
input RDATA_CH_B_1_sqmuxa_5 ;
input N_520_i ;
input RDATA_CH_B_2_sqmuxa_2 ;
input RDATA_CH_A_2_sqmuxa_1 ;
input RDATA_CH_A_3_sqmuxa_2 ;
input RDATA_CH_B_1_sqmuxa_4 ;
input N_528_i ;
output N_3196 ;
input N_50_i ;
input N_575_i ;
output H0_TO_H1_WR_EN26_1z ;
output H0_TO_H1_WR_EN27_1z ;
input RDATA_CH_A_2_sqmuxa_0 ;
input RDATA_CH_A_3_sqmuxa_1 ;
output H0_TO_H1_WR_EN21_1z ;
input RDATA_CH_B_1_sqmuxa_3 ;
input RDATA_CH_A_1_sqmuxa_3 ;
output H0_TO_H1_WR_EN23_1z ;
output H0_TO_H1_WR_EN28_1z ;
input a_mp_ie_2 ;
output H0_TO_H1_WR_EN24_1z ;
input RDATA_CH_B_2_sqmuxa_1 ;
input N_530_i ;
input RDATA_CH_A_1_sqmuxa_2 ;
input RDATA_CH_B_2_sqmuxa_0 ;
input RDATA_CH_B_2_sqmuxa ;
output N_885 ;
input N_517_i ;
input N_523_i ;
input N_573_i ;
input N_514_i ;
input RDATA_CH_A_0_sqmuxa_1 ;
input RDATA_CH_B_3_sqmuxa_2 ;
input a_mp_ack_1 ;
input a_mp_ack_0 ;
input a_mp_ack ;
input RDATA_CH_B_1_sqmuxa_2 ;
input a_mp_ie_1 ;
input a_mp_ie_0 ;
input RDATA_CH_A_1_sqmuxa_1 ;
input N_606_i ;
input N_1596_i ;
input RDATA_CH_A_1_sqmuxa_0 ;
input N_1130 ;
input RDATA_CH_B_3_sqmuxa_1 ;
input a_ack_ie_0 ;
input b_ack_ie_2 ;
input b_ack_ie_1 ;
input N_1554 ;
input b_ack_ie_0 ;
input a_ack_ie ;
input b_ack_ie ;
input a_mp_0 ;
input a_mp ;
input b_mp ;
input RDATA_CH_B_sn_N_2 ;
output H0_TO_H1_WR_EN22_1z ;
input RDATA_CH_B_1_sqmuxa_1 ;
input RDATA_CH_B_3_sqmuxa_0 ;
output H0_TO_H1_WR_EN29_1z ;
input N_608_i ;
input RDATA_CH_A_2_sqmuxa ;
input RDATA_CH_A_0_sqmuxa_0 ;
input RDATA_CH_A_0_sqmuxa ;
input a_mp_ie ;
input RDATA_CH_A_1_sqmuxa ;
input RDATA_CH_A_3_sqmuxa_0 ;
input N_510_i ;
input b_mp_ie ;
input RDATA_CH_B_1_sqmuxa_0 ;
input RDATA_CH_B_3_sqmuxa ;
input N_604_i ;
input RDATA_CH_B_1_sqmuxa ;
input RDATA_CH_A_3_sqmuxa ;
output N_2_i ;
output H0_TO_H1_WR_EN39_1z ;
output N_3_i ;
output H0_TO_H1_WR_EN38_1z ;
output N_1_i ;
output H0_TO_H1_WR_EN40_1z ;
output N_5_i ;
output H0_TO_H1_WR_EN36_1z ;
output N_4_i ;
output H0_TO_H1_WR_EN37_1z ;
wire RDATA_i_0_i_0 ;
wire H3_TO_H2_RDATA_0 ;
wire H4_TO_H2_RDATA_2_0 ;
wire H4_TO_H2_RDATA_1_0 ;
wire H4_TO_H0_RDATA_0 ;
wire H4_TO_H0_RDATA_2 ;
wire H4_TO_H1_RDATA_1_0 ;
wire H4_TO_H1_RDATA_2_0 ;
wire H4_TO_H1_RDATA_0 ;
wire APB3_0_PWDATA_0 ;
wire APB3_0_PWDATA_3 ;
wire H3_TO_H1_RDATA_1_0 ;
wire H3_TO_H2_RDATA_2_0 ;
wire H2_TO_H0_RDATA_0 ;
wire H1_TO_H0_RDATA_0 ;
wire H2_TO_H3_RDATA_0 ;
wire H1_TO_H3_RDATA_0 ;
wire b_ack_ie_8 ;
wire a_ack_ie_8 ;
wire a_ack_ie_7 ;
wire b_mp_ack_8 ;
wire a_ack_ie_6 ;
wire a_mp_ack_8 ;
wire a_ack_ie_5 ;
wire b_ack_ie_7 ;
wire b_ack_ie_6 ;
wire a_mp_ack_7 ;
wire b_mp_ack_7 ;
wire a_mp_8 ;
wire a_mp_ack_6 ;
wire a_mp_ack_5 ;
wire a_mp_7 ;
wire b_mp_ack_6 ;
wire b_mp_ack_5 ;
wire a_mp_ack_4 ;
wire b_mp_8 ;
wire b_mp_7 ;
wire a_mp_ack_3 ;
wire b_mp_ack_4 ;
wire a_mp_6 ;
wire a_mp_5 ;
wire a_mp_4 ;
wire a_mp_3 ;
wire a_ack_ie_4 ;
wire a_ack_ie_3 ;
wire RDATA_CH_A_2_sqmuxa_8 ;
wire b_mp_6 ;
wire b_mp_5 ;
wire b_mp_ack_3 ;
wire RDATA_CH_A_2_sqmuxa_7 ;
wire b_mp_4 ;
wire RDATA_CH_A_2_sqmuxa_6 ;
wire a_ack_ie_2 ;
wire b_ack_ie_5 ;
wire b_mp_3 ;
wire RDATA_CH_A_2_sqmuxa_5 ;
wire RDATA_CH_B_2_sqmuxa_6 ;
wire a_mp_ack_2 ;
wire b_mp_ack_2 ;
wire b_mp_ack_1 ;
wire b_mp_2 ;
wire a_mp_2 ;
wire b_ack_ie_4 ;
wire a_ack_ie_1 ;
wire b_mp_1 ;
wire a_mp_1 ;
wire H0_TO_H1_WR_EN14_1z ;
wire b_mp_ie_4 ;
wire a_mp_ie_8 ;
wire a_mp_ie_7 ;
wire N_2286 ;
wire N_683 ;
wire N_469 ;
wire N_214 ;
wire RDATA_CH_B_3_sqmuxa_8 ;
wire H0_TO_H1_WR_EN18_1z ;
wire RDATA_CH_A_2_sqmuxa_4 ;
wire a_mp_ie_6 ;
wire b_mp_ie_3 ;
wire RDATA_CH_B_1_sqmuxa_8 ;
wire RDATA_CH_B_3_sqmuxa_7 ;
wire a_mp_ie_5 ;
wire RDATA_CH_A_1_sqmuxa_8 ;
wire RDATA_CH_A_3_sqmuxa_8 ;
wire a_mp_ie_4 ;
wire RDATA_CH_A_3_sqmuxa_7 ;
wire a_mp_ie_3 ;
wire b_mp_ie_2 ;
wire b_ack_ie_3 ;
wire b_mp_0 ;
wire b_mp_ie_1 ;
wire RDATA_CH_A_2_sqmuxa_3 ;
wire RDATA_CH_A_3_sqmuxa_6 ;
wire RDATA_CH_B_3_sqmuxa_6 ;
wire RDATA_CH_B_3_sqmuxa_5 ;
wire RDATA_CH_A_1_sqmuxa_7 ;
wire RDATA_CH_A_3_sqmuxa_5 ;
wire RDATA_CH_A_2_sqmuxa_2 ;
wire RDATA_CH_B_2_sqmuxa_5 ;
wire RDATA_CH_A_3_sqmuxa_4 ;
wire b_mp_ack_0 ;
wire b_mp_ack ;
wire RDATA_CH_B_1_sqmuxa_7 ;
wire N_53_i ;
wire N_691_i ;
wire H0_TO_H1_WR_EN11_1z ;
wire N_703_i ;
wire N_705_i ;
wire H0_TO_H1_WR_EN6_1z ;
wire N_731_i ;
wire N_733_i ;
wire H0_TO_H1_WR_EN16_1z ;
wire N_749_i ;
wire H0_TO_H1_WR_EN7_1z ;
wire N_715_i ;
wire N_717_i ;
wire N_2897_i ;
wire N_699_i ;
wire H0_TO_H1_WR_EN8_1z ;
wire N_693_i ;
wire N_695_i ;
wire H0_TO_H1_WR_EN9_1z ;
wire N_727_i ;
wire H0_TO_H1_WR_EN17_1z ;
wire N_2896_i ;
wire N_689_i ;
wire H0_TO_H1_WR_EN12_1z ;
wire N_2895_i ;
wire N_685_i ;
wire H0_TO_H1_WR_EN13_1z ;
wire N_203_i ;
wire N_205_i ;
wire N_719_i ;
wire N_721_i ;
wire H0_TO_H1_WR_EN19_1z ;
wire N_2051_i ;
wire N_2052_i ;
wire RDATA5 ;
wire RDATA_CH_B_2_sqmuxa_4 ;
wire N_610_i ;
wire N_1507 ;
wire RDATA_CH_A_1_sqmuxa_6 ;
wire RDATA_CH_A_1_sqmuxa_5 ;
wire b_mp_ie_0 ;
wire RDATA_CH_A_3_sqmuxa_3 ;
wire RDATA_CH_A_1_sqmuxa_4 ;
wire RDATA_CH_B_2_sqmuxa_3 ;
wire RDATA_CH_B_3_sqmuxa_4 ;
wire RDATA_CH_B_1_sqmuxa_6 ;
wire RDATA_CH_B_3_sqmuxa_3 ;
wire RDATA_CH_B_1_sqmuxa_5 ;
wire N_520_i ;
wire RDATA_CH_B_2_sqmuxa_2 ;
wire RDATA_CH_A_2_sqmuxa_1 ;
wire RDATA_CH_A_3_sqmuxa_2 ;
wire RDATA_CH_B_1_sqmuxa_4 ;
wire N_528_i ;
wire N_3196 ;
wire N_50_i ;
wire N_575_i ;
wire H0_TO_H1_WR_EN26_1z ;
wire H0_TO_H1_WR_EN27_1z ;
wire RDATA_CH_A_2_sqmuxa_0 ;
wire RDATA_CH_A_3_sqmuxa_1 ;
wire H0_TO_H1_WR_EN21_1z ;
wire RDATA_CH_B_1_sqmuxa_3 ;
wire RDATA_CH_A_1_sqmuxa_3 ;
wire H0_TO_H1_WR_EN23_1z ;
wire H0_TO_H1_WR_EN28_1z ;
wire a_mp_ie_2 ;
wire H0_TO_H1_WR_EN24_1z ;
wire RDATA_CH_B_2_sqmuxa_1 ;
wire N_530_i ;
wire RDATA_CH_A_1_sqmuxa_2 ;
wire RDATA_CH_B_2_sqmuxa_0 ;
wire RDATA_CH_B_2_sqmuxa ;
wire N_885 ;
wire N_517_i ;
wire N_523_i ;
wire N_573_i ;
wire N_514_i ;
wire RDATA_CH_A_0_sqmuxa_1 ;
wire RDATA_CH_B_3_sqmuxa_2 ;
wire a_mp_ack_1 ;
wire a_mp_ack_0 ;
wire a_mp_ack ;
wire RDATA_CH_B_1_sqmuxa_2 ;
wire a_mp_ie_1 ;
wire a_mp_ie_0 ;
wire RDATA_CH_A_1_sqmuxa_1 ;
wire N_606_i ;
wire N_1596_i ;
wire RDATA_CH_A_1_sqmuxa_0 ;
wire N_1130 ;
wire RDATA_CH_B_3_sqmuxa_1 ;
wire a_ack_ie_0 ;
wire b_ack_ie_2 ;
wire b_ack_ie_1 ;
wire N_1554 ;
wire b_ack_ie_0 ;
wire a_ack_ie ;
wire b_ack_ie ;
wire a_mp_0 ;
wire a_mp ;
wire b_mp ;
wire RDATA_CH_B_sn_N_2 ;
wire H0_TO_H1_WR_EN22_1z ;
wire RDATA_CH_B_1_sqmuxa_1 ;
wire RDATA_CH_B_3_sqmuxa_0 ;
wire H0_TO_H1_WR_EN29_1z ;
wire N_608_i ;
wire RDATA_CH_A_2_sqmuxa ;
wire RDATA_CH_A_0_sqmuxa_0 ;
wire RDATA_CH_A_0_sqmuxa ;
wire a_mp_ie ;
wire RDATA_CH_A_1_sqmuxa ;
wire RDATA_CH_A_3_sqmuxa_0 ;
wire N_510_i ;
wire b_mp_ie ;
wire RDATA_CH_B_1_sqmuxa_0 ;
wire RDATA_CH_B_3_sqmuxa ;
wire N_604_i ;
wire RDATA_CH_B_1_sqmuxa ;
wire RDATA_CH_A_3_sqmuxa ;
wire N_2_i ;
wire H0_TO_H1_WR_EN39_1z ;
wire N_3_i ;
wire H0_TO_H1_WR_EN38_1z ;
wire N_1_i ;
wire H0_TO_H1_WR_EN40_1z ;
wire N_5_i ;
wire H0_TO_H1_WR_EN36_1z ;
wire N_4_i ;
wire H0_TO_H1_WR_EN37_1z ;
wire [3:3] RDATA_24_i_m3_1_0_co1;
wire [3:3] RDATA_24_i_m3_1_0_wmux_0_S;
wire [3:3] RDATA_24_i_m3_1_0_y0;
wire [3:3] RDATA_24_i_m3_1_0_co0;
wire [3:3] RDATA_24_i_m3_1_0_wmux_S;
wire [10:10] RDATA_0_0_0_a2_9_1_Z;
wire [10:10] RDATA_0_0_0_o2_4_7_1_Z;
wire [2:2] RDATA_i_0_i_a2_10_1_Z;
wire [13:13] RDATA_24_i_m2_2_1_Z;
wire [10:10] RDATA_0_0_0_o2_0_7_Z;
wire [10:10] RDATA_0_0_0_a2_0_Z;
wire [10:10] RDATA_0_0_0_0_Z;
wire [10:10] RDATA_0_0_0_4_Z;
wire [10:10] RDATA_0_0_0_3_Z;
wire [10:10] RDATA_0_0_0_o2_4_1_0_Z;
wire [10:10] RDATA_0_0_0_o2_4_1_1_Z;
wire [10:10] RDATA_0_0_0_o2_4_1_Z;
wire [10:10] RDATA_0_0_0_o2_5_1_0_Z;
wire [10:10] RDATA_0_0_0_o2_5_4_Z;
wire [5:0] RDATA_0_14_1_Z;
wire [8:0] RDATA_0_6_Z;
wire [5:0] RDATA_0_14_Z;
wire [9:9] RDATA_0_0_1_Z;
wire [9:9] RDATA_0_3_0_1_Z;
wire [9:1] RDATA_0_3_Z;
wire [5:5] RDATA_0_2_1_Z;
wire [27:1] RDATA_0_2_Z;
wire [10:10] RDATA_0_0_0_a2_3_1_Z;
wire [10:10] RDATA_0_0_0_3_1_Z;
wire [13:13] RDATA_0_a2_9_1;
wire [2:2] RDATA_i_0_i_o2_4_0_Z;
wire [3:3] RDATA_0_a2_23_0_0_0_1_Z;
wire [3:3] RDATA_0_a2_23_0_0_0_Z;
wire [11:11] RDATA_0_4_1_Z;
wire [11:0] RDATA_0_4_Z;
wire [31:4] RDATA_0_0_Z;
wire [2:2] RDATA_i_0_i_a3_0_2_1_Z;
wire [2:2] RDATA_i_0_i_a3_0_2_Z;
wire [3:3] RDATA_0_1_1_Z;
wire [27:0] RDATA_0_1_Z;
wire [10:10] RDATA_0_0_0_a2_4_0_Z;
wire [10:10] RDATA_0_0_0_o2_0_7_1_Z;
wire [10:10] RDATA_0_0_0_o2_0_4_Z;
wire [10:10] RDATA_0_0_0_o2_7_s_2_Z;
wire [11:11] RDATA_0_m2_1_1_Z;
wire [11:11] RDATA_0_m2_1_Z;
wire [11:11] RDATA_0_m2_2_1_Z;
wire [13:13] RDATA_24_i_m2_1_1_Z;
wire [13:13] RDATA_24_i_m2_1_Z;
wire [2:2] RDATA_i_0_i_a2_45_0_Z;
wire [4:4] RDATA_0_a2_23_0_a2_1_Z;
wire [11:11] RDATA_0_a2_2_0_Z;
wire [14:4] RDATA_0_a2_1_0_Z;
wire [2:2] RDATA_i_0_i_a3_0_0_Z;
wire [4:4] RDATA_0_o2_0_0_o2_2_a2_0_Z;
wire [2:2] RDATA_i_0_i_a2_50_0_Z;
wire [10:10] RDATA_0_a2_33_0_a2_0_Z;
wire [2:2] RDATA_i_0_i_a2_2_1_0_Z;
wire [2:2] RDATA_i_0_i_a3_0;
wire [4:4] RDATA_0_a2_21_1_Z;
wire [10:10] RDATA_0_0_0_a2_10_0_Z;
wire [1:1] RDATA_0_a2_24_0_Z;
wire [6:6] RDATA_0_a2_1;
wire [10:10] RDATA_0_0_0_a2_6_1_Z;
wire [10:10] RDATA_0_0_0_a2_8_1_Z;
wire [10:10] RDATA_0_0_0_a2_19_1_Z;
wire [2:2] RDATA_i_0_i_a2_23_1_Z;
wire [4:4] RDATA_0_o2_0_0_0_a2_0_Z;
wire [2:2] RDATA_i_0_i_a2_3_1_Z;
wire [4:4] RDATA_0_a2_0_0;
wire [6:6] RDATA_0_o2_4_0_a3_0;
wire [4:4] RDATA_0_a2_34_0_a3_0_Z;
wire [2:2] RDATA_i_0_i_a2_7_0_Z;
wire [9:9] RDATA_29_0_0_Z;
wire [4:4] RDATA_0_a2_35_0_a2_0_Z;
wire [1:1] RDATA_0_a2_26_0_Z;
wire [10:10] RDATA_0_0_0_a2_18_0_Z;
wire [10:10] RDATA_0_0_0_a2_20_2_Z;
wire [6:6] RDATA_0_a2_4_2_Z;
wire [6:6] RDATA_0_o2_4_0_a3_0_2_Z;
wire [2:2] RDATA_i_0_i_a2_28_0;
wire [4:4] RDATA_0_o2_0_0_o2_2_0_tz_Z;
wire [13:13] RDATA_0_a2_3_2_Z;
wire [13:13] RDATA_0_a2_1_2_Z;
wire [6:6] RDATA_0_a2_3;
wire [2:2] RDATA_i_0_i_a3_0_9_tz_Z;
wire [2:2] RDATA_i_0_i_a3_3_Z;
wire [10:10] RDATA_0_0_0_o2_7_8_3_0_Z;
wire [9:9] RDATA_29_0_1_Z;
wire [8:8] RDATA_0_0_tz_Z;
wire [2:2] RDATA_i_0_i_a2_0_0_Z;
wire [10:10] RDATA_0_0_0_o2_5_0_Z;
wire [30:30] RDATA_0_o3_0_i_o2_1_Z;
wire [11:1] RDATA_0_7_Z;
wire [7:7] RDATA_0_0_0_a3_0_0_Z;
wire [1:1] RDATA_0_7_0_Z;
wire [11:0] RDATA_0_5_Z;
wire [10:10] RDATA_0_0_0_o2_5_1_Z;
wire [10:10] RDATA_0_0_0_o2_0_0_Z;
wire [10:10] RDATA_0_0_0_o2_7_8_3_1_Z;
wire [2:2] RDATA_i_0_i_a3_0_2_0_Z;
wire [4:1] RDATA_0_11_Z;
wire [10:10] RDATA_0_0_0_o2_5_2_Z;
wire [2:2] RDATA_i_0_i_a3_0_0_0_Z;
wire [13:8] RDATA_0_0_0_Z;
wire [10:10] RDATA_0_0_0_o2_0_2_Z;
wire [2:2] RDATA_i_0_i_o2_1_0_Z;
wire [31:31] RDATA_0_o3_0_0_0_Z;
wire [4:4] RDATA_0_o2_0_0_o2_2_0_0_Z;
wire [10:10] RDATA_0_0_0_o2_7_8_3_Z;
wire [3:3] RDATA_0_a2_23_0_0_1_Z;
wire [5:0] RDATA_0_16_Z;
wire [5:0] RDATA_0_12_Z;
wire [8:0] RDATA_0_10_Z;
wire [4:4] RDATA_0_o2_0_Z;
wire [9:9] RDATA_3;
wire [1:0] RDATA_0_21_Z;
wire [5:1] RDATA_0_17_Z;
wire [2:2] RDATA_i_0_i_o2_0_1_Z;
wire [2:2] RDATA_i_0_i_o2_2_1_Z;
wire [2:2] RDATA_i_0_i_o2_14_d_0_Z;
wire [31:31] RDATA_0_o3_0_0_2_Z;
wire [2:2] RDATA_i_0_i_o2_14_c_Z;
wire [2:2] RDATA_i_0_i_a3_0_4_Z;
wire [5:5] RDATA_0_8_Z;
wire [8:1] RDATA_0_9_Z;
wire [5:0] RDATA_0_19_Z;
wire [3:3] RDATA_0_15_Z;
wire [1:1] RDATA_0_23_Z;
wire [4:4] RDATA_0_18_Z;
wire [2:2] RDATA_i_0_i_o2_14_d_Z;
wire [0:0] RDATA_0_24_Z;
wire [0:0] RDATA_0_20_Z;
wire [2:2] RDATA_i_0_i_a3_0_8_Z;
wire [2:2] RDATA_i_0_i_a3_0_6_Z;
wire [1:1] RDATA_0_25_Z;
wire N_2300 ;
wire VCC ;
wire N_1912 ;
wire RDATA_m3_Z ;
wire N_2248 ;
wire N_2428 ;
wire N_374 ;
wire N_1816 ;
wire RDATA_0_a2_30_0_a2_out_0 ;
wire N_3393_5 ;
wire N_1813 ;
wire N_2819 ;
wire N_3393_4 ;
wire N_3390_7 ;
wire N_2773_i_0 ;
wire N_192 ;
wire RDATA_sn_N_23 ;
wire N_485 ;
wire N_1499 ;
wire N_3258 ;
wire N_340 ;
wire N_3216 ;
wire N_2706 ;
wire N_2392 ;
wire N_291_2 ;
wire N_2808 ;
wire N_1791 ;
wire N_1799 ;
wire N_1860 ;
wire N_3391_1 ;
wire N_2253 ;
wire N_3390 ;
wire N_1819 ;
wire N_1818 ;
wire N_1793 ;
wire N_2733 ;
wire RDATA_0_o3_i_o2_s_out ;
wire N_3393 ;
wire RDATA_0_0_0_a2_13_0_out ;
wire N_2688 ;
wire N_2691 ;
wire N_2696 ;
wire N_2698 ;
wire N_2684 ;
wire N_2268 ;
wire N_2653 ;
wire N_2646 ;
wire N_2236 ;
wire N_2705 ;
wire N_2535 ;
wire N_2689 ;
wire N_2681 ;
wire N_1862 ;
wire N_1420 ;
wire N_1096 ;
wire N_981 ;
wire N_473 ;
wire N_1055_i ;
wire N_1953 ;
wire N_1986 ;
wire N_313 ;
wire N_317_1 ;
wire N_946 ;
wire N_2786 ;
wire N_2077 ;
wire N_2108 ;
wire RDATA_0_0_0_o2_7_8_out ;
wire N_2114 ;
wire N_2775 ;
wire N_1821_1 ;
wire N_3217 ;
wire N_1802 ;
wire N_1091 ;
wire N_2250 ;
wire RDATA_m1_0_a2_0_Z ;
wire N_3393_3 ;
wire N_2674 ;
wire N_2472 ;
wire N_3410 ;
wire N_1219 ;
wire N_3357 ;
wire N_2471 ;
wire N_1226 ;
wire N_2304 ;
wire N_925 ;
wire N_1335 ;
wire N_2845_2 ;
wire N_309_2 ;
wire N_2844_2 ;
wire H0_TO_H1_WR_EN14_0 ;
wire N_478 ;
wire N_3345_1 ;
wire N_2721 ;
wire N_2030 ;
wire N_2032 ;
wire N_2106 ;
wire N_1245 ;
wire N_178 ;
wire N_372 ;
wire N_355 ;
wire N_2707 ;
wire N_889 ;
wire N_2700 ;
wire N_1246 ;
wire N_159 ;
wire N_1747 ;
wire N_479 ;
wire N_2105 ;
wire H0_TO_H1_WR_EN11_i_2 ;
wire H0_TO_H1_WR_EN17_i_2 ;
wire N_3237 ;
wire N_994 ;
wire N_1963_1 ;
wire N_1547 ;
wire N_3404 ;
wire N_3405 ;
wire N_1237 ;
wire N_2277 ;
wire N_2771 ;
wire N_1239 ;
wire N_3407 ;
wire N_3400 ;
wire N_3403 ;
wire N_1240 ;
wire N_3411 ;
wire N_1169 ;
wire N_2766 ;
wire N_965 ;
wire RDATA_m4_e_0_Z ;
wire RDATA_m2_e_2_0_Z ;
wire H0_TO_H1_WR_EN36_1_Z ;
wire H0_TO_H1_WR_EN22_1_Z ;
wire H0_TO_H1_WR_EN24_1_Z ;
wire H0_TO_H1_WR_EN21_1_Z ;
wire H0_TO_H1_WR_EN12_1_Z ;
wire H0_TO_H1_WR_EN29_2_Z ;
wire H0_TO_H1_WR_EN29_1_Z ;
wire H0_TO_H1_WR_EN16_0 ;
wire H0_TO_H1_WR_EN19_0 ;
wire H0_TO_H1_WR_EN9_0 ;
wire H0_TO_H1_WR_EN6_0 ;
wire H0_TO_H1_WR_EN40_0 ;
wire H0_TO_H1_WR_EN17_0 ;
wire H0_TO_H1_WR_EN18_0 ;
wire H0_TO_H1_WR_EN7_0 ;
wire H0_TO_H1_WR_EN27_0 ;
wire H0_TO_H1_WR_EN28_0 ;
wire H0_TO_H1_WR_EN8_0 ;
wire H0_TO_H1_WR_EN23_0 ;
wire H0_TO_H1_WR_EN26_0 ;
wire H0_TO_H1_WR_EN13_0 ;
wire H0_TO_H1_WR_EN39_0 ;
wire H0_TO_H1_WR_EN38_0 ;
wire RDATA_sn_N_102 ;
wire H0_TO_H1_WR_EN26_i_2_0 ;
wire H0_TO_H1_WR_EN6_i_2_0 ;
wire H0_TO_H1_WR_EN12_i_2_0 ;
wire H0_TO_H1_WR_EN7_i_2_0 ;
wire H0_TO_H1_WR_EN21_i_2_0 ;
wire N_2619 ;
wire N_367 ;
wire N_343 ;
wire N_3341 ;
wire N_2635 ;
wire N_2636 ;
wire RDATA_m2_e_4_0 ;
wire N_1123 ;
wire N_2115 ;
wire N_2124 ;
wire N_2117 ;
wire N_2278 ;
wire N_1954 ;
wire N_1952 ;
wire N_356 ;
wire N_1005 ;
wire N_2638 ;
wire N_2263 ;
wire H0_TO_H1_WR_EN22_i_2_0 ;
wire H0_TO_H1_WR_EN27_i_2_0 ;
wire RDATA_sn_N_61_4 ;
wire N_1038_i ;
wire N_179 ;
wire N_1397 ;
wire N_2305 ;
wire N_2787 ;
wire N_2792 ;
wire N_2793 ;
wire N_2790 ;
wire N_2791 ;
wire N_2794 ;
wire N_2795 ;
wire N_2847_2 ;
wire N_2847_1 ;
wire N_1225_2 ;
wire N_1219_2 ;
wire N_2862_2 ;
wire N_2862_1 ;
wire N_2864_2 ;
wire N_1223_2 ;
wire N_1222_2 ;
wire N_2848_2 ;
wire N_2863_2 ;
wire N_1224_2 ;
wire RDATA_m1_e_6_1_Z ;
wire RDATA_m1_e_2_Z ;
wire N_1872 ;
wire N_1878 ;
wire N_1891 ;
wire RDATA_0_a2_8_0_a2_out ;
wire RDATA_0_a2_37_0_a2_out ;
wire N_2450 ;
wire N_271 ;
wire N_921 ;
wire N_934 ;
wire N_938 ;
wire N_1197 ;
wire N_2237 ;
wire N_3347 ;
wire N_491 ;
wire N_468 ;
wire N_335_2 ;
wire N_3256 ;
wire N_3255 ;
wire N_1289 ;
wire N_2315 ;
wire N_1225 ;
wire N_2864 ;
wire N_1223 ;
wire N_1222 ;
wire N_2848 ;
wire N_2863 ;
wire N_1224 ;
wire RDATA_sn_N_19 ;
wire N_2645 ;
wire N_373 ;
wire N_738 ;
wire N_2407 ;
wire N_1182 ;
wire N_489 ;
wire N_2736 ;
wire N_920 ;
wire N_916 ;
wire N_910 ;
wire N_1963 ;
wire N_2267 ;
wire N_2249 ;
wire N_2779 ;
wire N_201 ;
wire N_1964 ;
wire N_1825 ;
wire N_2473 ;
wire N_335 ;
wire N_2690 ;
wire N_324 ;
wire N_1721 ;
wire N_2400 ;
wire N_2694 ;
wire N_1788 ;
wire N_1907 ;
wire N_2769 ;
wire N_296 ;
wire N_2770 ;
wire N_939 ;
wire N_208 ;
wire N_1720 ;
wire N_2299 ;
wire N_1140 ;
wire N_2294 ;
wire N_2469 ;
wire RDATA_i_0_i_o2_1_179_tz_tz_0 ;
wire RDATA_0_198_0 ;
wire N_1815 ;
wire RDATA_N_5_mux ;
wire RDATA_sn_m74_i_0_0 ;
wire N_197 ;
wire N_2140 ;
wire N_2479 ;
wire N_2306 ;
wire N_1227 ;
wire RDATA_m2_e_2_3_Z ;
wire N_1500 ;
wire N_2695 ;
wire N_2386 ;
wire N_306 ;
wire N_2526 ;
wire RDATA_m2_e_0_0_Z ;
wire N_436_i ;
wire N_807 ;
wire RDATA_sn_N_10 ;
wire N_2656 ;
wire N_1965 ;
wire N_3512_tz_tz ;
wire N_199 ;
wire N_2453 ;
wire N_2539 ;
wire N_1218 ;
wire N_1804 ;
wire N_2661 ;
wire N_312 ;
wire N_1812 ;
wire N_291 ;
wire N_2433 ;
wire N_2683 ;
wire N_2702 ;
wire N_2147 ;
wire N_956 ;
wire N_2463 ;
wire N_2682 ;
wire N_1984 ;
wire N_212 ;
wire N_2467 ;
wire N_1810 ;
wire N_2458 ;
wire N_2528 ;
wire N_2686 ;
wire N_61 ;
wire N_2685 ;
wire N_2381 ;
wire N_2388 ;
wire N_1496 ;
wire N_2658 ;
wire N_1983 ;
wire N_2390 ;
wire N_2404 ;
wire N_2394 ;
wire N_2704 ;
wire N_2530 ;
wire N_2421 ;
wire N_2417 ;
wire N_2413 ;
wire N_2401 ;
wire N_2687 ;
wire N_2455 ;
wire N_1467 ;
wire N_2452 ;
wire N_2446 ;
wire N_2385 ;
wire N_262 ;
wire N_2468 ;
wire N_3211 ;
wire N_2462 ;
wire N_2415 ;
wire N_1906 ;
wire N_2533 ;
wire N_2254 ;
wire N_3399_1 ;
wire N_3198 ;
wire N_3399 ;
wire N_2259 ;
wire N_2466 ;
wire N_2443 ;
wire N_2089 ;
wire N_3395 ;
wire N_3388 ;
wire N_3203 ;
wire N_1421 ;
wire N_1836 ;
wire GND ;
  CFG1 H0_TO_H1_WR_EN37_RNI74C6 (
	.A(H0_TO_H1_WR_EN37_1z),
	.Y(N_4_i)
);
defparam H0_TO_H1_WR_EN37_RNI74C6.INIT=2'h1;
  CFG1 H0_TO_H1_WR_EN36_RNI64C6 (
	.A(H0_TO_H1_WR_EN36_1z),
	.Y(N_5_i)
);
defparam H0_TO_H1_WR_EN36_RNI64C6.INIT=2'h1;
  CFG1 H0_TO_H1_WR_EN40_RNI15C6 (
	.A(H0_TO_H1_WR_EN40_1z),
	.Y(N_1_i)
);
defparam H0_TO_H1_WR_EN40_RNI15C6.INIT=2'h1;
  CFG1 H0_TO_H1_WR_EN38_RNI84C6 (
	.A(H0_TO_H1_WR_EN38_1z),
	.Y(N_3_i)
);
defparam H0_TO_H1_WR_EN38_RNI84C6.INIT=2'h1;
  CFG1 H0_TO_H1_WR_EN39_RNI94C6 (
	.A(H0_TO_H1_WR_EN39_1z),
	.Y(N_2_i)
);
defparam H0_TO_H1_WR_EN39_RNI94C6.INIT=2'h1;
// @11:2704
  ARI1 \RDATA_24_i_m3_1_0_wmux_0[3]  (
	.FCO(RDATA_24_i_m3_1_0_co1[3]),
	.S(RDATA_24_i_m3_1_0_wmux_0_S[3]),
	.Y(N_2300),
	.B(APB3_0_PADDR_i[9]),
	.C(H1_TO_H3_RDATA_0),
	.D(H2_TO_H3_RDATA_0),
	.A(RDATA_24_i_m3_1_0_y0[3]),
	.FCI(RDATA_24_i_m3_1_0_co0[3])
);
defparam \RDATA_24_i_m3_1_0_wmux_0[3] .INIT=20'h0F588;
// @11:2704
  ARI1 \RDATA_24_i_m3_1_0_wmux[3]  (
	.FCO(RDATA_24_i_m3_1_0_co0[3]),
	.S(RDATA_24_i_m3_1_0_wmux_S[3]),
	.Y(RDATA_24_i_m3_1_0_y0[3]),
	.B(APB3_0_PADDR_i[9]),
	.C(H1_TO_H0_RDATA_0),
	.D(H2_TO_H0_RDATA_0),
	.A(APB3_0_PADDR_i[14]),
	.FCI(VCC)
);
defparam \RDATA_24_i_m3_1_0_wmux[3] .INIT=20'h0FA44;
// @11:2704
  CFG4 \RDATA_0_a2[3]  (
	.A(COMMON_MB_RAM_DOUT[3]),
	.B(N_1912),
	.C(RDATA_m3_Z),
	.D(N_2248),
	.Y(N_2428)
);
defparam \RDATA_0_a2[3] .INIT=16'hAA8A;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_1_4[10]  (
	.A(RDATA_CH_A_3_sqmuxa),
	.B(N_374),
	.C(N_1816),
	.D(RDATA_0_a2_30_0_a2_out_0),
	.Y(N_3393_5)
);
defparam \RDATA_0_0_0_o2_1_4[10] .INIT=16'hF8F0;
// @11:2704
  CFG3 \RDATA_0_0_0_o2_1_3[10]  (
	.A(RDATA_0_0_0_a2_9_1_Z[10]),
	.B(N_1813),
	.C(N_2819),
	.Y(N_3393_4)
);
defparam \RDATA_0_0_0_o2_1_3[10] .INIT=8'hEC;
// @11:2704
  CFG3 \RDATA_0_0_0_o2_4_7[10]  (
	.A(N_2819),
	.B(RDATA_0_0_0_a2_9_1_Z[10]),
	.C(RDATA_0_0_0_o2_4_7_1_Z[10]),
	.Y(N_3390_7)
);
defparam \RDATA_0_0_0_o2_4_7[10] .INIT=8'hF8;
// @11:2489
  CFG3 H0_TO_H1_WR_EN40_RNIHA131 (
	.A(N_2773_i_0),
	.B(N_192),
	.C(H0_TO_H1_WR_EN40_1z),
	.Y(RDATA_sn_N_23)
);
defparam H0_TO_H1_WR_EN40_RNIHA131.INIT=8'h7F;
// @11:2704
  CFG4 \RDATA_0_a2_23[0]  (
	.A(N_485),
	.B(RDATA_CH_B_1_sqmuxa),
	.C(N_604_i),
	.D(COMMON_MB_RAM_DOUT[0]),
	.Y(N_1499)
);
defparam \RDATA_0_a2_23[0] .INIT=16'h2000;
// @11:2704
  CFG4 \RDATA_0_a2_6_0_a2[27]  (
	.A(H0_TO_H1_WR_EN40_1z),
	.B(APB3_0_PADDR_i[15]),
	.C(N_3258),
	.D(N_340),
	.Y(N_374)
);
defparam \RDATA_0_a2_6_0_a2[27] .INIT=16'h8000;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_27[2]  (
	.A(RDATA_CH_B_3_sqmuxa),
	.B(RDATA_CH_B_1_sqmuxa_0),
	.C(b_mp_ie),
	.D(N_510_i),
	.Y(N_3216)
);
defparam \RDATA_i_0_i_o2_27[2] .INIT=16'h0C1D;
// @11:2704
  CFG4 \RDATA_i_0_i_a2_10_1[2]  (
	.A(RDATA_CH_A_3_sqmuxa_0),
	.B(RDATA_CH_A_1_sqmuxa),
	.C(a_mp_ie),
	.D(RDATA_CH_A_0_sqmuxa),
	.Y(RDATA_i_0_i_a2_10_1_Z[2])
);
defparam \RDATA_i_0_i_a2_10_1[2] .INIT=16'h0C1D;
// @11:2704
  CFG4 \RDATA_0_a2_0[8]  (
	.A(COMMON_MB_RAM_DOUT[8]),
	.B(RDATA_CH_A_0_sqmuxa_0),
	.C(N_2706),
	.D(RDATA_CH_A_2_sqmuxa),
	.Y(N_2392)
);
defparam \RDATA_0_a2_0[8] .INIT=16'hB080;
// @11:2704
  CFG4 \RDATA_0_a2_5[13]  (
	.A(COMMON_MB_RAM_DOUT[13]),
	.B(APB3_0_PADDR_i[9]),
	.C(N_291_2),
	.D(RDATA_24_i_m2_2_1_Z[13]),
	.Y(N_2808)
);
defparam \RDATA_0_a2_5[13] .INIT=16'h00B0;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_22[10]  (
	.A(N_608_i),
	.B(H0_TO_H1_WR_EN29_1z),
	.C(RDATA_CH_B_3_sqmuxa_0),
	.D(RDATA_CH_B_1_sqmuxa_1),
	.Y(N_1791)
);
defparam \RDATA_0_0_0_a2_22[10] .INIT=16'h0040;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_24[10]  (
	.A(H0_TO_H1_WR_EN22_1z),
	.B(H0_TO_H1_WR_EN29_1z),
	.C(RDATA_CH_B_3_sqmuxa),
	.D(RDATA_CH_B_sn_N_2),
	.Y(N_1799)
);
defparam \RDATA_0_0_0_a2_24[10] .INIT=16'h2000;
// @11:2704
  CFG4 \RDATA_0_0_0[10]  (
	.A(RDATA_0_0_0_o2_0_7_Z[10]),
	.B(RDATA_0_0_0_a2_0_Z[10]),
	.C(N_1860),
	.D(RDATA_0_0_0_0_Z[10]),
	.Y(RDATA[10])
);
defparam \RDATA_0_0_0[10] .INIT=16'hF8FF;
// @11:2704
  CFG4 \RDATA_0_0_0_0[10]  (
	.A(RDATA_0_0_0_4_Z[10]),
	.B(N_3391_1),
	.C(N_3393_5),
	.D(RDATA_0_0_0_3_Z[10]),
	.Y(RDATA_0_0_0_0_Z[10])
);
defparam \RDATA_0_0_0_0[10] .INIT=16'h0001;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_4[10]  (
	.A(COMMON_MB_RAM_DOUT[10]),
	.B(N_2253),
	.C(RDATA_0_0_0_o2_4_1_0_Z[10]),
	.D(RDATA_0_0_0_o2_4_1_1_Z[10]),
	.Y(N_3390)
);
defparam \RDATA_0_0_0_o2_4[10] .INIT=16'h8AFF;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_4_1_1[10]  (
	.A(N_1819),
	.B(N_1818),
	.C(N_3390_7),
	.D(RDATA_0_0_0_o2_4_1_Z[10]),
	.Y(RDATA_0_0_0_o2_4_1_1_Z[10])
);
defparam \RDATA_0_0_0_o2_4_1_1[10] .INIT=16'h0001;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_4_1_0[10]  (
	.A(N_1912),
	.B(N_1793),
	.C(N_2248),
	.D(RDATA_m3_Z),
	.Y(RDATA_0_0_0_o2_4_1_0_Z[10])
);
defparam \RDATA_0_0_0_o2_4_1_0[10] .INIT=16'h0100;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_5[10]  (
	.A(N_2733),
	.B(COMMON_MB_RAM_DOUT[10]),
	.C(RDATA_0_0_0_o2_5_1_0_Z[10]),
	.D(RDATA_0_o3_i_o2_s_out),
	.Y(N_3393)
);
defparam \RDATA_0_0_0_o2_5[10] .INIT=16'hCF8F;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_5_1_0[10]  (
	.A(N_3393_5),
	.B(N_3393_4),
	.C(RDATA_0_0_0_o2_5_4_Z[10]),
	.D(RDATA_0_0_0_a2_13_0_out),
	.Y(RDATA_0_0_0_o2_5_1_0_Z[10])
);
defparam \RDATA_0_0_0_o2_5_1_0[10] .INIT=16'h0001;
// @11:2704
  CFG4 \RDATA_0_14[0]  (
	.A(RDATA_0_14_1_Z[0]),
	.B(RDATA_0_6_Z[0]),
	.C(b_mp),
	.D(N_2688),
	.Y(RDATA_0_14_Z[0])
);
defparam \RDATA_0_14[0] .INIT=16'hFDDD;
// @11:2704
  CFG4 \RDATA_0_14_1[0]  (
	.A(a_mp),
	.B(a_mp_0),
	.C(N_2691),
	.D(N_2696),
	.Y(RDATA_0_14_1_Z[0])
);
defparam \RDATA_0_14_1[0] .INIT=16'h135F;
// @11:2704
  CFG4 \RDATA_0_14[5]  (
	.A(RDATA_0_6_Z[5]),
	.B(RDATA_0_14_1_Z[5]),
	.C(b_ack_ie),
	.D(N_2696),
	.Y(RDATA_0_14_Z[5])
);
defparam \RDATA_0_14[5] .INIT=16'hFBBB;
// @11:2704
  CFG4 \RDATA_0_14_1[5]  (
	.A(a_ack_ie),
	.B(b_ack_ie_0),
	.C(N_2698),
	.D(N_2684),
	.Y(RDATA_0_14_1_Z[5])
);
defparam \RDATA_0_14_1[5] .INIT=16'h135F;
// @11:2704
  CFG4 \RDATA_0_3_0[9]  (
	.A(COMMON_MB_RAM_DOUT[9]),
	.B(RDATA_0_0_1_Z[9]),
	.C(N_2268),
	.D(RDATA_0_3_0_1_Z[9]),
	.Y(RDATA_0_3_Z[9])
);
defparam \RDATA_0_3_0[9] .INIT=16'hA8AA;
// @11:2704
  CFG4 \RDATA_0_3_0_1[9]  (
	.A(N_2653),
	.B(N_2646),
	.C(N_1554),
	.D(N_2236),
	.Y(RDATA_0_3_0_1_Z[9])
);
defparam \RDATA_0_3_0_1[9] .INIT=16'h135F;
// @11:2704
  CFG4 \RDATA_0_2[5]  (
	.A(N_2705),
	.B(RDATA_0_2_1_Z[5]),
	.C(b_ack_ie_1),
	.D(N_2535),
	.Y(RDATA_0_2_Z[5])
);
defparam \RDATA_0_2[5] .INIT=16'hFFB3;
// @11:2704
  CFG4 \RDATA_0_2_1[5]  (
	.A(b_ack_ie_2),
	.B(a_ack_ie_0),
	.C(N_2689),
	.D(N_2681),
	.Y(RDATA_0_2_1_Z[5])
);
defparam \RDATA_0_2_1[5] .INIT=16'h135F;
// @11:2704
  CFG4 \RDATA_0_0_0_3[10]  (
	.A(N_1862),
	.B(RDATA_0_0_0_a2_3_1_Z[10]),
	.C(RDATA_0_0_0_3_1_Z[10]),
	.D(N_1420),
	.Y(RDATA_0_0_0_3_Z[10])
);
defparam \RDATA_0_0_0_3[10] .INIT=16'hFFFE;
// @11:2704
  CFG4 \RDATA_0_0_0_3_1[10]  (
	.A(RDATA_0_a2_9_1[13]),
	.B(RDATA_CH_B_3_sqmuxa_1),
	.C(N_1096),
	.D(N_1130),
	.Y(RDATA_0_0_0_3_1_Z[10])
);
defparam \RDATA_0_0_0_3_1[10] .INIT=16'h0008;
// @11:2704
  CFG4 \RDATA_0_0_1[9]  (
	.A(N_981),
	.B(N_473),
	.C(APB3_0_PADDR_i[9]),
	.D(N_1055_i),
	.Y(RDATA_0_0_1_Z[9])
);
defparam \RDATA_0_0_1[9] .INIT=16'h0800;
// @11:2704
  CFG4 \RDATA_i_0_i_a2_10[2]  (
	.A(RDATA_i_0_i_a2_10_1_Z[2]),
	.B(APB3_0_PADDR_i[8]),
	.C(N_2646),
	.D(RDATA_i_0_i_o2_4_0_Z[2]),
	.Y(N_1953)
);
defparam \RDATA_i_0_i_a2_10[2] .INIT=16'hF020;
// @11:2704
  CFG4 \RDATA_0_a2_23_0_0_0[3]  (
	.A(RDATA_0_a2_23_0_0_0_1_Z[3]),
	.B(APB3_0_PADDR_i[14]),
	.C(N_1986),
	.D(RDATA_CH_A_1_sqmuxa_0),
	.Y(RDATA_0_a2_23_0_0_0_Z[3])
);
defparam \RDATA_0_a2_23_0_0_0[3] .INIT=16'h2060;
// @11:2704
  CFG4 \RDATA_0_a2_23_0_0_0_1[3]  (
	.A(N_1596_i),
	.B(N_606_i),
	.C(APB3_0_PADDR_i[14]),
	.D(RDATA_CH_A_1_sqmuxa_1),
	.Y(RDATA_0_a2_23_0_0_0_1_Z[3])
);
defparam \RDATA_0_a2_23_0_0_0_1[3] .INIT=16'h303A;
// @11:2704
  CFG4 \RDATA_0_4[11]  (
	.A(RDATA_0_4_1_Z[11]),
	.B(N_313),
	.C(H0_TO_H1_WR_EN40_1z),
	.D(N_317_1),
	.Y(RDATA_0_4_Z[11])
);
defparam \RDATA_0_4[11] .INIT=16'hDFDD;
// @11:2704
  CFG4 \RDATA_0_4_1[11]  (
	.A(RDATA_0_0_Z[11]),
	.B(N_473),
	.C(N_946),
	.D(N_2786),
	.Y(RDATA_0_4_1_Z[11])
);
defparam \RDATA_0_4_1[11] .INIT=16'h5155;
// @11:2704
  CFG4 \RDATA_i_0_i_a3_0_2[2]  (
	.A(RDATA_i_0_i_a3_0_2_1_Z[2]),
	.B(APB3_0_PADDR_i[14]),
	.C(N_2077),
	.D(RDATA_CH_A_1_sqmuxa_0),
	.Y(RDATA_i_0_i_a3_0_2_Z[2])
);
defparam \RDATA_i_0_i_a3_0_2[2] .INIT=16'h5FDF;
// @11:2704
  CFG4 \RDATA_i_0_i_a3_0_2_1[2]  (
	.A(a_mp_ie_0),
	.B(a_mp_ie_1),
	.C(RDATA_CH_A_1_sqmuxa_1),
	.D(APB3_0_PADDR_i[14]),
	.Y(RDATA_i_0_i_a3_0_2_1_Z[2])
);
defparam \RDATA_i_0_i_a3_0_2_1[2] .INIT=16'h3350;
// @11:2704
  CFG4 \RDATA_0_1[3]  (
	.A(RDATA_CH_B_1_sqmuxa_2),
	.B(RDATA_0_1_1_Z[3]),
	.C(a_mp_ack),
	.D(N_2108),
	.Y(RDATA_0_1_Z[3])
);
defparam \RDATA_0_1[3] .INIT=16'hB333;
// @11:2704
  CFG4 \RDATA_0_1_1[3]  (
	.A(a_mp_ack_0),
	.B(a_mp_ack_1),
	.C(N_2705),
	.D(N_2689),
	.Y(RDATA_0_1_1_Z[3])
);
defparam \RDATA_0_1_1[3] .INIT=16'h135F;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_0_7[10]  (
	.A(RDATA_0_0_0_a2_4_0_Z[10]),
	.B(RDATA_0_0_0_o2_7_8_out),
	.C(N_3390_7),
	.D(RDATA_0_0_0_o2_0_7_1_Z[10]),
	.Y(RDATA_0_0_0_o2_0_7_Z[10])
);
defparam \RDATA_0_0_0_o2_0_7[10] .INIT=16'hF8FF;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_0_7_1[10]  (
	.A(RDATA_0_0_0_o2_0_4_Z[10]),
	.B(RDATA_0_0_0_o2_7_s_2_Z[10]),
	.C(RDATA_CH_B_3_sqmuxa_2),
	.D(N_2114),
	.Y(RDATA_0_0_0_o2_0_7_1_Z[10])
);
defparam \RDATA_0_0_0_o2_0_7_1[10] .INIT=16'h1555;
// @11:2704
  CFG4 \RDATA_0_m2_1[11]  (
	.A(APB3_0_PADDR_i[14]),
	.B(APB3_0_PADDR_i[8]),
	.C(COMMON_MB_RAM_DOUT[11]),
	.D(RDATA_0_m2_1_1_Z[11]),
	.Y(RDATA_0_m2_1_Z[11])
);
defparam \RDATA_0_m2_1[11] .INIT=16'h88B8;
// @11:2704
  CFG3 \RDATA_0_m2_1_1[11]  (
	.A(N_1554),
	.B(APB3_0_PADDR_i[14]),
	.C(RDATA_CH_A_0_sqmuxa_1),
	.Y(RDATA_0_m2_1_1_Z[11])
);
defparam \RDATA_0_m2_1_1[11] .INIT=8'h47;
// @11:2704
  CFG3 \RDATA_0_m2_2[11]  (
	.A(APB3_0_PADDR_i[8]),
	.B(COMMON_MB_RAM_DOUT[11]),
	.C(RDATA_0_m2_2_1_Z[11]),
	.Y(N_2775)
);
defparam \RDATA_0_m2_2[11] .INIT=8'h0D;
// @11:2704
  CFG4 \RDATA_0_m2_2_1[11]  (
	.A(N_514_i),
	.B(N_573_i),
	.C(RDATA_0_m2_1_Z[11]),
	.D(APB3_0_PADDR_i[8]),
	.Y(RDATA_0_m2_2_1_Z[11])
);
defparam \RDATA_0_m2_2_1[11] .INIT=16'h350F;
// @11:2704
  CFG4 \RDATA_24_i_m2_1[13]  (
	.A(APB3_0_PADDR_i[14]),
	.B(APB3_0_PADDR_i[9]),
	.C(COMMON_MB_RAM_DOUT[13]),
	.D(RDATA_24_i_m2_1_1_Z[13]),
	.Y(RDATA_24_i_m2_1_Z[13])
);
defparam \RDATA_24_i_m2_1[13] .INIT=16'h88B8;
// @11:2704
  CFG3 \RDATA_24_i_m2_1_1[13]  (
	.A(N_523_i),
	.B(APB3_0_PADDR_i[14]),
	.C(N_517_i),
	.Y(RDATA_24_i_m2_1_1_Z[13])
);
defparam \RDATA_24_i_m2_1_1[13] .INIT=8'h47;
// @11:2704
  CFG4 \RDATA_24_i_m2_2_1[13]  (
	.A(N_514_i),
	.B(N_573_i),
	.C(RDATA_24_i_m2_1_Z[13]),
	.D(APB3_0_PADDR_i[9]),
	.Y(RDATA_24_i_m2_2_1_Z[13])
);
defparam \RDATA_24_i_m2_2_1[13] .INIT=16'h350F;
// @11:2704
  CFG2 \RDATA_i_0_i_a2_45_0[2]  (
	.A(H0_TO_H1_WR_EN29_1z),
	.B(H0_TO_H1_WR_EN22_1z),
	.Y(RDATA_i_0_i_a2_45_0_Z[2])
);
defparam \RDATA_i_0_i_a2_45_0[2] .INIT=4'h4;
// @11:2704
  CFG2 \RDATA_0_a2_23_0_a2_1[4]  (
	.A(N_1821_1),
	.B(H0_TO_H1_WR_EN40_1z),
	.Y(RDATA_0_a2_23_0_a2_1_Z[4])
);
defparam \RDATA_0_a2_23_0_a2_1[4] .INIT=4'h8;
// @11:2704
  CFG3 \RDATA_i_0_i_o2_26[2]  (
	.A(N_3217),
	.B(H0_TO_H1_WR_EN29_1z),
	.C(N_1802),
	.Y(N_1091)
);
defparam \RDATA_i_0_i_o2_26[2] .INIT=8'hF8;
// @11:2704
  CFG3 RDATA_m3 (
	.A(N_885),
	.B(N_2250),
	.C(RDATA_m1_0_a2_0_Z),
	.Y(RDATA_m3_Z)
);
defparam RDATA_m3.INIT=8'h27;
// @11:2704
  CFG3 \RDATA_0_0_0_4[10]  (
	.A(N_3393_3),
	.B(N_1819),
	.C(N_3393_4),
	.Y(RDATA_0_0_0_4_Z[10])
);
defparam \RDATA_0_0_0_4[10] .INIT=8'hFE;
// @11:2704
  CFG4 \RDATA_0_a2_7[0]  (
	.A(N_1130),
	.B(RDATA_CH_B_2_sqmuxa),
	.C(N_2674),
	.D(H3_TO_H2_RDATA_2_0),
	.Y(N_2472)
);
defparam \RDATA_0_a2_7[0] .INIT=16'hF040;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_15[10]  (
	.A(N_3410),
	.B(N_1219),
	.C(N_3258),
	.D(RDATA_sn_N_23),
	.Y(N_1793)
);
defparam \RDATA_0_0_0_a2_15[10] .INIT=16'hA0C0;
// @11:2704
  CFG4 \RDATA_0_a2_6[0]  (
	.A(RDATA_CH_B_sn_N_2),
	.B(H3_TO_H1_RDATA_1_0),
	.C(RDATA_CH_B_2_sqmuxa_0),
	.D(N_3357),
	.Y(N_2471)
);
defparam \RDATA_0_a2_6[0] .INIT=16'hEC00;
// @11:2704
  CFG4 \RDATA_0_a2_0[31]  (
	.A(N_1226),
	.B(N_2304),
	.C(N_925),
	.D(N_885),
	.Y(N_1335)
);
defparam \RDATA_0_a2_0[31] .INIT=16'hC0A0;
// @11:2704
  CFG4 \RDATA_0_a2_2_0[11]  (
	.A(H0_IRQ_MODULE_RDATA[11]),
	.B(APB3_0_PADDR_i[15]),
	.C(N_2845_2),
	.D(N_309_2),
	.Y(RDATA_0_a2_2_0_Z[11])
);
defparam \RDATA_0_a2_2_0[11] .INIT=16'hF200;
// @11:2704
  CFG4 \RDATA_0_a2_1_0_0[6]  (
	.A(H0_IRQ_MODULE_RDATA[6]),
	.B(APB3_0_PADDR_i[15]),
	.C(N_2844_2),
	.D(N_309_2),
	.Y(RDATA_0_a2_1_0_Z[6])
);
defparam \RDATA_0_a2_1_0_0[6] .INIT=16'hF200;
// @11:2704
  CFG2 \RDATA_i_0_i_a3_0_1[2]  (
	.A(APB3_0_PADDR_i[15]),
	.B(APB3_0_PADDR_i[13]),
	.Y(RDATA_i_0_i_a3_0_0_Z[2])
);
defparam \RDATA_i_0_i_a3_0_1[2] .INIT=4'h4;
// @11:2704
  CFG2 \RDATA_0_o2_0_0_o2_2_a2_0_0[4]  (
	.A(RDATA_CH_A_1_sqmuxa_2),
	.B(N_530_i),
	.Y(RDATA_0_o2_0_0_o2_2_a2_0_Z[4])
);
defparam \RDATA_0_o2_0_0_o2_2_a2_0_0[4] .INIT=4'h4;
// @11:2704
  CFG2 \RDATA_i_0_i_a2_50_0[2]  (
	.A(RDATA_CH_B_3_sqmuxa_0),
	.B(RDATA_CH_B_2_sqmuxa_1),
	.Y(RDATA_i_0_i_a2_50_0_Z[2])
);
defparam \RDATA_i_0_i_a2_50_0[2] .INIT=4'h1;
// @11:2704
  CFG2 \RDATA_0_a2_33_0_a2_0[10]  (
	.A(APB3_0_PADDR_i[14]),
	.B(N_606_i),
	.Y(RDATA_0_a2_33_0_a2_0_Z[10])
);
defparam \RDATA_0_a2_33_0_a2_0[10] .INIT=4'h2;
// @11:2704
  CFG2 \RDATA_i_0_i_a2_2_1_0[2]  (
	.A(H0_TO_H1_WR_EN24_1z),
	.B(a_mp_ie_2),
	.Y(RDATA_i_0_i_a2_2_1_0_Z[2])
);
defparam \RDATA_i_0_i_a2_2_1_0[2] .INIT=4'h2;
// @11:2399
  CFG2 H0_TO_H1_WR_EN14_0_0 (
	.A(APB3_0_PADDR_i[8]),
	.B(APB3_0_PADDR_i[10]),
	.Y(H0_TO_H1_WR_EN14_0)
);
defparam H0_TO_H1_WR_EN14_0_0.INIT=4'h4;
// @11:2704
  CFG2 \RDATA_i_0_i_a3_0_0[2]  (
	.A(APB3_0_PADDR_i[11]),
	.B(APB3_0_PADDR_i[12]),
	.Y(RDATA_i_0_i_a3_0[2])
);
defparam \RDATA_i_0_i_a3_0_0[2] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_0_0_a2_1_0[10]  (
	.A(H0_TO_H1_WR_EN28_1z),
	.B(H0_TO_H1_WR_EN23_1z),
	.Y(RDATA_0_a2_9_1[13])
);
defparam \RDATA_0_0_0_a2_1_0[10] .INIT=4'h4;
// @11:2704
  CFG2 \RDATA_0_o2_0_0_0_a2_0[4]  (
	.A(H0_TO_H1_WR_EN29_1z),
	.B(N_510_i),
	.Y(N_478)
);
defparam \RDATA_0_o2_0_0_0_a2_0[4] .INIT=4'h4;
// @11:2399
  CFG2 H0_TO_H1_WR_EN14_1 (
	.A(APB3_0_PADDR_i[14]),
	.B(APB3_0_PADDR_i[15]),
	.Y(N_3345_1)
);
defparam H0_TO_H1_WR_EN14_1.INIT=4'h4;
// @11:2704
  CFG2 \RDATA_15_i_a2_0[27]  (
	.A(APB3_0_PADDR_i[8]),
	.B(RDATA_CH_A_0_sqmuxa),
	.Y(N_2721)
);
defparam \RDATA_15_i_a2_0[27] .INIT=4'h4;
// @11:2704
  CFG2 \RDATA_0_o2_0_0_o2_2_a2_2[4]  (
	.A(RDATA_CH_A_1_sqmuxa_3),
	.B(H0_TO_H1_WR_EN24_1z),
	.Y(N_2030)
);
defparam \RDATA_0_o2_0_0_o2_2_a2_2[4] .INIT=4'h4;
// @11:2704
  CFG2 \RDATA_0_o2_0_0_o2_2_a2_3[4]  (
	.A(RDATA_CH_B_1_sqmuxa_3),
	.B(H0_TO_H1_WR_EN24_1z),
	.Y(N_2032)
);
defparam \RDATA_0_o2_0_0_o2_2_a2_3[4] .INIT=4'h1;
// @11:2704
  CFG2 \RDATA_0_a2_36_0_a2_0[10]  (
	.A(RDATA_CH_A_1_sqmuxa),
	.B(RDATA_CH_A_0_sqmuxa),
	.Y(N_2106)
);
defparam \RDATA_0_a2_36_0_a2_0[10] .INIT=4'h1;
// @11:2704
  CFG2 \RDATA_0_a2_11_i_o3[6]  (
	.A(H0_TO_H1_WR_EN29_1z),
	.B(N_608_i),
	.Y(N_1245)
);
defparam \RDATA_0_a2_11_i_o3[6] .INIT=4'h7;
// @11:2704
  CFG2 \RDATA_0_o2[6]  (
	.A(H0_TO_H1_WR_EN24_1z),
	.B(H0_TO_H1_WR_EN21_1z),
	.Y(N_178)
);
defparam \RDATA_0_o2[6] .INIT=4'hE;
// @11:2704
  CFG2 \RDATA_0_a2_5_0_a2[27]  (
	.A(APB3_0_PADDR_i[8]),
	.B(APB3_0_PADDR_i[10]),
	.Y(N_372)
);
defparam \RDATA_0_a2_5_0_a2[27] .INIT=4'h2;
// @11:2704
  CFG2 N_474_i_i_o2 (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[9]),
	.Y(N_946)
);
defparam N_474_i_i_o2.INIT=4'hB;
// @11:2704
  CFG2 \RDATA_0_a2_10[13]  (
	.A(APB3_0_PADDR_i[8]),
	.B(RDATA_CH_A_0_sqmuxa_0),
	.Y(N_355)
);
defparam \RDATA_0_a2_10[13] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2_18[9]  (
	.A(RDATA_CH_A_2_sqmuxa),
	.B(RDATA_CH_A_0_sqmuxa_0),
	.Y(N_2707)
);
defparam \RDATA_0_a2_18[9] .INIT=4'h2;
// @11:2704
  CFG2 \RDATA_0_0_0_o2_6[10]  (
	.A(RDATA_CH_A_3_sqmuxa_1),
	.B(RDATA_CH_A_2_sqmuxa_0),
	.Y(N_889)
);
defparam \RDATA_0_0_0_o2_6[10] .INIT=4'hE;
// @11:2704
  CFG2 \RDATA_0_a2_25_0_a2_0[10]  (
	.A(H0_TO_H1_WR_EN27_1z),
	.B(H0_TO_H1_WR_EN26_1z),
	.Y(N_2108)
);
defparam \RDATA_0_a2_25_0_a2_0[10] .INIT=4'h4;
// @11:2704
  CFG2 \RDATA_22_i_a2[27]  (
	.A(H0_TO_H1_WR_EN28_1z),
	.B(N_575_i),
	.Y(N_2700)
);
defparam \RDATA_22_i_a2[27] .INIT=4'h4;
// @11:2704
  CFG2 \RDATA_9_i_a2_i_o3[6]  (
	.A(H0_TO_H1_WR_EN27_1z),
	.B(N_50_i),
	.Y(N_1246)
);
defparam \RDATA_9_i_a2_i_o3[6] .INIT=4'h7;
// @11:2704
  CFG2 \RDATA_0_a2_43_i_o2[10]  (
	.A(H0_TO_H1_WR_EN28_1z),
	.B(H0_TO_H1_WR_EN23_1z),
	.Y(N_3196)
);
defparam \RDATA_0_a2_43_i_o2[10] .INIT=4'hE;
// @11:2704
  CFG2 H0_TO_H1_WR_EN26_RNIB6OC (
	.A(H0_TO_H1_WR_EN27_1z),
	.B(H0_TO_H1_WR_EN26_1z),
	.Y(N_885)
);
defparam H0_TO_H1_WR_EN26_RNIB6OC.INIT=4'hE;
// @11:2704
  CFG2 \RDATA_22_i_a2_0_i[27]  (
	.A(H0_TO_H1_WR_EN28_1z),
	.B(N_604_i),
	.Y(N_159)
);
defparam \RDATA_22_i_a2_0_i[27] .INIT=4'h7;
// @11:2704
  CFG2 \RDATA_9_i_a2_0[6]  (
	.A(H0_TO_H1_WR_EN27_1z),
	.B(N_528_i),
	.Y(N_1747)
);
defparam \RDATA_9_i_a2_0[6] .INIT=4'h4;
// @11:2704
  CFG2 \RDATA_29_0_a2_6[9]  (
	.A(H0_TO_H1_WR_EN26_1z),
	.B(N_528_i),
	.Y(N_479)
);
defparam \RDATA_29_0_a2_6[9] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2_32_0_a3_0_a2_0[10]  (
	.A(RDATA_CH_B_1_sqmuxa_4),
	.B(N_517_i),
	.Y(N_2105)
);
defparam \RDATA_0_a2_32_0_a3_0_a2_0[10] .INIT=4'h1;
// @11:2704
  CFG2 \RDATA_0_a2_10_i_x2[11]  (
	.A(APB3_0_PADDR_i[8]),
	.B(APB3_0_PADDR_i[10]),
	.Y(N_1055_i)
);
defparam \RDATA_0_a2_10_i_x2[11] .INIT=4'h6;
// @11:2384
  CFG2 H0_TO_H1_WR_EN11_2 (
	.A(APB3_0_PADDR_i[14]),
	.B(APB3_0_PADDR_i[10]),
	.Y(H0_TO_H1_WR_EN11_i_2)
);
defparam H0_TO_H1_WR_EN11_2.INIT=4'h1;
// @11:2414
  CFG2 H0_TO_H1_WR_EN17_2 (
	.A(APB3_0_PADDR_i[15]),
	.B(APB3_0_PADDR_i[8]),
	.Y(H0_TO_H1_WR_EN17_i_2)
);
defparam H0_TO_H1_WR_EN17_2.INIT=4'h2;
// @11:2704
  CFG2 \RDATA_0_0_0_o2_10[10]  (
	.A(RDATA_CH_A_3_sqmuxa_2),
	.B(RDATA_CH_A_2_sqmuxa_1),
	.Y(N_3237)
);
defparam \RDATA_0_0_0_o2_10[10] .INIT=4'hE;
// @11:2988
  CFG2 RDATA_sn_N_33_i_0_o2 (
	.A(APB3_0_PADDR_i[14]),
	.B(APB3_0_PADDR_i[15]),
	.Y(N_192)
);
defparam RDATA_sn_N_33_i_0_o2.INIT=4'hE;
// @11:2454
  CFG2 N_195_i_0_o2 (
	.A(APB3_0_PADDR_i[8]),
	.B(APB3_0_PADDR_i[9]),
	.Y(N_994)
);
defparam N_195_i_0_o2.INIT=4'hE;
// @11:2704
  CFG2 \RDATA_0_o3_0_0_a2_2_1[31]  (
	.A(APB3_0_PADDR_i[15]),
	.B(APB3_0_PADDR_i[8]),
	.Y(N_1963_1)
);
defparam \RDATA_0_o3_0_0_a2_2_1[31] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_29_0_a2_5_i_a3[9]  (
	.A(H0_TO_H1_WR_EN29_1z),
	.B(H0_TO_H1_WR_EN22_1z),
	.Y(N_1547)
);
defparam \RDATA_29_0_a2_5_i_a3[9] .INIT=4'h1;
// @11:2704
  CFG3 \RDATA_6_i_m3[8]  (
	.A(H3_IRQ_MODULE_RDATA[8]),
	.B(H0_TO_H1_WR_EN40_1z),
	.C(H4_IRQ_MODULE_RDATA[8]),
	.Y(N_3404)
);
defparam \RDATA_6_i_m3[8] .INIT=8'hB8;
// @11:2704
  CFG3 \RDATA_6_i_m3[4]  (
	.A(H3_IRQ_MODULE_RDATA[4]),
	.B(H0_TO_H1_WR_EN40_1z),
	.C(H4_IRQ_MODULE_RDATA[4]),
	.Y(N_3405)
);
defparam \RDATA_6_i_m3[4] .INIT=8'hB8;
// @11:2704
  CFG3 \RDATA_6_i_m3[3]  (
	.A(H3_IRQ_MODULE_RDATA[3]),
	.B(H0_TO_H1_WR_EN40_1z),
	.C(H4_IRQ_MODULE_RDATA[3]),
	.Y(N_1237)
);
defparam \RDATA_6_i_m3[3] .INIT=8'hB8;
// @11:2704
  CFG3 \RDATA_0_m3[8]  (
	.A(COMMON_MB_RAM_DOUT[8]),
	.B(RDATA_CH_B_2_sqmuxa_2),
	.C(N_50_i),
	.Y(N_2277)
);
defparam \RDATA_0_m3[8] .INIT=8'hAC;
// @11:2704
  CFG3 \RDATA_6_i_m3_i_m3_i_m2[10]  (
	.A(H3_IRQ_MODULE_RDATA[10]),
	.B(H0_TO_H1_WR_EN40_1z),
	.C(H4_IRQ_MODULE_RDATA[10]),
	.Y(N_3410)
);
defparam \RDATA_6_i_m3_i_m3_i_m2[10] .INIT=8'hB8;
// @11:2704
  CFG3 \RDATA_0_m2[14]  (
	.A(N_573_i),
	.B(N_514_i),
	.C(APB3_0_PADDR_i[14]),
	.Y(N_2771)
);
defparam \RDATA_0_m2[14] .INIT=8'hAC;
// @11:2704
  CFG3 \RDATA_6_i_m3[1]  (
	.A(H3_IRQ_MODULE_RDATA[1]),
	.B(H0_TO_H1_WR_EN40_1z),
	.C(H4_IRQ_MODULE_RDATA[1]),
	.Y(N_1239)
);
defparam \RDATA_6_i_m3[1] .INIT=8'hB8;
// @11:2704
  CFG3 \RDATA_6_i_m3[2]  (
	.A(H3_IRQ_MODULE_RDATA[2]),
	.B(H0_TO_H1_WR_EN40_1z),
	.C(H4_IRQ_MODULE_RDATA[2]),
	.Y(N_3407)
);
defparam \RDATA_6_i_m3[2] .INIT=8'hB8;
// @11:2704
  CFG3 \RDATA_6[5]  (
	.A(H3_IRQ_MODULE_RDATA[5]),
	.B(H0_TO_H1_WR_EN40_1z),
	.C(H4_IRQ_MODULE_RDATA[5]),
	.Y(N_3400)
);
defparam \RDATA_6[5] .INIT=8'hB8;
// @11:2704
  CFG3 \RDATA_6_i_m3[9]  (
	.A(H3_IRQ_MODULE_RDATA[9]),
	.B(H0_TO_H1_WR_EN40_1z),
	.C(H4_IRQ_MODULE_RDATA[9]),
	.Y(N_3403)
);
defparam \RDATA_6_i_m3[9] .INIT=8'hB8;
// @11:2704
  CFG3 \RDATA_6_i_m3[0]  (
	.A(H3_IRQ_MODULE_RDATA[0]),
	.B(H0_TO_H1_WR_EN40_1z),
	.C(H4_IRQ_MODULE_RDATA[0]),
	.Y(N_1240)
);
defparam \RDATA_6_i_m3[0] .INIT=8'hB8;
// @11:2704
  CFG3 \RDATA_6_i_m3_i_m3_i_m2[7]  (
	.A(H3_IRQ_MODULE_RDATA[7]),
	.B(H0_TO_H1_WR_EN40_1z),
	.C(H4_IRQ_MODULE_RDATA[7]),
	.Y(N_3411)
);
defparam \RDATA_6_i_m3_i_m3_i_m2[7] .INIT=8'hB8;
// @11:2704
  CFG3 \RDATA_0_o3_0_i_o3_i_m2[9]  (
	.A(N_530_i),
	.B(N_520_i),
	.C(APB3_0_PADDR_i[8]),
	.Y(N_981)
);
defparam \RDATA_0_o3_0_i_o3_i_m2[9] .INIT=8'hCA;
// @11:2704
  CFG3 \RDATA_0_a2_10_i_m2_0[11]  (
	.A(N_523_i),
	.B(APB3_0_PADDR_i[14]),
	.C(N_517_i),
	.Y(N_1169)
);
defparam \RDATA_0_a2_10_i_m2_0[11] .INIT=8'hB8;
// @11:2704
  CFG3 \RDATA_0_m2_0[13]  (
	.A(N_1554),
	.B(APB3_0_PADDR_i[14]),
	.C(RDATA_CH_A_0_sqmuxa_1),
	.Y(N_2766)
);
defparam \RDATA_0_m2_0[13] .INIT=8'hB8;
// @11:2704
  CFG3 N_2933_i_i_m2 (
	.A(N_606_i),
	.B(APB3_0_PADDR_i[14]),
	.C(N_1596_i),
	.Y(N_965)
);
defparam N_2933_i_i_m2.INIT=8'hB8;
// @11:2704
  CFG3 \RDATA_0_a2_21_1[4]  (
	.A(COMMON_MB_RAM_DOUT[4]),
	.B(RDATA_CH_B_1_sqmuxa_5),
	.C(N_50_i),
	.Y(RDATA_0_a2_21_1_Z[4])
);
defparam \RDATA_0_a2_21_1[4] .INIT=8'h20;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_3_1[10]  (
	.A(N_50_i),
	.B(H0_TO_H1_WR_EN27_1z),
	.C(RDATA_CH_B_3_sqmuxa_3),
	.D(RDATA_CH_B_1_sqmuxa_5),
	.Y(RDATA_0_0_0_a2_3_1_Z[10])
);
defparam \RDATA_0_0_0_a2_3_1[10] .INIT=16'h0040;
// @11:2704
  CFG3 \RDATA_0_0_0_a2_10_0[10]  (
	.A(RDATA_CH_B_1_sqmuxa_6),
	.B(N_523_i),
	.C(RDATA_CH_B_3_sqmuxa_4),
	.Y(RDATA_0_0_0_a2_10_0_Z[10])
);
defparam \RDATA_0_0_0_a2_10_0[10] .INIT=8'h10;
// @11:2704
  CFG3 \RDATA_0_a2_24_0[1]  (
	.A(RDATA_CH_B_1_sqmuxa_6),
	.B(N_523_i),
	.C(RDATA_CH_B_2_sqmuxa_3),
	.Y(RDATA_0_a2_24_0_Z[1])
);
defparam \RDATA_0_a2_24_0[1] .INIT=8'h10;
// @11:2704
  CFG4 \RDATA_0_a2_1_0[6]  (
	.A(APB3_0_PADDR_i[15]),
	.B(APB3_0_PADDR_i[14]),
	.C(APB3_0_PADDR_i[16]),
	.D(APB3_0_PADDR_i[8]),
	.Y(RDATA_0_a2_1[6])
);
defparam \RDATA_0_a2_1_0[6] .INIT=16'h4100;
// @11:2704
  CFG3 \RDATA_0_0_0_a2_6_1[10]  (
	.A(N_2106),
	.B(APB3_0_PADDR_i[8]),
	.C(RDATA_CH_A_3_sqmuxa_0),
	.Y(RDATA_0_0_0_a2_6_1_Z[10])
);
defparam \RDATA_0_0_0_a2_6_1[10] .INIT=8'h20;
// @11:2704
  CFG3 \RDATA_0_0_0_a2_8_1[10]  (
	.A(RDATA_CH_A_1_sqmuxa_4),
	.B(RDATA_CH_A_0_sqmuxa_0),
	.C(RDATA_CH_A_3_sqmuxa_3),
	.Y(RDATA_0_0_0_a2_8_1_Z[10])
);
defparam \RDATA_0_0_0_a2_8_1[10] .INIT=8'h10;
// @11:2704
  CFG2 RDATA_m4_e_0 (
	.A(H0_TO_H1_WR_EN17_i_2),
	.B(N_994),
	.Y(RDATA_m4_e_0_Z)
);
defparam RDATA_m4_e_0.INIT=4'h8;
// @11:2704
  CFG2 RDATA_m2_e_2_0 (
	.A(N_372),
	.B(APB3_0_PADDR_i[15]),
	.Y(RDATA_m2_e_2_0_Z)
);
defparam RDATA_m2_e_2_0.INIT=4'h8;
// @11:2704
  CFG3 \RDATA_0_0_0_a2_19_1[10]  (
	.A(APB3_0_PADDR_i[14]),
	.B(RDATA_CH_A_0_sqmuxa_1),
	.C(APB3_0_PADDR_i[10]),
	.Y(RDATA_0_0_0_a2_19_1_Z[10])
);
defparam \RDATA_0_0_0_a2_19_1[10] .INIT=8'h01;
// @11:2704
  CFG3 \RDATA_i_0_i_a2_23_1[2]  (
	.A(APB3_0_PADDR_i[8]),
	.B(RDATA_CH_A_3_sqmuxa_3),
	.C(RDATA_CH_A_0_sqmuxa_0),
	.Y(RDATA_i_0_i_a2_23_1_Z[2])
);
defparam \RDATA_i_0_i_a2_23_1[2] .INIT=8'h02;
// @11:2704
  CFG2 \RDATA_0_o2_0_0_a2_0_0[4]  (
	.A(N_478),
	.B(H0_TO_H1_WR_EN22_1z),
	.Y(RDATA_0_o2_0_0_0_a2_0_Z[4])
);
defparam \RDATA_0_o2_0_0_a2_0_0[4] .INIT=4'h8;
// @11:2509
  CFG4 H0_TO_H1_WR_EN36_1 (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[8]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(H0_TO_H1_WR_EN36_1_Z)
);
defparam H0_TO_H1_WR_EN36_1.INIT=16'h0100;
// @11:2439
  CFG4 H0_TO_H1_WR_EN22_1 (
	.A(APB3_0_PADDR_i[9]),
	.B(APB3_0_PADDR_i[16]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[8]),
	.Y(H0_TO_H1_WR_EN22_1_Z)
);
defparam H0_TO_H1_WR_EN22_1.INIT=16'h0008;
// @11:2449
  CFG4 H0_TO_H1_WR_EN24_1 (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[16]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[8]),
	.Y(H0_TO_H1_WR_EN24_1_Z)
);
defparam H0_TO_H1_WR_EN24_1.INIT=16'h0008;
// @11:2434
  CFG4 H0_TO_H1_WR_EN21_1 (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[16]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[8]),
	.Y(H0_TO_H1_WR_EN21_1_Z)
);
defparam H0_TO_H1_WR_EN21_1.INIT=16'h0400;
// @11:2389
  CFG4 H0_TO_H1_WR_EN12_1 (
	.A(APB3_0_PADDR_i[8]),
	.B(APB3_0_PADDR_i[15]),
	.C(APB3_0_PADDR_i[9]),
	.D(APB3_0_PADDR_i[10]),
	.Y(H0_TO_H1_WR_EN12_1_Z)
);
defparam H0_TO_H1_WR_EN12_1.INIT=16'h0040;
// @11:2474
  CFG4 H0_TO_H1_WR_EN29_2 (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[16]),
	.C(APB3_0_PADDR_i[14]),
	.D(APB3_0_PADDR_i[8]),
	.Y(H0_TO_H1_WR_EN29_2_Z)
);
defparam H0_TO_H1_WR_EN29_2.INIT=16'h0080;
// @11:2474
  CFG4 H0_TO_H1_WR_EN29_1 (
	.A(APB3_0_PADDR_i[9]),
	.B(APB3_0_PADDR_i[15]),
	.C(APB3_0_PADDR_i[12]),
	.D(APB3_0_PADDR_i[11]),
	.Y(H0_TO_H1_WR_EN29_1_Z)
);
defparam H0_TO_H1_WR_EN29_1.INIT=16'h0001;
// @11:2409
  CFG4 H0_TO_H1_WR_EN16_0_0 (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[8]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(H0_TO_H1_WR_EN16_0)
);
defparam H0_TO_H1_WR_EN16_0_0.INIT=16'h4000;
// @11:2424
  CFG3 H0_TO_H1_WR_EN19_0_0 (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[14]),
	.C(H0_TO_H1_WR_EN17_i_2),
	.Y(H0_TO_H1_WR_EN19_0)
);
defparam H0_TO_H1_WR_EN19_0_0.INIT=8'h80;
// @11:2374
  CFG4 H0_TO_H1_WR_EN9_0_0 (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[8]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(H0_TO_H1_WR_EN9_0)
);
defparam H0_TO_H1_WR_EN9_0_0.INIT=16'h0200;
// @11:2359
  CFG4 H0_TO_H1_WR_EN6_0_0 (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[8]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(H0_TO_H1_WR_EN6_0)
);
defparam H0_TO_H1_WR_EN6_0_0.INIT=16'h0400;
// @11:2529
  CFG4 H0_TO_H1_WR_EN40_0_0 (
	.A(APB3_0_PADDR_i[15]),
	.B(APB3_0_PADDR_i[14]),
	.C(APB3_0_PADDR_i[16]),
	.D(APB3_0_PADDR_i[8]),
	.Y(H0_TO_H1_WR_EN40_0)
);
defparam H0_TO_H1_WR_EN40_0_0.INIT=16'h0040;
// @11:2414
  CFG3 H0_TO_H1_WR_EN17_0_0 (
	.A(APB3_0_PADDR_i[9]),
	.B(APB3_0_PADDR_i[14]),
	.C(H0_TO_H1_WR_EN17_i_2),
	.Y(H0_TO_H1_WR_EN17_0)
);
defparam H0_TO_H1_WR_EN17_0_0.INIT=8'h80;
// @11:2419
  CFG4 H0_TO_H1_WR_EN18_0_0 (
	.A(APB3_0_PADDR_i[9]),
	.B(APB3_0_PADDR_i[8]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(H0_TO_H1_WR_EN18_0)
);
defparam H0_TO_H1_WR_EN18_0_0.INIT=16'h8000;
// @11:2364
  CFG4 H0_TO_H1_WR_EN7_0_0 (
	.A(APB3_0_PADDR_i[9]),
	.B(APB3_0_PADDR_i[8]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(H0_TO_H1_WR_EN7_0)
);
defparam H0_TO_H1_WR_EN7_0_0.INIT=16'h0200;
// @11:2464
  CFG4 H0_TO_H1_WR_EN27_0_0 (
	.A(APB3_0_PADDR_i[9]),
	.B(APB3_0_PADDR_i[16]),
	.C(APB3_0_PADDR_i[14]),
	.D(APB3_0_PADDR_i[8]),
	.Y(H0_TO_H1_WR_EN27_0)
);
defparam H0_TO_H1_WR_EN27_0_0.INIT=16'h0080;
// @11:2469
  CFG4 H0_TO_H1_WR_EN28_0_0 (
	.A(APB3_0_PADDR_i[9]),
	.B(APB3_0_PADDR_i[16]),
	.C(APB3_0_PADDR_i[14]),
	.D(APB3_0_PADDR_i[8]),
	.Y(H0_TO_H1_WR_EN28_0)
);
defparam H0_TO_H1_WR_EN28_0_0.INIT=16'h8000;
// @11:2369
  CFG4 H0_TO_H1_WR_EN8_0_0 (
	.A(APB3_0_PADDR_i[9]),
	.B(APB3_0_PADDR_i[8]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(H0_TO_H1_WR_EN8_0)
);
defparam H0_TO_H1_WR_EN8_0_0.INIT=16'h0800;
// @11:2444
  CFG4 H0_TO_H1_WR_EN23_0_0 (
	.A(APB3_0_PADDR_i[9]),
	.B(APB3_0_PADDR_i[16]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[8]),
	.Y(H0_TO_H1_WR_EN23_0)
);
defparam H0_TO_H1_WR_EN23_0_0.INIT=16'h0800;
// @11:2459
  CFG4 H0_TO_H1_WR_EN26_0_0 (
	.A(APB3_0_PADDR_i[15]),
	.B(APB3_0_PADDR_i[14]),
	.C(APB3_0_PADDR_i[16]),
	.D(APB3_0_PADDR_i[8]),
	.Y(H0_TO_H1_WR_EN26_0)
);
defparam H0_TO_H1_WR_EN26_0_0.INIT=16'h4000;
// @11:2394
  CFG4 H0_TO_H1_WR_EN13_0_0 (
	.A(APB3_0_PADDR_i[8]),
	.B(APB3_0_PADDR_i[15]),
	.C(APB3_0_PADDR_i[9]),
	.D(APB3_0_PADDR_i[10]),
	.Y(H0_TO_H1_WR_EN13_0)
);
defparam H0_TO_H1_WR_EN13_0_0.INIT=16'h0080;
// @11:2524
  CFG4 H0_TO_H1_WR_EN39_0_0 (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[16]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[8]),
	.Y(H0_TO_H1_WR_EN39_0)
);
defparam H0_TO_H1_WR_EN39_0_0.INIT=16'h0004;
// @11:2519
  CFG4 H0_TO_H1_WR_EN38_0_0 (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[8]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(H0_TO_H1_WR_EN38_0)
);
defparam H0_TO_H1_WR_EN38_0_0.INIT=16'h1000;
// @11:2704
  CFG3 \RDATA_i_0_i_a2_3_1[2]  (
	.A(RDATA_CH_B_1_sqmuxa_3),
	.B(b_mp_ie_0),
	.C(H0_TO_H1_WR_EN24_1z),
	.Y(RDATA_i_0_i_a2_3_1_Z[2])
);
defparam \RDATA_i_0_i_a2_3_1[2] .INIT=8'h02;
// @11:2454
  CFG3 RDATA_sn_m58_e (
	.A(APB3_0_PADDR_i[19]),
	.B(APB3_0_PADDR_i[18]),
	.C(APB3_0_PADDR_i[17]),
	.Y(RDATA_sn_N_102)
);
defparam RDATA_sn_m58_e.INIT=8'h01;
// @11:2459
  CFG4 H0_TO_H1_WR_EN26_2_0 (
	.A(APB3_0_PADDR_i[11]),
	.B(APB3_0_PADDR_i[12]),
	.C(APB3_0_PADDR_i[10]),
	.D(APB3_0_PADDR_i[9]),
	.Y(H0_TO_H1_WR_EN26_i_2_0)
);
defparam H0_TO_H1_WR_EN26_2_0.INIT=16'h0001;
// @11:2384
  CFG4 H0_TO_H1_WR_EN11_2_0 (
	.A(APB3_0_PADDR_i[13]),
	.B(APB3_0_PADDR_i[9]),
	.C(APB3_0_PADDR_i[12]),
	.D(APB3_0_PADDR_i[11]),
	.Y(H0_TO_H1_WR_EN6_i_2_0)
);
defparam H0_TO_H1_WR_EN11_2_0.INIT=16'h0001;
// @11:2389
  CFG4 H0_TO_H1_WR_EN12_2_0 (
	.A(APB3_0_PADDR_i[11]),
	.B(APB3_0_PADDR_i[12]),
	.C(APB3_0_PADDR_i[14]),
	.D(APB3_0_PADDR_i[13]),
	.Y(H0_TO_H1_WR_EN12_i_2_0)
);
defparam H0_TO_H1_WR_EN12_2_0.INIT=16'h0001;
// @11:2414
  CFG4 H0_TO_H1_WR_EN17_2_0 (
	.A(APB3_0_PADDR_i[13]),
	.B(APB3_0_PADDR_i[10]),
	.C(APB3_0_PADDR_i[12]),
	.D(APB3_0_PADDR_i[11]),
	.Y(H0_TO_H1_WR_EN7_i_2_0)
);
defparam H0_TO_H1_WR_EN17_2_0.INIT=16'h0001;
// @11:2434
  CFG4 H0_TO_H1_WR_EN21_2_0 (
	.A(APB3_0_PADDR_i[9]),
	.B(APB3_0_PADDR_i[14]),
	.C(APB3_0_PADDR_i[12]),
	.D(APB3_0_PADDR_i[11]),
	.Y(H0_TO_H1_WR_EN21_i_2_0)
);
defparam H0_TO_H1_WR_EN21_2_0.INIT=16'h0001;
// @11:2704
  CFG3 \RDATA_0_a2_25[9]  (
	.A(APB3_0_PADDR_i[14]),
	.B(RDATA_CH_A_1_sqmuxa_5),
	.C(N_573_i),
	.Y(N_2619)
);
defparam \RDATA_0_a2_25[9] .INIT=8'h20;
// @11:2704
  CFG3 \RDATA_0_a2_9[13]  (
	.A(RDATA_0_a2_9_1[13]),
	.B(N_575_i),
	.C(H0_TO_H1_WR_EN26_1z),
	.Y(N_367)
);
defparam \RDATA_0_a2_9[13] .INIT=8'h08;
// @11:2704
  CFG4 \RDATA_0_a2_13[11]  (
	.A(N_530_i),
	.B(APB3_0_PADDR_i[9]),
	.C(APB3_0_PADDR_i[10]),
	.D(APB3_0_PADDR_i[8]),
	.Y(N_343)
);
defparam \RDATA_0_a2_13[11] .INIT=16'h0028;
// @11:2704
  CFG4 \RDATA_i_0_i_a2_38[2]  (
	.A(N_514_i),
	.B(APB3_0_PADDR_i[9]),
	.C(RDATA_CH_A_3_sqmuxa),
	.D(RDATA_CH_A_1_sqmuxa_6),
	.Y(N_3341)
);
defparam \RDATA_i_0_i_a2_38[2] .INIT=16'h0004;
// @11:2704
  CFG3 \RDATA_0_a2_52[4]  (
	.A(APB3_0_PADDR_i[14]),
	.B(RDATA_CH_B_1_sqmuxa_6),
	.C(N_523_i),
	.Y(N_2635)
);
defparam \RDATA_0_a2_52[4] .INIT=8'h20;
// @11:2704
  CFG3 \RDATA_0_a2_53[4]  (
	.A(APB3_0_PADDR_i[14]),
	.B(RDATA_CH_B_1_sqmuxa_4),
	.C(N_517_i),
	.Y(N_2636)
);
defparam \RDATA_0_a2_53[4] .INIT=8'h10;
// @11:2704
  CFG3 \RDATA_i_0_i_a2_29_0[2]  (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[15]),
	.C(N_994),
	.Y(RDATA_m2_e_4_0)
);
defparam \RDATA_i_0_i_a2_29_0[2] .INIT=8'h02;
// @11:2704
  CFG2 \RDATA_15_i_o3[27]  (
	.A(N_355),
	.B(N_2721),
	.Y(N_1123)
);
defparam \RDATA_15_i_o3[27] .INIT=4'hE;
// @11:2704
  CFG2 \RDATA_0_a2_39_0_a2_1_a2[10]  (
	.A(N_2032),
	.B(N_1507),
	.Y(N_2114)
);
defparam \RDATA_0_a2_39_0_a2_1_a2[10] .INIT=4'h2;
// @11:2704
  CFG2 \RDATA_0_a2_25_0_a2_1_a2[1]  (
	.A(N_2030),
	.B(N_610_i),
	.Y(N_2115)
);
defparam \RDATA_0_a2_25_0_a2_1_a2[1] .INIT=4'h2;
// @11:2704
  CFG2 \RDATA_29_0_4_a2_0[9]  (
	.A(RDATA_CH_B_1_sqmuxa_1),
	.B(N_1245),
	.Y(N_2124)
);
defparam \RDATA_29_0_4_a2_0[9] .INIT=4'h1;
// @11:2704
  CFG3 \RDATA_0_a2_2_0_a2[0]  (
	.A(APB3_0_PADDR_i[14]),
	.B(RDATA_CH_A_1_sqmuxa_1),
	.C(N_1596_i),
	.Y(N_2117)
);
defparam \RDATA_0_a2_2_0_a2[0] .INIT=8'h01;
// @11:2704
  CFG3 \RDATA_0_o3_0[8]  (
	.A(COMMON_MB_RAM_DOUT[8]),
	.B(RDATA_CH_B_2_sqmuxa_4),
	.C(N_1554),
	.Y(N_2278)
);
defparam \RDATA_0_o3_0[8] .INIT=8'hAC;
// @11:2704
  CFG2 \RDATA_0_a2_29_0_a2_0[4]  (
	.A(N_372),
	.B(APB3_0_PADDR_i[9]),
	.Y(N_1954)
);
defparam \RDATA_0_a2_29_0_a2_0[4] .INIT=4'h2;
// @11:2704
  CFG2 \RDATA_0_o2_4_0_a2_0[6]  (
	.A(N_946),
	.B(APB3_0_PADDR_i[8]),
	.Y(N_1952)
);
defparam \RDATA_0_o2_4_0_a2_0[6] .INIT=4'h4;
// @11:2704
  CFG2 \RDATA_0_a2_11[13]  (
	.A(N_372),
	.B(RDATA_CH_A_0_sqmuxa),
	.Y(N_356)
);
defparam \RDATA_0_a2_11[13] .INIT=4'h4;
// @11:2704
  CFG3 H0_TO_H1_WR_EN24_RNI5SJI (
	.A(N_610_i),
	.B(H0_TO_H1_WR_EN24_1z),
	.C(N_1507),
	.Y(N_1005)
);
defparam H0_TO_H1_WR_EN24_RNI5SJI.INIT=8'hB8;
// @11:2704
  CFG4 \RDATA_29_0_a2_5_i_o3[9]  (
	.A(H0_TO_H1_WR_EN26_1z),
	.B(H0_TO_H1_WR_EN23_1z),
	.C(H0_TO_H1_WR_EN27_1z),
	.D(H0_TO_H1_WR_EN28_1z),
	.Y(N_925)
);
defparam \RDATA_29_0_a2_5_i_o3[9] .INIT=16'hFFFE;
// @11:2704
  CFG2 \RDATA_0_a2_55[10]  (
	.A(RDATA_CH_B_1_sqmuxa),
	.B(N_159),
	.Y(N_2638)
);
defparam \RDATA_0_a2_55[10] .INIT=4'h1;
// @11:2704
  CFG2 \RDATA_9_i_o3[6]  (
	.A(N_1246),
	.B(N_1747),
	.Y(N_2263)
);
defparam \RDATA_9_i_o3[6] .INIT=4'hD;
// @11:2439
  CFG4 H0_TO_H1_WR_EN22_2_0 (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[14]),
	.C(APB3_0_PADDR_i[12]),
	.D(APB3_0_PADDR_i[11]),
	.Y(H0_TO_H1_WR_EN22_i_2_0)
);
defparam H0_TO_H1_WR_EN22_2_0.INIT=16'h0001;
// @11:2464
  CFG4 H0_TO_H1_WR_EN27_2_0 (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[15]),
	.C(APB3_0_PADDR_i[12]),
	.D(APB3_0_PADDR_i[11]),
	.Y(H0_TO_H1_WR_EN27_i_2_0)
);
defparam H0_TO_H1_WR_EN27_2_0.INIT=16'h0001;
// @11:2988
  CFG2 RDATA_sn_m58_0_a2_0_4 (
	.A(N_192),
	.B(RDATA5),
	.Y(RDATA_sn_N_61_4)
);
defparam RDATA_sn_m58_0_a2_0_4.INIT=4'h4;
// @11:2489
  CFG2 RDATA_sn_m19_i_0_o2_i_a3 (
	.A(N_994),
	.B(APB3_0_PADDR_i[10]),
	.Y(N_2773_i_0)
);
defparam RDATA_sn_m19_i_0_o2_i_a3.INIT=4'h1;
// @11:2704
  CFG2 \RDATA_0_2_RNO[27]  (
	.A(N_994),
	.B(APB3_0_PADDR_i[10]),
	.Y(N_1038_i)
);
defparam \RDATA_0_2_RNO[27] .INIT=4'h6;
// @11:2704
  CFG2 \RDATA_0_a2_9[11]  (
	.A(N_885),
	.B(H0_TO_H1_WR_EN28_1z),
	.Y(N_485)
);
defparam \RDATA_0_a2_9[11] .INIT=4'h4;
// @11:2704
  CFG4 RDATA_sn_m74_i_o2_0_o2_0 (
	.A(H0_TO_H1_WR_EN22_1z),
	.B(H0_TO_H1_WR_EN29_1z),
	.C(H0_TO_H1_WR_EN21_1z),
	.D(H0_TO_H1_WR_EN24_1z),
	.Y(N_179)
);
defparam RDATA_sn_m74_i_o2_0_o2_0.INIT=16'hFFFE;
// @11:2704
  CFG2 \RDATA_0_0_0_a2_17_1[10]  (
	.A(H0_TO_H1_WR_EN17_i_2),
	.B(APB3_0_PADDR_i[10]),
	.Y(N_1821_1)
);
defparam \RDATA_0_0_0_a2_17_1[10] .INIT=4'h8;
// @11:2454
  CFG2 RDATA_sn_m74_i_0_o2_0_i_a3 (
	.A(N_994),
	.B(APB3_0_PADDR_i[10]),
	.Y(N_1397)
);
defparam RDATA_sn_m74_i_0_o2_0_i_a3.INIT=4'h8;
// @11:1606
  CFG2 H0_TO_H1_WR_EN29_RNI7QBD (
	.A(H0_TO_H1_WR_EN29_1z),
	.B(APB3_0_PWDATA_0),
	.Y(N_2052_i)
);
defparam H0_TO_H1_WR_EN29_RNI7QBD.INIT=4'h8;
// @11:1653
  CFG2 H0_TO_H1_WR_EN29_RNIATBD (
	.A(H0_TO_H1_WR_EN29_1z),
	.B(APB3_0_PWDATA_3),
	.Y(N_2051_i)
);
defparam H0_TO_H1_WR_EN29_RNIATBD.INIT=4'h8;
// @11:1516
  CFG2 H0_TO_H1_WR_EN19_RNI6PBD (
	.A(H0_TO_H1_WR_EN19_1z),
	.B(APB3_0_PWDATA_0),
	.Y(N_721_i)
);
defparam H0_TO_H1_WR_EN19_RNI6PBD.INIT=4'h8;
// @11:1563
  CFG2 H0_TO_H1_WR_EN19_RNI9SBD (
	.A(H0_TO_H1_WR_EN19_1z),
	.B(APB3_0_PWDATA_3),
	.Y(N_719_i)
);
defparam H0_TO_H1_WR_EN19_RNI9SBD.INIT=4'h8;
// @11:1606
  CFG2 H0_TO_H1_WR_EN28_RNI6QBD (
	.A(H0_TO_H1_WR_EN28_1z),
	.B(APB3_0_PWDATA_0),
	.Y(N_205_i)
);
defparam H0_TO_H1_WR_EN28_RNI6QBD.INIT=4'h8;
// @11:1653
  CFG2 H0_TO_H1_WR_EN28_RNI9TBD (
	.A(H0_TO_H1_WR_EN28_1z),
	.B(APB3_0_PWDATA_3),
	.Y(N_203_i)
);
defparam H0_TO_H1_WR_EN28_RNI9TBD.INIT=4'h8;
// @11:1516
  CFG2 H0_TO_H1_WR_EN13_RNI0PBD (
	.A(H0_TO_H1_WR_EN13_1z),
	.B(APB3_0_PWDATA_0),
	.Y(N_685_i)
);
defparam H0_TO_H1_WR_EN13_RNI0PBD.INIT=4'h8;
// @11:1563
  CFG2 H0_TO_H1_WR_EN13_RNI3SBD (
	.A(H0_TO_H1_WR_EN13_1z),
	.B(APB3_0_PWDATA_3),
	.Y(N_2895_i)
);
defparam H0_TO_H1_WR_EN13_RNI3SBD.INIT=4'h8;
// @11:1516
  CFG2 H0_TO_H1_WR_EN12_RNIVOBD (
	.A(H0_TO_H1_WR_EN12_1z),
	.B(APB3_0_PWDATA_0),
	.Y(N_689_i)
);
defparam H0_TO_H1_WR_EN12_RNIVOBD.INIT=4'h8;
// @11:1563
  CFG2 H0_TO_H1_WR_EN12_RNI2SBD (
	.A(H0_TO_H1_WR_EN12_1z),
	.B(APB3_0_PWDATA_3),
	.Y(N_2896_i)
);
defparam H0_TO_H1_WR_EN12_RNI2SBD.INIT=4'h8;
// @11:1653
  CFG2 H0_TO_H1_WR_EN17_RNI7SBD (
	.A(H0_TO_H1_WR_EN17_1z),
	.B(APB3_0_PWDATA_3),
	.Y(N_727_i)
);
defparam H0_TO_H1_WR_EN17_RNI7SBD.INIT=4'h8;
// @11:1516
  CFG2 H0_TO_H1_WR_EN9_RNIL9PJ (
	.A(H0_TO_H1_WR_EN9_1z),
	.B(APB3_0_PWDATA_0),
	.Y(N_695_i)
);
defparam H0_TO_H1_WR_EN9_RNIL9PJ.INIT=4'h8;
// @11:1563
  CFG2 H0_TO_H1_WR_EN9_RNIOCPJ (
	.A(H0_TO_H1_WR_EN9_1z),
	.B(APB3_0_PWDATA_3),
	.Y(N_693_i)
);
defparam H0_TO_H1_WR_EN9_RNIOCPJ.INIT=4'h8;
// @11:1516
  CFG2 H0_TO_H1_WR_EN8_RNIK9PJ (
	.A(H0_TO_H1_WR_EN8_1z),
	.B(APB3_0_PWDATA_0),
	.Y(N_699_i)
);
defparam H0_TO_H1_WR_EN8_RNIK9PJ.INIT=4'h8;
// @11:1563
  CFG2 H0_TO_H1_WR_EN8_RNINCPJ (
	.A(H0_TO_H1_WR_EN8_1z),
	.B(APB3_0_PWDATA_3),
	.Y(N_2897_i)
);
defparam H0_TO_H1_WR_EN8_RNINCPJ.INIT=4'h8;
// @11:1606
  CFG2 H0_TO_H1_WR_EN21_RNIVPBD (
	.A(H0_TO_H1_WR_EN21_1z),
	.B(APB3_0_PWDATA_0),
	.Y(N_717_i)
);
defparam H0_TO_H1_WR_EN21_RNIVPBD.INIT=4'h8;
// @11:1653
  CFG2 H0_TO_H1_WR_EN21_RNI2TBD (
	.A(H0_TO_H1_WR_EN21_1z),
	.B(APB3_0_PWDATA_3),
	.Y(N_715_i)
);
defparam H0_TO_H1_WR_EN21_RNI2TBD.INIT=4'h8;
// @11:1516
  CFG2 H0_TO_H1_WR_EN7_RNIJ9PJ (
	.A(H0_TO_H1_WR_EN7_1z),
	.B(APB3_0_PWDATA_0),
	.Y(N_749_i)
);
defparam H0_TO_H1_WR_EN7_RNIJ9PJ.INIT=4'h8;
// @11:1606
  CFG2 H0_TO_H1_WR_EN16_RNI3PBD (
	.A(H0_TO_H1_WR_EN16_1z),
	.B(APB3_0_PWDATA_0),
	.Y(N_733_i)
);
defparam H0_TO_H1_WR_EN16_RNI3PBD.INIT=4'h8;
// @11:1653
  CFG2 H0_TO_H1_WR_EN16_RNI6SBD (
	.A(H0_TO_H1_WR_EN16_1z),
	.B(APB3_0_PWDATA_3),
	.Y(N_731_i)
);
defparam H0_TO_H1_WR_EN16_RNI6SBD.INIT=4'h8;
// @11:1516
  CFG2 H0_TO_H1_WR_EN6_RNII9PJ (
	.A(H0_TO_H1_WR_EN6_1z),
	.B(APB3_0_PWDATA_0),
	.Y(N_705_i)
);
defparam H0_TO_H1_WR_EN6_RNII9PJ.INIT=4'h8;
// @11:1563
  CFG2 H0_TO_H1_WR_EN6_RNILCPJ (
	.A(H0_TO_H1_WR_EN6_1z),
	.B(APB3_0_PWDATA_3),
	.Y(N_703_i)
);
defparam H0_TO_H1_WR_EN6_RNILCPJ.INIT=4'h8;
// @11:1606
  CFG2 H0_TO_H1_WR_EN11_RNIUOBD (
	.A(H0_TO_H1_WR_EN11_1z),
	.B(APB3_0_PWDATA_0),
	.Y(N_691_i)
);
defparam H0_TO_H1_WR_EN11_RNIUOBD.INIT=4'h8;
// @11:1653
  CFG2 H0_TO_H1_WR_EN11_RNI1SBD (
	.A(H0_TO_H1_WR_EN11_1z),
	.B(APB3_0_PWDATA_3),
	.Y(N_53_i)
);
defparam H0_TO_H1_WR_EN11_RNI1SBD.INIT=4'h8;
// @11:2704
  CFG4 \RDATA_0_a2_1_0[4]  (
	.A(RDATA_CH_B_1_sqmuxa_7),
	.B(N_1130),
	.C(b_mp_ack),
	.D(COMMON_MB_RAM_DOUT[4]),
	.Y(RDATA_0_a2_1_0_Z[4])
);
defparam \RDATA_0_a2_1_0[4] .INIT=16'hC480;
// @11:2704
  CFG4 \RDATA_0_a2_0_0_0[4]  (
	.A(N_2108),
	.B(RDATA_CH_B_1_sqmuxa_2),
	.C(b_mp_ack_0),
	.D(COMMON_MB_RAM_DOUT[4]),
	.Y(RDATA_0_a2_0_0[4])
);
defparam \RDATA_0_a2_0_0_0[4] .INIT=16'hA280;
// @11:2704
  CFG4 \RDATA_0_o2_4_0_a3_0_0[6]  (
	.A(APB3_0_PADDR_i[11]),
	.B(APB3_0_PADDR_i[16]),
	.C(APB3_0_PADDR_i[10]),
	.D(APB3_0_PADDR_i[14]),
	.Y(RDATA_0_o2_4_0_a3_0[6])
);
defparam \RDATA_0_o2_4_0_a3_0_0[6] .INIT=16'h7040;
// @11:2704
  CFG4 \RDATA_9_i_m3[20]  (
	.A(N_528_i),
	.B(N_50_i),
	.C(H0_TO_H1_WR_EN27_1z),
	.D(COMMON_MB_RAM_DOUT[20]),
	.Y(N_2305)
);
defparam \RDATA_9_i_m3[20] .INIT=16'hCA00;
// @11:2704
  CFG4 \RDATA_9_i_m3[31]  (
	.A(N_528_i),
	.B(N_50_i),
	.C(H0_TO_H1_WR_EN27_1z),
	.D(COMMON_MB_RAM_DOUT[31]),
	.Y(N_2304)
);
defparam \RDATA_9_i_m3[31] .INIT=16'hCA00;
// @11:2704
  CFG4 \RDATA_10_i_m3[31]  (
	.A(N_575_i),
	.B(N_604_i),
	.C(COMMON_MB_RAM_DOUT[31]),
	.D(H0_TO_H1_WR_EN28_1z),
	.Y(N_1226)
);
defparam \RDATA_10_i_m3[31] .INIT=16'hC0A0;
// @11:2704
  CFG4 \RDATA_13_i_m2[27]  (
	.A(N_514_i),
	.B(N_573_i),
	.C(COMMON_MB_RAM_DOUT[27]),
	.D(APB3_0_PADDR_i[14]),
	.Y(N_2787)
);
defparam \RDATA_13_i_m2[27] .INIT=16'hC0A0;
// @11:2704
  CFG4 \RDATA_10_i_m2[14]  (
	.A(N_575_i),
	.B(N_604_i),
	.C(COMMON_MB_RAM_DOUT[14]),
	.D(H0_TO_H1_WR_EN28_1z),
	.Y(N_2792)
);
defparam \RDATA_10_i_m2[14] .INIT=16'hC0A0;
// @11:2704
  CFG4 \RDATA_9_i_m2[14]  (
	.A(N_528_i),
	.B(N_50_i),
	.C(H0_TO_H1_WR_EN27_1z),
	.D(COMMON_MB_RAM_DOUT[14]),
	.Y(N_2793)
);
defparam \RDATA_9_i_m2[14] .INIT=16'hCA00;
// @11:2704
  CFG4 \RDATA_15_i_m2[11]  (
	.A(RDATA_CH_A_0_sqmuxa),
	.B(RDATA_CH_A_0_sqmuxa_0),
	.C(COMMON_MB_RAM_DOUT[11]),
	.D(APB3_0_PADDR_i[8]),
	.Y(N_2786)
);
defparam \RDATA_15_i_m2[11] .INIT=16'hC0A0;
// @11:2704
  CFG4 \RDATA_11_i_m2[14]  (
	.A(N_1507),
	.B(N_610_i),
	.C(COMMON_MB_RAM_DOUT[14]),
	.D(H0_TO_H1_WR_EN24_1z),
	.Y(N_2790)
);
defparam \RDATA_11_i_m2[14] .INIT=16'hC0A0;
// @11:2704
  CFG4 \RDATA_11_i_m2[11]  (
	.A(N_1507),
	.B(N_610_i),
	.C(COMMON_MB_RAM_DOUT[11]),
	.D(H0_TO_H1_WR_EN24_1z),
	.Y(N_2791)
);
defparam \RDATA_11_i_m2[11] .INIT=16'hC0A0;
// @11:2704
  CFG4 \RDATA_8_i_m2[14]  (
	.A(N_510_i),
	.B(N_608_i),
	.C(COMMON_MB_RAM_DOUT[14]),
	.D(H0_TO_H1_WR_EN29_1z),
	.Y(N_2794)
);
defparam \RDATA_8_i_m2[14] .INIT=16'hC0A0;
// @11:2704
  CFG4 \RDATA_8_i_m2[11]  (
	.A(N_510_i),
	.B(N_608_i),
	.C(COMMON_MB_RAM_DOUT[11]),
	.D(H0_TO_H1_WR_EN29_1z),
	.Y(N_2795)
);
defparam \RDATA_8_i_m2[11] .INIT=16'hC0A0;
// @11:2704
  CFG4 \RDATA_20_i_m3_2[9]  (
	.A(H2_IRQ_MODULE_RDATA[9]),
	.B(H1_IRQ_MODULE_RDATA[9]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(N_2847_2)
);
defparam \RDATA_20_i_m3_2[9] .INIT=16'hA0C0;
// @11:2704
  CFG2 \RDATA_20_i_m3_1[9]  (
	.A(APB3_0_PADDR_i[15]),
	.B(H0_IRQ_MODULE_RDATA[9]),
	.Y(N_2847_1)
);
defparam \RDATA_20_i_m3_1[9] .INIT=4'h4;
// @11:2704
  CFG4 \RDATA_20_2[6]  (
	.A(H2_IRQ_MODULE_RDATA[6]),
	.B(H1_IRQ_MODULE_RDATA[6]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(N_2844_2)
);
defparam \RDATA_20_2[6] .INIT=16'hA0C0;
// @11:2704
  CFG4 \RDATA_20_i_m3_2[0]  (
	.A(H2_IRQ_MODULE_RDATA[0]),
	.B(H1_IRQ_MODULE_RDATA[0]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(N_1225_2)
);
defparam \RDATA_20_i_m3_2[0] .INIT=16'hA0C0;
// @11:2704
  CFG4 \RDATA_20_i_m3_2[10]  (
	.A(H2_IRQ_MODULE_RDATA[10]),
	.B(H1_IRQ_MODULE_RDATA[10]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(N_1219_2)
);
defparam \RDATA_20_i_m3_2[10] .INIT=16'hA0C0;
// @11:2704
  CFG4 \RDATA_20_i_m2_2[3]  (
	.A(H2_IRQ_MODULE_RDATA[3]),
	.B(H1_IRQ_MODULE_RDATA[3]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(N_2862_2)
);
defparam \RDATA_20_i_m2_2[3] .INIT=16'hA0C0;
// @11:2704
  CFG2 \RDATA_20_i_m2_1[3]  (
	.A(APB3_0_PADDR_i[15]),
	.B(H0_IRQ_MODULE_RDATA[3]),
	.Y(N_2862_1)
);
defparam \RDATA_20_i_m2_1[3] .INIT=4'h4;
// @11:2704
  CFG4 \RDATA_20_i_m2_2[1]  (
	.A(H2_IRQ_MODULE_RDATA[1]),
	.B(H1_IRQ_MODULE_RDATA[1]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(N_2864_2)
);
defparam \RDATA_20_i_m2_2[1] .INIT=16'hA0C0;
// @11:2704
  CFG4 \RDATA_20_i_m3_2[5]  (
	.A(H2_IRQ_MODULE_RDATA[5]),
	.B(H1_IRQ_MODULE_RDATA[5]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(N_1223_2)
);
defparam \RDATA_20_i_m3_2[5] .INIT=16'hA0C0;
// @11:2704
  CFG4 \RDATA_20_2[11]  (
	.A(H2_IRQ_MODULE_RDATA[11]),
	.B(H1_IRQ_MODULE_RDATA[11]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(N_2845_2)
);
defparam \RDATA_20_2[11] .INIT=16'hA0C0;
// @11:2704
  CFG4 \RDATA_20_i_m3_2[7]  (
	.A(H2_IRQ_MODULE_RDATA[7]),
	.B(H1_IRQ_MODULE_RDATA[7]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(N_1222_2)
);
defparam \RDATA_20_i_m3_2[7] .INIT=16'hA0C0;
// @11:2704
  CFG4 \RDATA_20_i_m3_2[8]  (
	.A(H2_IRQ_MODULE_RDATA[8]),
	.B(H1_IRQ_MODULE_RDATA[8]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(N_2848_2)
);
defparam \RDATA_20_i_m3_2[8] .INIT=16'hA0C0;
// @11:2704
  CFG4 \RDATA_20_i_m2_2[2]  (
	.A(H2_IRQ_MODULE_RDATA[2]),
	.B(H1_IRQ_MODULE_RDATA[2]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(N_2863_2)
);
defparam \RDATA_20_i_m2_2[2] .INIT=16'hA0C0;
// @11:2704
  CFG4 \RDATA_20_i_m3_2[4]  (
	.A(H2_IRQ_MODULE_RDATA[4]),
	.B(H1_IRQ_MODULE_RDATA[4]),
	.C(APB3_0_PADDR_i[15]),
	.D(APB3_0_PADDR_i[14]),
	.Y(N_1224_2)
);
defparam \RDATA_20_i_m3_2[4] .INIT=16'hA0C0;
// @11:2704
  CFG2 \RDATA_0_a2_34_0_a3_0[4]  (
	.A(N_1952),
	.B(APB3_0_PADDR_i[14]),
	.Y(RDATA_0_a2_34_0_a3_0_Z[4])
);
defparam \RDATA_0_a2_34_0_a3_0[4] .INIT=4'h2;
// @11:2704
  CFG3 \RDATA_i_0_i_a2_7_0[2]  (
	.A(RDATA_CH_A_1_sqmuxa_0),
	.B(RDATA_0_a2_33_0_a2_0_Z[10]),
	.C(RDATA_CH_A_3_sqmuxa_4),
	.Y(RDATA_i_0_i_a2_7_0_Z[2])
);
defparam \RDATA_i_0_i_a2_7_0[2] .INIT=8'h04;
// @11:2704
  CFG4 \RDATA_29_0_0[9]  (
	.A(N_479),
	.B(N_1246),
	.C(COMMON_MB_RAM_DOUT[9]),
	.D(H0_TO_H1_WR_EN27_1z),
	.Y(RDATA_29_0_0_Z[9])
);
defparam \RDATA_29_0_0[9] .INIT=16'h30B0;
// @11:2704
  CFG3 RDATA_m1_e_6_1 (
	.A(APB3_0_PADDR_i[14]),
	.B(N_994),
	.C(H0_TO_H1_WR_EN17_i_2),
	.Y(RDATA_m1_e_6_1_Z)
);
defparam RDATA_m1_e_6_1.INIT=8'h40;
// @11:2704
  CFG2 \RDATA_0_a2_35_0_a2_0[4]  (
	.A(N_1954),
	.B(APB3_0_PADDR_i[15]),
	.Y(RDATA_0_a2_35_0_a2_0_Z[4])
);
defparam \RDATA_0_a2_35_0_a2_0[4] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2_26_0[1]  (
	.A(N_2114),
	.B(RDATA_CH_B_2_sqmuxa_5),
	.Y(RDATA_0_a2_26_0_Z[1])
);
defparam \RDATA_0_a2_26_0[1] .INIT=4'h8;
// @11:2704
  CFG3 \RDATA_0_0_0_a2_18_0[10]  (
	.A(N_1821_1),
	.B(RDATA_CH_A_2_sqmuxa_2),
	.C(RDATA_CH_A_3_sqmuxa_4),
	.Y(RDATA_0_0_0_a2_18_0_Z[10])
);
defparam \RDATA_0_0_0_a2_18_0[10] .INIT=8'hA8;
// @11:2704
  CFG4 RDATA_m1_e_2 (
	.A(N_3196),
	.B(N_885),
	.C(APB3_0_PADDR_i[10]),
	.D(H0_TO_H1_WR_EN40_1z),
	.Y(RDATA_m1_e_2_Z)
);
defparam RDATA_m1_e_2.INIT=16'h0100;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_20_2[10]  (
	.A(APB3_0_PADDR_i[14]),
	.B(H0_TO_H1_WR_EN17_i_2),
	.C(N_1554),
	.D(APB3_0_PADDR_i[10]),
	.Y(RDATA_0_0_0_a2_20_2_Z[10])
);
defparam \RDATA_0_0_0_a2_20_2[10] .INIT=16'h0008;
// @11:2704
  CFG4 \RDATA_0_a2_4_2[6]  (
	.A(H0_TO_H1_WR_EN23_1z),
	.B(N_575_i),
	.C(H0_TO_H1_WR_EN28_1z),
	.D(COMMON_MB_RAM_DOUT[6]),
	.Y(RDATA_0_a2_4_2_Z[6])
);
defparam \RDATA_0_a2_4_2[6] .INIT=16'h0800;
// @11:2704
  CFG4 \RDATA_0_o2_4_0_a3_0_2[6]  (
	.A(APB3_0_PADDR_i[16]),
	.B(APB3_0_PADDR_i[13]),
	.C(RDATA_i_0_i_a3_0[2]),
	.D(N_1952),
	.Y(RDATA_0_o2_4_0_a3_0_2_Z[6])
);
defparam \RDATA_0_o2_4_0_a3_0_2[6] .INIT=16'h4000;
// @11:2704
  CFG4 \RDATA_i_0_i_a2_32[2]  (
	.A(N_520_i),
	.B(APB3_0_PADDR_i[15]),
	.C(RDATA_CH_A_3_sqmuxa_5),
	.D(RDATA_CH_A_1_sqmuxa_7),
	.Y(N_1872)
);
defparam \RDATA_i_0_i_a2_32[2] .INIT=16'h0001;
// @11:2704
  CFG4 \RDATA_i_0_i_a2_34[2]  (
	.A(N_517_i),
	.B(APB3_0_PADDR_i[9]),
	.C(RDATA_CH_B_3_sqmuxa_5),
	.D(RDATA_CH_B_1_sqmuxa_4),
	.Y(N_1878)
);
defparam \RDATA_i_0_i_a2_34[2] .INIT=16'h0001;
// @11:2704
  CFG4 \RDATA_0_0_0_a3[10]  (
	.A(N_528_i),
	.B(N_2108),
	.C(RDATA_CH_B_3_sqmuxa_6),
	.D(RDATA_CH_B_1_sqmuxa_2),
	.Y(N_1420)
);
defparam \RDATA_0_0_0_a3[10] .INIT=16'h0040;
// @11:2704
  CFG4 \RDATA_i_0_i_a2_36[2]  (
	.A(N_523_i),
	.B(APB3_0_PADDR_i[15]),
	.C(RDATA_CH_B_3_sqmuxa_4),
	.D(RDATA_CH_B_1_sqmuxa_6),
	.Y(N_1891)
);
defparam \RDATA_i_0_i_a2_36[2] .INIT=16'h0004;
// @11:2704
  CFG2 \RDATA_0_a2_37_0_a2_s[4]  (
	.A(N_1952),
	.B(APB3_0_PADDR_i[15]),
	.Y(RDATA_i_0_i_a2_28_0[2])
);
defparam \RDATA_0_a2_37_0_a2_s[4] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2_8_0_a2_s[27]  (
	.A(N_179),
	.B(APB3_0_PADDR_i[15]),
	.Y(RDATA_0_a2_8_0_a2_out)
);
defparam \RDATA_0_a2_8_0_a2_s[27] .INIT=4'h1;
// @11:2704
  CFG2 \RDATA_0_a2_37_0_a2_s[10]  (
	.A(RDATA_CH_A_1_sqmuxa_7),
	.B(N_1954),
	.Y(RDATA_0_a2_37_0_a2_out)
);
defparam \RDATA_0_a2_37_0_a2_s[10] .INIT=4'h4;
// @11:2704
  CFG3 \RDATA_0_0_0_a2_4_0[10]  (
	.A(RDATA_CH_A_3_sqmuxa_6),
	.B(N_2115),
	.C(RDATA_CH_A_2_sqmuxa_3),
	.Y(RDATA_0_0_0_a2_4_0_Z[10])
);
defparam \RDATA_0_0_0_a2_4_0[10] .INIT=8'hC8;
// @11:2704
  CFG4 \RDATA_0_o2_0_0_o2_2_0_tz[4]  (
	.A(N_610_i),
	.B(N_1507),
	.C(N_2030),
	.D(N_2032),
	.Y(RDATA_0_o2_0_0_o2_2_0_tz_Z[4])
);
defparam \RDATA_0_o2_0_0_o2_2_0_tz[4] .INIT=16'hECA0;
// @11:2704
  CFG4 \RDATA_0_o3[9]  (
	.A(N_355),
	.B(N_2721),
	.C(RDATA_CH_A_1_sqmuxa_4),
	.D(RDATA_CH_A_1_sqmuxa),
	.Y(N_2236)
);
defparam \RDATA_0_o3[9] .INIT=16'h0ACE;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_28[2]  (
	.A(N_608_i),
	.B(b_mp_ie_1),
	.C(RDATA_CH_B_1_sqmuxa_1),
	.D(RDATA_i_0_i_a2_50_0_Z[2]),
	.Y(N_3217)
);
defparam \RDATA_i_0_i_o2_28[2] .INIT=16'h3530;
// @11:2704
  CFG3 \RDATA_0_a2_7[1]  (
	.A(RDATA_CH_B_1_sqmuxa_2),
	.B(b_mp_0),
	.C(N_2108),
	.Y(N_2450)
);
defparam \RDATA_0_a2_7[1] .INIT=8'h80;
// @11:2704
  CFG2 \RDATA_0_a2_20[3]  (
	.A(RDATA_CH_B_1_sqmuxa),
	.B(N_485),
	.Y(N_2705)
);
defparam \RDATA_0_a2_20[3] .INIT=4'h8;
// @11:2704
  CFG4 \RDATA_0_o2_0[23]  (
	.A(N_1507),
	.B(N_610_i),
	.C(H0_TO_H1_WR_EN21_1z),
	.D(H0_TO_H1_WR_EN24_1z),
	.Y(N_271)
);
defparam \RDATA_0_o2_0[23] .INIT=16'hCCA0;
// @11:2704
  CFG4 \RDATA_0_o2_0[10]  (
	.A(N_1747),
	.B(N_1246),
	.C(RDATA_CH_B_1_sqmuxa_5),
	.D(RDATA_CH_B_1_sqmuxa_2),
	.Y(N_2250)
);
defparam \RDATA_0_o2_0[10] .INIT=16'h03AB;
// @11:2704
  CFG3 \RDATA_0_a2_7[5]  (
	.A(RDATA_CH_B_1_sqmuxa_2),
	.B(b_ack_ie_3),
	.C(N_2108),
	.Y(N_2535)
);
defparam \RDATA_0_a2_7[5] .INIT=8'h80;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_18[2]  (
	.A(RDATA_CH_B_1_sqmuxa_4),
	.B(N_3341),
	.C(b_mp_ie_2),
	.D(APB3_0_PADDR_i[9]),
	.Y(N_921)
);
defparam \RDATA_i_0_i_o2_18[2] .INIT=16'hCCCE;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_19[2]  (
	.A(RDATA_CH_A_3_sqmuxa_1),
	.B(RDATA_CH_A_1_sqmuxa_2),
	.C(a_mp_ie_3),
	.D(N_530_i),
	.Y(N_934)
);
defparam \RDATA_i_0_i_o2_19[2] .INIT=16'h0C1D;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_20[2]  (
	.A(RDATA_CH_A_1_sqmuxa_5),
	.B(RDATA_CH_A_3_sqmuxa_7),
	.C(a_mp_ie_4),
	.D(N_573_i),
	.Y(N_938)
);
defparam \RDATA_i_0_i_o2_20[2] .INIT=16'h0A1B;
// @11:2704
  CFG3 \RDATA_0_a2_10_i_m2[11]  (
	.A(N_965),
	.B(APB3_0_PADDR_i[8]),
	.C(N_1169),
	.Y(N_1197)
);
defparam \RDATA_0_a2_10_i_m2[11] .INIT=8'hE2;
// @11:2704
  CFG4 \RDATA_0_o2[9]  (
	.A(APB3_0_PADDR_i[14]),
	.B(N_514_i),
	.C(RDATA_CH_A_1_sqmuxa_6),
	.D(N_2619),
	.Y(N_2237)
);
defparam \RDATA_0_o2[9] .INIT=16'hFF04;
// @11:2704
  CFG4 \RDATA_i_0_i_a2[2]  (
	.A(APB3_0_PADDR_i[19]),
	.B(APB3_0_PADDR_i[18]),
	.C(APB3_0_PADDR_i[17]),
	.D(APB3_0_PADDR_i[16]),
	.Y(N_3347)
);
defparam \RDATA_i_0_i_a2[2] .INIT=16'h0001;
// @11:2704
  CFG2 \RDATA_0_a2_1_2[6]  (
	.A(N_2773_i_0),
	.B(N_192),
	.Y(N_309_2)
);
defparam \RDATA_0_a2_1_2[6] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2_8[13]  (
	.A(N_485),
	.B(N_604_i),
	.Y(N_491)
);
defparam \RDATA_0_a2_8[13] .INIT=4'h8;
// @11:2704
  CFG4 RDATA_sn_m74_i_o2_0_o2_i_a3 (
	.A(N_1547),
	.B(N_178),
	.C(N_885),
	.D(N_3196),
	.Y(N_3258)
);
defparam RDATA_sn_m74_i_o2_0_o2_i_a3.INIT=16'h0002;
// @11:2704
  CFG2 \RDATA_0_a2_7[27]  (
	.A(N_179),
	.B(N_925),
	.Y(N_468)
);
defparam \RDATA_0_a2_7[27] .INIT=4'h2;
// @11:2704
  CFG2 \RDATA_29_0_a2_4_2[9]  (
	.A(N_925),
	.B(H0_TO_H1_WR_EN29_1z),
	.Y(N_335_2)
);
defparam \RDATA_29_0_a2_4_2[9] .INIT=4'h4;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_6[2]  (
	.A(RDATA_CH_A_3_sqmuxa_8),
	.B(RDATA_CH_A_1_sqmuxa_8),
	.C(a_mp_ie_5),
	.D(RDATA_CH_A_0_sqmuxa_1),
	.Y(N_3256)
);
defparam \RDATA_i_0_i_o2_6[2] .INIT=16'h0C1D;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_5[2]  (
	.A(RDATA_CH_B_3_sqmuxa_7),
	.B(RDATA_CH_B_1_sqmuxa_8),
	.C(b_mp_ie_3),
	.D(N_1554),
	.Y(N_3255)
);
defparam \RDATA_i_0_i_o2_5[2] .INIT=16'h0C1D;
// @11:2704
  CFG4 \RDATA_0_a2_3_2[13]  (
	.A(N_965),
	.B(COMMON_MB_RAM_DOUT[13]),
	.C(APB3_0_PADDR_i[10]),
	.D(N_994),
	.Y(RDATA_0_a2_3_2_Z[13])
);
defparam \RDATA_0_a2_3_2[13] .INIT=16'h0080;
// @11:2704
  CFG4 \RDATA_0_a2_1_2[13]  (
	.A(N_946),
	.B(APB3_0_PADDR_i[8]),
	.C(COMMON_MB_RAM_DOUT[13]),
	.D(N_2766),
	.Y(RDATA_0_a2_1_2_Z[13])
);
defparam \RDATA_0_a2_1_2[13] .INIT=16'h1000;
// @11:2704
  CFG2 \RDATA_0_a2_1_0[14]  (
	.A(N_3196),
	.B(N_2792),
	.Y(RDATA_0_a2_1_0_Z[14])
);
defparam \RDATA_0_a2_1_0[14] .INIT=4'h8;
// @11:2704
  CFG3 \RDATA_23_i_m2[27]  (
	.A(N_510_i),
	.B(H0_TO_H1_WR_EN22_1z),
	.C(N_1005),
	.Y(N_1289)
);
defparam \RDATA_23_i_m2[27] .INIT=8'hB8;
// @11:2704
  CFG4 \RDATA_22_i_m3[27]  (
	.A(N_885),
	.B(N_2263),
	.C(N_159),
	.D(N_2700),
	.Y(N_2315)
);
defparam \RDATA_22_i_m3[27] .INIT=16'hDD8D;
// @11:2704
  CFG3 \RDATA_20_i_m3[0]  (
	.A(APB3_0_PADDR_i[15]),
	.B(N_1225_2),
	.C(H0_IRQ_MODULE_RDATA[0]),
	.Y(N_1225)
);
defparam \RDATA_20_i_m3[0] .INIT=8'hDC;
// @11:2704
  CFG3 \RDATA_20_i_m3[10]  (
	.A(APB3_0_PADDR_i[15]),
	.B(N_1219_2),
	.C(H0_IRQ_MODULE_RDATA[10]),
	.Y(N_1219)
);
defparam \RDATA_20_i_m3[10] .INIT=8'hDC;
// @11:2704
  CFG3 \RDATA_20_i_m2[1]  (
	.A(APB3_0_PADDR_i[15]),
	.B(N_2864_2),
	.C(H0_IRQ_MODULE_RDATA[1]),
	.Y(N_2864)
);
defparam \RDATA_20_i_m2[1] .INIT=8'hDC;
// @11:2704
  CFG3 \RDATA_20_i_m3[5]  (
	.A(APB3_0_PADDR_i[15]),
	.B(N_1223_2),
	.C(H0_IRQ_MODULE_RDATA[5]),
	.Y(N_1223)
);
defparam \RDATA_20_i_m3[5] .INIT=8'hDC;
// @11:2704
  CFG3 \RDATA_20_i_m3[7]  (
	.A(APB3_0_PADDR_i[15]),
	.B(N_1222_2),
	.C(H0_IRQ_MODULE_RDATA[7]),
	.Y(N_1222)
);
defparam \RDATA_20_i_m3[7] .INIT=8'hDC;
// @11:2704
  CFG3 \RDATA_20_i_m3[8]  (
	.A(APB3_0_PADDR_i[15]),
	.B(N_2848_2),
	.C(H0_IRQ_MODULE_RDATA[8]),
	.Y(N_2848)
);
defparam \RDATA_20_i_m3[8] .INIT=8'hDC;
// @11:2704
  CFG3 \RDATA_20_i_m2[2]  (
	.A(APB3_0_PADDR_i[15]),
	.B(N_2863_2),
	.C(H0_IRQ_MODULE_RDATA[2]),
	.Y(N_2863)
);
defparam \RDATA_20_i_m2[2] .INIT=8'hDC;
// @11:2704
  CFG3 \RDATA_20_i_m3[4]  (
	.A(APB3_0_PADDR_i[15]),
	.B(N_1224_2),
	.C(H0_IRQ_MODULE_RDATA[4]),
	.Y(N_1224)
);
defparam \RDATA_20_i_m3[4] .INIT=8'hDC;
// @11:2704
  CFG4 RDATA_m1_0_a2_0 (
	.A(RDATA_CH_B_1_sqmuxa_7),
	.B(N_2638),
	.C(N_2700),
	.D(N_3196),
	.Y(RDATA_m1_0_a2_0_Z)
);
defparam RDATA_m1_0_a2_0.INIT=16'hDC00;
// @11:2704
  CFG3 \RDATA_0_a2_3_1[6]  (
	.A(RDATA_sn_N_102),
	.B(RDATA_0_a2_1[6]),
	.C(N_946),
	.Y(RDATA_0_a2_3[6])
);
defparam \RDATA_0_a2_3_1[6] .INIT=8'h08;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_4_0[2]  (
	.A(RDATA_i_0_i_a2_23_1_Z[2]),
	.B(RDATA_CH_A_1_sqmuxa_4),
	.C(a_mp_ie_6),
	.D(APB3_0_PADDR_i[8]),
	.Y(RDATA_i_0_i_o2_4_0_Z[2])
);
defparam \RDATA_i_0_i_o2_4_0[2] .INIT=16'h2E22;
// @11:2704
  CFG4 \RDATA_0_a2_1_0[8]  (
	.A(N_520_i),
	.B(COMMON_MB_RAM_DOUT[8]),
	.C(RDATA_CH_A_2_sqmuxa_4),
	.D(RDATA_0_a2_37_0_a2_out),
	.Y(RDATA_0_a2_1_0_Z[8])
);
defparam \RDATA_0_a2_1_0[8] .INIT=16'hD800;
// @11:2524
  CFG4 RDATA_sn_m74_i_o2_0_o2_0_RNI81M01 (
	.A(H0_TO_H1_WR_EN40_1z),
	.B(N_2773_i_0),
	.C(N_925),
	.D(N_179),
	.Y(RDATA_sn_N_19)
);
defparam RDATA_sn_m74_i_o2_0_o2_0_RNI81M01.INIT=16'hFFFD;
// @11:2704
  CFG4 \RDATA_0_a2_27_0_a3_0_a2[8]  (
	.A(H0_TO_H1_WR_EN29_1z),
	.B(H0_TO_H1_WR_EN22_1z),
	.C(N_179),
	.D(N_925),
	.Y(N_2645)
);
defparam \RDATA_0_a2_27_0_a3_0_a2[8] .INIT=16'h0010;
// @11:2704
  CFG4 \RDATA_0_a2_10[6]  (
	.A(N_1245),
	.B(N_478),
	.C(N_925),
	.D(N_1547),
	.Y(N_373)
);
defparam \RDATA_0_a2_10[6] .INIT=16'h000D;
// @11:2459
  CFG4 H0_TO_H1_WR_EN26 (
	.A(H0_TO_H1_WR_EN26_i_2_0),
	.B(H0_TO_H1_WR_EN26_0),
	.C(APB3_0_PADDR_i[13]),
	.D(RDATA_sn_N_102),
	.Y(H0_TO_H1_WR_EN26_1z)
);
defparam H0_TO_H1_WR_EN26.INIT=16'h0800;
// @11:2474
  CFG4 H0_TO_H1_WR_EN29 (
	.A(H0_TO_H1_WR_EN29_1_Z),
	.B(H0_TO_H1_WR_EN29_2_Z),
	.C(APB3_0_PADDR_i[13]),
	.D(RDATA_sn_N_102),
	.Y(H0_TO_H1_WR_EN29_1z)
);
defparam H0_TO_H1_WR_EN29.INIT=16'h0800;
// @11:2364
  CFG4 H0_TO_H1_WR_EN7 (
	.A(H0_TO_H1_WR_EN7_0),
	.B(H0_TO_H1_WR_EN7_i_2_0),
	.C(APB3_0_PADDR_i[16]),
	.D(RDATA_sn_N_102),
	.Y(H0_TO_H1_WR_EN7_1z)
);
defparam H0_TO_H1_WR_EN7.INIT=16'h0800;
// @11:2529
  CFG4 H0_TO_H1_WR_EN40 (
	.A(H0_TO_H1_WR_EN26_i_2_0),
	.B(H0_TO_H1_WR_EN40_0),
	.C(APB3_0_PADDR_i[13]),
	.D(RDATA_sn_N_102),
	.Y(H0_TO_H1_WR_EN40_1z)
);
defparam H0_TO_H1_WR_EN40.INIT=16'hF7FF;
// @11:2414
  CFG3 H0_TO_H1_WR_EN17 (
	.A(N_3347),
	.B(H0_TO_H1_WR_EN17_0),
	.C(H0_TO_H1_WR_EN7_i_2_0),
	.Y(H0_TO_H1_WR_EN17_1z)
);
defparam H0_TO_H1_WR_EN17.INIT=8'h80;
// @11:2419
  CFG3 H0_TO_H1_WR_EN18 (
	.A(H0_TO_H1_WR_EN18_0),
	.B(H0_TO_H1_WR_EN7_i_2_0),
	.C(N_3347),
	.Y(H0_TO_H1_WR_EN18_1z)
);
defparam H0_TO_H1_WR_EN18.INIT=8'h80;
// @11:2454
  CFG4 \RDATA_i_0_i_a2_RNI606P[2]  (
	.A(APB3_0_PADDR_i[11]),
	.B(APB3_0_PADDR_i[12]),
	.C(N_3347),
	.D(APB3_0_PADDR_i[13]),
	.Y(N_340)
);
defparam \RDATA_i_0_i_a2_RNI606P[2] .INIT=16'h0010;
// @11:2449
  CFG4 H0_TO_H1_WR_EN24 (
	.A(H0_TO_H1_WR_EN24_1_Z),
	.B(H0_TO_H1_WR_EN21_i_2_0),
	.C(APB3_0_PADDR_i[13]),
	.D(RDATA_sn_N_102),
	.Y(H0_TO_H1_WR_EN24_1z)
);
defparam H0_TO_H1_WR_EN24.INIT=16'h0800;
// @11:2434
  CFG4 H0_TO_H1_WR_EN21 (
	.A(H0_TO_H1_WR_EN21_1_Z),
	.B(H0_TO_H1_WR_EN21_i_2_0),
	.C(APB3_0_PADDR_i[13]),
	.D(RDATA_sn_N_102),
	.Y(H0_TO_H1_WR_EN21_1z)
);
defparam H0_TO_H1_WR_EN21.INIT=16'h0800;
// @11:2524
  CFG4 H0_TO_H1_WR_EN39 (
	.A(H0_TO_H1_WR_EN39_0),
	.B(H0_TO_H1_WR_EN21_i_2_0),
	.C(APB3_0_PADDR_i[13]),
	.D(RDATA_sn_N_102),
	.Y(H0_TO_H1_WR_EN39_1z)
);
defparam H0_TO_H1_WR_EN39.INIT=16'hF7FF;
// @11:2704
  CFG3 \RDATA_0_a2_10_i[11]  (
	.A(APB3_0_PADDR_i[9]),
	.B(N_1055_i),
	.C(N_1197),
	.Y(N_738)
);
defparam \RDATA_0_a2_10_i[11] .INIT=8'hBF;
// @11:2389
  CFG3 H0_TO_H1_WR_EN12 (
	.A(H0_TO_H1_WR_EN12_i_2_0),
	.B(N_3347),
	.C(H0_TO_H1_WR_EN12_1_Z),
	.Y(H0_TO_H1_WR_EN12_1z)
);
defparam H0_TO_H1_WR_EN12.INIT=8'h80;
// @11:2394
  CFG4 H0_TO_H1_WR_EN13 (
	.A(H0_TO_H1_WR_EN13_0),
	.B(H0_TO_H1_WR_EN12_i_2_0),
	.C(APB3_0_PADDR_i[16]),
	.D(RDATA_sn_N_102),
	.Y(H0_TO_H1_WR_EN13_1z)
);
defparam H0_TO_H1_WR_EN13.INIT=16'h0800;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_2[10]  (
	.A(N_604_i),
	.B(RDATA_CH_B_3_sqmuxa_8),
	.C(N_485),
	.D(RDATA_CH_B_1_sqmuxa),
	.Y(N_1862)
);
defparam \RDATA_0_0_0_a2_2[10] .INIT=16'h0040;
// @11:2369
  CFG3 H0_TO_H1_WR_EN8 (
	.A(H0_TO_H1_WR_EN8_0),
	.B(H0_TO_H1_WR_EN7_i_2_0),
	.C(N_3347),
	.Y(H0_TO_H1_WR_EN8_1z)
);
defparam H0_TO_H1_WR_EN8.INIT=8'h80;
// @11:2704
  CFG4 \RDATA_0_a2[4]  (
	.A(RDATA_CH_B_1_sqmuxa),
	.B(N_214),
	.C(N_604_i),
	.D(N_485),
	.Y(N_2407)
);
defparam \RDATA_0_a2[4] .INIT=16'hC800;
// @11:2704
  CFG3 \RDATA_0_a2_30_0_a2_s_0[10]  (
	.A(RDATA_0_a2_34_0_a3_0_Z[4]),
	.B(RDATA_CH_A_1_sqmuxa_6),
	.C(N_514_i),
	.Y(RDATA_0_a2_30_0_a2_out_0)
);
defparam \RDATA_0_a2_30_0_a2_s_0[10] .INIT=8'h02;
// @11:2704
  CFG4 \RDATA_i_0_i_a3_0_9_tz[2]  (
	.A(RDATA_CH_A_3_sqmuxa_6),
	.B(RDATA_i_0_i_a2_2_1_0_Z[2]),
	.C(N_2115),
	.D(RDATA_CH_A_1_sqmuxa_3),
	.Y(RDATA_i_0_i_a3_0_9_tz_Z[2])
);
defparam \RDATA_i_0_i_a3_0_9_tz[2] .INIT=16'h23AF;
// @11:2704
  CFG3 \RDATA_0_a2_1_0_a2[23]  (
	.A(H0_TO_H1_WR_EN29_1z),
	.B(N_925),
	.C(H0_TO_H1_WR_EN22_1z),
	.Y(N_469)
);
defparam \RDATA_0_a2_1_0_a2[23] .INIT=8'h01;
// @11:2704
  CFG3 \RDATA_0_a2_4_0_a3_0_a2_0[31]  (
	.A(H0_TO_H1_WR_EN29_1z),
	.B(N_925),
	.C(H0_TO_H1_WR_EN22_1z),
	.Y(N_3357)
);
defparam \RDATA_0_a2_4_0_a3_0_a2_0[31] .INIT=8'h10;
// @11:2704
  CFG4 \RDATA_10_i_m2_i_m3_i_m2[9]  (
	.A(RDATA_CH_B_1_sqmuxa),
	.B(N_683),
	.C(H0_TO_H1_WR_EN28_1z),
	.D(N_2286),
	.Y(N_1182)
);
defparam \RDATA_10_i_m2_i_m3_i_m2[9] .INIT=16'h5303;
// @11:2704
  CFG4 \RDATA_0_a2_11[11]  (
	.A(N_372),
	.B(N_946),
	.C(N_520_i),
	.D(N_343),
	.Y(N_489)
);
defparam \RDATA_0_a2_11[11] .INIT=16'hCC80;
// @11:2704
  CFG4 \RDATA_0_a2_20_0_a3[8]  (
	.A(N_1747),
	.B(N_2700),
	.C(N_925),
	.D(N_885),
	.Y(N_2736)
);
defparam \RDATA_0_a2_20_0_a3[8] .INIT=16'hA0C0;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_17[2]  (
	.A(RDATA_CH_A_1_sqmuxa_7),
	.B(N_1891),
	.C(a_mp_ie_7),
	.D(APB3_0_PADDR_i[15]),
	.Y(N_920)
);
defparam \RDATA_i_0_i_o2_17[2] .INIT=16'hCCCE;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_16[2]  (
	.A(RDATA_CH_A_1_sqmuxa_6),
	.B(N_1878),
	.C(a_mp_ie_8),
	.D(APB3_0_PADDR_i[9]),
	.Y(N_916)
);
defparam \RDATA_i_0_i_o2_16[2] .INIT=16'hCECC;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_15[2]  (
	.A(RDATA_CH_B_1_sqmuxa_6),
	.B(N_1872),
	.C(b_mp_ie_4),
	.D(APB3_0_PADDR_i[15]),
	.Y(N_910)
);
defparam \RDATA_i_0_i_o2_15[2] .INIT=16'hCECC;
// @11:2704
  CFG4 \RDATA_0_o3_0_0_a2_2[31]  (
	.A(N_1963_1),
	.B(APB3_0_PADDR_i[9]),
	.C(N_1169),
	.D(N_2771),
	.Y(N_1963)
);
defparam \RDATA_0_o3_0_0_a2_2[31] .INIT=16'hA820;
// @11:2704
  CFG4 \RDATA_0_a2_7_1[11]  (
	.A(H4_IRQ_MODULE_RDATA[11]),
	.B(H3_IRQ_MODULE_RDATA[11]),
	.C(H0_TO_H1_WR_EN40_1z),
	.D(N_3258),
	.Y(N_317_1)
);
defparam \RDATA_0_a2_7_1[11] .INIT=16'hCA00;
// @11:2704
  CFG2 \RDATA_0_a2_30_0_a3[4]  (
	.A(RDATA_CH_B_1_sqmuxa_1),
	.B(N_335_2),
	.Y(N_2689)
);
defparam \RDATA_0_a2_30_0_a3[4] .INIT=4'h8;
// @11:2704
  CFG3 \RDATA_0_m2[9]  (
	.A(APB3_0_PADDR_i[9]),
	.B(N_1169),
	.C(N_2237),
	.Y(N_2267)
);
defparam \RDATA_0_m2[9] .INIT=8'hE4;
// @11:2704
  CFG4 \RDATA_0_m2[4]  (
	.A(N_2635),
	.B(N_2237),
	.C(APB3_0_PADDR_i[9]),
	.D(N_2636),
	.Y(N_2249)
);
defparam \RDATA_0_m2[4] .INIT=16'hCFCA;
// @11:2704
  CFG4 \RDATA_26_i_m2[27]  (
	.A(N_1123),
	.B(COMMON_MB_RAM_DOUT[27]),
	.C(N_946),
	.D(N_981),
	.Y(N_2779)
);
defparam \RDATA_26_i_m2[27] .INIT=16'hC808;
// @11:2704
  CFG4 \RDATA_0_m2_1[13]  (
	.A(N_50_i),
	.B(H0_TO_H1_WR_EN27_1z),
	.C(N_479),
	.D(N_367),
	.Y(N_201)
);
defparam \RDATA_0_m2_1[13] .INIT=16'hBBB8;
// @11:2704
  CFG4 \RDATA_0_o3_0_0_a2_3[31]  (
	.A(APB3_0_PADDR_i[15]),
	.B(N_946),
	.C(N_981),
	.D(N_1123),
	.Y(N_1964)
);
defparam \RDATA_0_o3_0_0_a2_3[31] .INIT=16'h5140;
// @11:2704
  CFG4 \RDATA_0_0[4]  (
	.A(RDATA_CH_B_1_sqmuxa_2),
	.B(N_528_i),
	.C(N_2407),
	.D(RDATA_0_a2_0_0[4]),
	.Y(RDATA_0_0_Z[4])
);
defparam \RDATA_0_0[4] .INIT=16'hFEF0;
// @11:2704
  CFG4 \RDATA_i_0_i_a3_3[2]  (
	.A(RDATA_i_0_i_a3_0_0_Z[2]),
	.B(RDATA_i_0_i_a3_0[2]),
	.C(N_1952),
	.D(N_3347),
	.Y(RDATA_i_0_i_a3_3_Z[2])
);
defparam \RDATA_i_0_i_a3_3[2] .INIT=16'h8000;
// @11:2704
  CFG4 \RDATA_0_0[20]  (
	.A(N_885),
	.B(N_491),
	.C(COMMON_MB_RAM_DOUT[20]),
	.D(N_2305),
	.Y(RDATA_0_0_Z[20])
);
defparam \RDATA_0_0[20] .INIT=16'hEAC0;
// @11:2704
  CFG4 \RDATA_0_0[6]  (
	.A(N_885),
	.B(N_2263),
	.C(COMMON_MB_RAM_DOUT[6]),
	.D(RDATA_0_a2_4_2_Z[6]),
	.Y(RDATA_0_0_Z[6])
);
defparam \RDATA_0_0[6] .INIT=16'hD580;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_7_8_3_0[10]  (
	.A(H0_TO_H1_WR_EN22_1z),
	.B(H0_TO_H1_WR_EN29_1z),
	.C(N_179),
	.D(N_1791),
	.Y(RDATA_0_0_0_o2_7_8_3_0_Z[10])
);
defparam \RDATA_0_0_0_o2_7_8_3_0[10] .INIT=16'hFF10;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_9_1[10]  (
	.A(N_3345_1),
	.B(N_1954),
	.C(RDATA_CH_B_3_sqmuxa_5),
	.D(N_2105),
	.Y(RDATA_0_0_0_a2_9_1_Z[10])
);
defparam \RDATA_0_0_0_a2_9_1[10] .INIT=16'h8000;
// @11:2704
  CFG4 \RDATA_29_0_1[9]  (
	.A(N_925),
	.B(N_2124),
	.C(COMMON_MB_RAM_DOUT[9]),
	.D(RDATA_29_0_0_Z[9]),
	.Y(RDATA_29_0_1_Z[9])
);
defparam \RDATA_29_0_1[9] .INIT=16'hFF40;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_19[10]  (
	.A(RDATA_0_0_0_a2_19_1_Z[10]),
	.B(H0_TO_H1_WR_EN17_i_2),
	.C(RDATA_CH_A_3_sqmuxa_8),
	.D(RDATA_CH_A_1_sqmuxa_8),
	.Y(N_1825)
);
defparam \RDATA_0_0_0_a2_19[10] .INIT=16'h0080;
// @11:2464
  CFG4 H0_TO_H1_WR_EN27 (
	.A(H0_TO_H1_WR_EN27_i_2_0),
	.B(H0_TO_H1_WR_EN27_0),
	.C(APB3_0_PADDR_i[13]),
	.D(RDATA_sn_N_102),
	.Y(H0_TO_H1_WR_EN27_1z)
);
defparam H0_TO_H1_WR_EN27.INIT=16'h0800;
// @11:2469
  CFG4 H0_TO_H1_WR_EN28 (
	.A(H0_TO_H1_WR_EN27_i_2_0),
	.B(H0_TO_H1_WR_EN28_0),
	.C(APB3_0_PADDR_i[13]),
	.D(RDATA_sn_N_102),
	.Y(H0_TO_H1_WR_EN28_1z)
);
defparam H0_TO_H1_WR_EN28.INIT=16'h0800;
// @11:2509
  CFG3 H0_TO_H1_WR_EN36 (
	.A(H0_TO_H1_WR_EN36_1_Z),
	.B(H0_TO_H1_WR_EN6_i_2_0),
	.C(N_3347),
	.Y(H0_TO_H1_WR_EN36_1z)
);
defparam H0_TO_H1_WR_EN36.INIT=8'h7F;
// @11:2514
  CFG4 H0_TO_H1_WR_EN37 (
	.A(N_3347),
	.B(H0_TO_H1_WR_EN17_i_2),
	.C(H0_TO_H1_WR_EN11_i_2),
	.D(H0_TO_H1_WR_EN6_i_2_0),
	.Y(H0_TO_H1_WR_EN37_1z)
);
defparam H0_TO_H1_WR_EN37.INIT=16'h7FFF;
// @11:2519
  CFG3 H0_TO_H1_WR_EN38 (
	.A(H0_TO_H1_WR_EN38_0),
	.B(H0_TO_H1_WR_EN6_i_2_0),
	.C(N_3347),
	.Y(H0_TO_H1_WR_EN38_1z)
);
defparam H0_TO_H1_WR_EN38.INIT=8'h7F;
// @11:2359
  CFG3 H0_TO_H1_WR_EN6 (
	.A(H0_TO_H1_WR_EN6_i_2_0),
	.B(N_3347),
	.C(H0_TO_H1_WR_EN6_0),
	.Y(H0_TO_H1_WR_EN6_1z)
);
defparam H0_TO_H1_WR_EN6.INIT=8'h80;
// @11:2374
  CFG3 H0_TO_H1_WR_EN9 (
	.A(H0_TO_H1_WR_EN9_0),
	.B(H0_TO_H1_WR_EN6_i_2_0),
	.C(N_3347),
	.Y(H0_TO_H1_WR_EN9_1z)
);
defparam H0_TO_H1_WR_EN9.INIT=8'h80;
// @11:2384
  CFG4 H0_TO_H1_WR_EN11 (
	.A(H0_TO_H1_WR_EN6_i_2_0),
	.B(N_3347),
	.C(N_1963_1),
	.D(H0_TO_H1_WR_EN11_i_2),
	.Y(H0_TO_H1_WR_EN11_1z)
);
defparam H0_TO_H1_WR_EN11.INIT=16'h8000;
// @11:2424
  CFG3 H0_TO_H1_WR_EN19 (
	.A(N_3347),
	.B(H0_TO_H1_WR_EN19_0),
	.C(H0_TO_H1_WR_EN6_i_2_0),
	.Y(H0_TO_H1_WR_EN19_1z)
);
defparam H0_TO_H1_WR_EN19.INIT=8'h80;
// @11:2439
  CFG4 H0_TO_H1_WR_EN22 (
	.A(H0_TO_H1_WR_EN22_i_2_0),
	.B(H0_TO_H1_WR_EN22_1_Z),
	.C(APB3_0_PADDR_i[13]),
	.D(RDATA_sn_N_102),
	.Y(H0_TO_H1_WR_EN22_1z)
);
defparam H0_TO_H1_WR_EN22.INIT=16'h0800;
// @11:2444
  CFG4 H0_TO_H1_WR_EN23 (
	.A(H0_TO_H1_WR_EN23_0),
	.B(H0_TO_H1_WR_EN22_i_2_0),
	.C(APB3_0_PADDR_i[13]),
	.D(RDATA_sn_N_102),
	.Y(H0_TO_H1_WR_EN23_1z)
);
defparam H0_TO_H1_WR_EN23.INIT=16'h0800;
// @11:2704
  CFG3 \RDATA_0_a2_32_0_a2_0_a3[4]  (
	.A(RDATA_CH_B_1_sqmuxa_3),
	.B(N_2645),
	.C(H0_TO_H1_WR_EN24_1z),
	.Y(N_2691)
);
defparam \RDATA_0_a2_32_0_a2_0_a3[4] .INIT=8'h08;
// @11:2704
  CFG4 \RDATA_0_a2_8[0]  (
	.A(COMMON_MB_RAM_DOUT[0]),
	.B(N_608_i),
	.C(RDATA_CH_B_1_sqmuxa_1),
	.D(N_335_2),
	.Y(N_2473)
);
defparam \RDATA_0_a2_8[0] .INIT=16'h0800;
// @11:2704
  CFG4 \RDATA_29_0_a2_4[9]  (
	.A(N_608_i),
	.B(RDATA_CH_B_2_sqmuxa_1),
	.C(N_335_2),
	.D(RDATA_CH_B_1_sqmuxa_1),
	.Y(N_335)
);
defparam \RDATA_29_0_a2_4[9] .INIT=16'h0040;
// @11:2399
  CFG4 H0_TO_H1_WR_EN14 (
	.A(H0_TO_H1_WR_EN6_i_2_0),
	.B(H0_TO_H1_WR_EN14_0),
	.C(N_3347),
	.D(N_3345_1),
	.Y(H0_TO_H1_WR_EN14_1z)
);
defparam H0_TO_H1_WR_EN14.INIT=16'h8000;
// @11:2409
  CFG3 H0_TO_H1_WR_EN16 (
	.A(H0_TO_H1_WR_EN16_0),
	.B(H0_TO_H1_WR_EN6_i_2_0),
	.C(N_3347),
	.Y(H0_TO_H1_WR_EN16_1z)
);
defparam H0_TO_H1_WR_EN16.INIT=8'h80;
// @11:2704
  CFG3 \RDATA_0_a2_31_0_a2_0_a3[4]  (
	.A(RDATA_CH_A_1_sqmuxa_3),
	.B(N_2645),
	.C(H0_TO_H1_WR_EN24_1z),
	.Y(N_2690)
);
defparam \RDATA_0_a2_31_0_a2_0_a3[4] .INIT=8'h80;
// @11:2704
  CFG4 \RDATA_0_a2_2[6]  (
	.A(N_178),
	.B(COMMON_MB_RAM_DOUT[6]),
	.C(N_469),
	.D(N_1005),
	.Y(N_324)
);
defparam \RDATA_0_a2_2[6] .INIT=16'h8000;
// @11:2704
  CFG3 \RDATA_29_0_4_a3_0[9]  (
	.A(N_1182),
	.B(N_3196),
	.C(N_885),
	.Y(N_1721)
);
defparam \RDATA_29_0_4_a3_0[9] .INIT=8'h08;
// @11:2704
  CFG3 \RDATA_0_a2_8[8]  (
	.A(N_3357),
	.B(RDATA_CH_B_sn_N_2),
	.C(RDATA_CH_B_2_sqmuxa_0),
	.Y(N_2400)
);
defparam \RDATA_0_a2_8[8] .INIT=8'h80;
// @11:2704
  CFG2 \RDATA_0_0_tz[8]  (
	.A(N_491),
	.B(N_2736),
	.Y(RDATA_0_0_tz_Z[8])
);
defparam \RDATA_0_0_tz[8] .INIT=4'hE;
// @11:2704
  CFG2 \RDATA_0_a2_33_0_a3[4]  (
	.A(RDATA_CH_B_1_sqmuxa_0),
	.B(N_3357),
	.Y(N_2694)
);
defparam \RDATA_0_a2_33_0_a3[4] .INIT=4'h8;
// @11:2704
  CFG4 \RDATA_0_o2_0_0_0_a3[4]  (
	.A(RDATA_0_o2_0_0_0_a2_0_Z[4]),
	.B(RDATA_CH_B_1_sqmuxa_0),
	.C(N_468),
	.D(N_2124),
	.Y(N_1912)
);
defparam \RDATA_0_o2_0_0_0_a3[4] .INIT=16'hF020;
// @11:2704
  CFG4 \RDATA_i_0_i_a2_46[2]  (
	.A(H0_TO_H1_WR_EN22_1z),
	.B(H0_TO_H1_WR_EN29_1z),
	.C(N_179),
	.D(N_3216),
	.Y(N_1788)
);
defparam \RDATA_i_0_i_a2_46[2] .INIT=16'h3010;
// @11:2704
  CFG2 \RDATA_0_a2_18[8]  (
	.A(N_2645),
	.B(N_1005),
	.Y(N_1907)
);
defparam \RDATA_0_a2_18[8] .INIT=4'h8;
// @11:2704
  CFG4 \RDATA_0_o2[13]  (
	.A(N_356),
	.B(N_489),
	.C(N_355),
	.D(N_946),
	.Y(N_2769)
);
defparam \RDATA_0_o2[13] .INIT=16'hCCFE;
// @11:2704
  CFG4 \RDATA_0_a2_0[14]  (
	.A(N_2794),
	.B(N_1547),
	.C(N_2790),
	.D(N_468),
	.Y(N_296)
);
defparam \RDATA_0_a2_0[14] .INIT=16'hE200;
// @11:2704
  CFG4 \RDATA_0_o2[27]  (
	.A(N_946),
	.B(APB3_0_PADDR_i[8]),
	.C(N_738),
	.D(N_2766),
	.Y(N_2770)
);
defparam \RDATA_0_o2[27] .INIT=16'h1F0F;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_12[2]  (
	.A(RDATA_m2_e_4_0),
	.B(RDATA_i_0_i_a2_28_0[2]),
	.C(N_938),
	.D(N_934),
	.Y(N_939)
);
defparam \RDATA_i_0_i_o2_12[2] .INIT=16'hEAC0;
// @11:2704
  CFG4 \RDATA_0_o2_4_0[6]  (
	.A(RDATA_0_o2_4_0_a3_0[6]),
	.B(H0_TO_H1_WR_EN6_i_2_0),
	.C(RDATA_sn_N_61_4),
	.D(RDATA_0_o2_4_0_a3_0_2_Z[6]),
	.Y(N_208)
);
defparam \RDATA_0_o2_4_0[6] .INIT=16'hF888;
// @11:2704
  CFG3 \RDATA_0_a2_3_0_a2[14]  (
	.A(N_3258),
	.B(H0_TO_H1_WR_EN40_1z),
	.C(N_340),
	.Y(N_2819)
);
defparam \RDATA_0_a2_3_0_a2[14] .INIT=8'h80;
// @11:2704
  CFG4 \RDATA_0_a2_5[11]  (
	.A(N_2795),
	.B(N_1547),
	.C(N_2791),
	.D(N_468),
	.Y(N_313)
);
defparam \RDATA_0_a2_5[11] .INIT=16'hE200;
// @11:2704
  CFG4 \RDATA_i_0_i_a2_0_0[2]  (
	.A(APB3_0_PADDR_i[10]),
	.B(APB3_0_PADDR_i[14]),
	.C(N_3255),
	.D(N_3256),
	.Y(RDATA_i_0_i_a2_0_0_Z[2])
);
defparam \RDATA_i_0_i_a2_0_0[2] .INIT=16'h5140;
// @11:2704
  CFG4 \RDATA_29_0_4_0_a3[9]  (
	.A(N_925),
	.B(N_1289),
	.C(COMMON_MB_RAM_DOUT[9]),
	.D(H0_TO_H1_WR_EN29_1z),
	.Y(N_1720)
);
defparam \RDATA_29_0_4_0_a3[9] .INIT=16'h0040;
// @11:2704
  CFG4 \RDATA_28_i_m3[3]  (
	.A(N_1237),
	.B(RDATA_sn_N_23),
	.C(N_2862_1),
	.D(N_2862_2),
	.Y(N_2299)
);
defparam \RDATA_28_i_m3[3] .INIT=16'hBBB8;
// @11:2704
  CFG3 \RDATA_23_i_o3[27]  (
	.A(N_1289),
	.B(H0_TO_H1_WR_EN29_1z),
	.C(N_1245),
	.Y(N_1140)
);
defparam \RDATA_23_i_o3[27] .INIT=8'h2F;
// @11:2704
  CFG4 \RDATA_28_i_m3[9]  (
	.A(N_2847_1),
	.B(N_2847_2),
	.C(N_3403),
	.D(RDATA_sn_N_23),
	.Y(N_2294)
);
defparam \RDATA_28_i_m3[9] .INIT=16'hF0EE;
// @11:2704
  CFG4 \RDATA_0_a2_4[0]  (
	.A(H0_TO_H1_WR_EN27_1z),
	.B(N_885),
	.C(H4_TO_H1_RDATA_0),
	.D(H4_TO_H0_RDATA_0),
	.Y(N_2469)
);
defparam \RDATA_0_a2_4[0] .INIT=16'hC480;
// @11:2704
  CFG4 \RDATA_0_1[0]  (
	.A(N_2473),
	.B(N_2705),
	.C(a_mp_1),
	.D(N_1499),
	.Y(RDATA_0_1_Z[0])
);
defparam \RDATA_0_1[0] .INIT=16'hFFEA;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_5_0[10]  (
	.A(RDATA_CH_B_3_sqmuxa_7),
	.B(RDATA_0_0_0_a2_20_2_Z[10]),
	.C(N_1825),
	.D(RDATA_CH_B_1_sqmuxa_8),
	.Y(RDATA_0_0_0_o2_5_0_Z[10])
);
defparam \RDATA_0_0_0_o2_5_0[10] .INIT=16'hF0F8;
// @11:2704
  CFG4 \RDATA_0_1[20]  (
	.A(N_3357),
	.B(RDATA_0_0_Z[20]),
	.C(N_510_i),
	.D(COMMON_MB_RAM_DOUT[20]),
	.Y(RDATA_0_1_Z[20])
);
defparam \RDATA_0_1[20] .INIT=16'hECCC;
// @11:2704
  CFG3 \RDATA_0_o3_0_i_o2_1[30]  (
	.A(N_2736),
	.B(N_491),
	.C(N_1246),
	.Y(RDATA_0_o3_0_i_o2_1_Z[30])
);
defparam \RDATA_0_o3_0_i_o2_1[30] .INIT=8'hEF;
// @11:2704
  CFG4 \RDATA_0_0[31]  (
	.A(N_1335),
	.B(N_3357),
	.C(N_510_i),
	.D(COMMON_MB_RAM_DOUT[31]),
	.Y(RDATA_0_0_Z[31])
);
defparam \RDATA_0_0[31] .INIT=16'hEAAA;
  CFG4 \RDATA_i_0_i_o2_1_RNO_0[2]  (
	.A(APB3_0_PADDR_i[9]),
	.B(APB3_0_PADDR_i[14]),
	.C(N_910),
	.D(N_920),
	.Y(RDATA_i_0_i_o2_1_179_tz_tz_0)
);
defparam \RDATA_i_0_i_o2_1_RNO_0[2] .INIT=16'h4440;
  CFG4 \RDATA_0_2_RNO[6]  (
	.A(H4_IRQ_MODULE_RDATA[6]),
	.B(H3_IRQ_MODULE_RDATA[6]),
	.C(H0_TO_H1_WR_EN40_1z),
	.D(H0_TO_H1_WR_EN39_1z),
	.Y(RDATA_0_198_0)
);
defparam \RDATA_0_2_RNO[6] .INIT=16'h0ACA;
// @11:2704
  CFG2 \RDATA_0_0_0_a2_9[10]  (
	.A(RDATA_0_0_0_a2_9_1_Z[10]),
	.B(N_2819),
	.Y(N_1815)
);
defparam \RDATA_0_0_0_a2_9[10] .INIT=4'h8;
// @11:2704
  CFG3 RDATA_m2_0_a2 (
	.A(N_340),
	.B(APB3_0_PADDR_i[14]),
	.C(H0_TO_H1_WR_EN40_1z),
	.Y(RDATA_N_5_mux)
);
defparam RDATA_m2_0_a2.INIT=8'h80;
// @11:2704
  CFG4 \RDATA_0_7[1]  (
	.A(N_2645),
	.B(RDATA_CH_A_2_sqmuxa_3),
	.C(RDATA_0_a2_26_0_Z[1]),
	.D(N_2115),
	.Y(RDATA_0_7_Z[1])
);
defparam \RDATA_0_7[1] .INIT=16'hA8A0;
// @11:2454
  CFG4 H0_TO_H1_WR_EN39_RNIV97S1 (
	.A(N_1397),
	.B(N_192),
	.C(N_340),
	.D(H0_TO_H1_WR_EN39_1z),
	.Y(RDATA_sn_m74_i_0_0)
);
defparam H0_TO_H1_WR_EN39_RNIV97S1.INIT=16'h40FF;
// @11:2704
  CFG3 \RDATA_0_o2_1[14]  (
	.A(N_2770),
	.B(N_2771),
	.C(N_1952),
	.Y(N_197)
);
defparam \RDATA_0_o2_1[14] .INIT=8'hEA;
// @11:2704
  CFG3 H0_TO_H1_WR_EN14_1_RNI4AK9 (
	.A(N_2819),
	.B(N_3345_1),
	.C(N_1954),
	.Y(N_2140)
);
defparam H0_TO_H1_WR_EN14_1_RNI4AK9.INIT=8'h80;
// @11:2704
  CFG2 \RDATA_0_a2_21[0]  (
	.A(N_2690),
	.B(b_mp_1),
	.Y(N_2479)
);
defparam \RDATA_0_a2_21[0] .INIT=4'h8;
// @11:2704
  CFG3 \RDATA_i_0_i_a2_13[2]  (
	.A(APB3_0_PADDR_i[10]),
	.B(H0_TO_H1_WR_EN17_i_2),
	.C(RDATA_sn_N_19),
	.Y(N_2077)
);
defparam \RDATA_i_0_i_a2_13[2] .INIT=8'h08;
// @11:2704
  CFG4 \RDATA_0_0[11]  (
	.A(N_201),
	.B(N_485),
	.C(N_604_i),
	.D(COMMON_MB_RAM_DOUT[11]),
	.Y(RDATA_0_0_Z[11])
);
defparam \RDATA_0_0[11] .INIT=16'hEA00;
// @11:2704
  CFG4 \RDATA_0_1[14]  (
	.A(RDATA_0_a2_1_0_Z[14]),
	.B(N_296),
	.C(N_2793),
	.D(N_885),
	.Y(RDATA_0_1_Z[14])
);
defparam \RDATA_0_1[14] .INIT=16'hFCEE;
// @11:2704
  CFG4 \RDATA_0_0_0_a3_0_0[7]  (
	.A(N_3411),
	.B(N_1222),
	.C(N_3258),
	.D(RDATA_sn_N_23),
	.Y(RDATA_0_0_0_a3_0_0_Z[7])
);
defparam \RDATA_0_0_0_a3_0_0[7] .INIT=16'hA0C0;
// @11:2704
  CFG4 \RDATA_i_0_i_a2_44[2]  (
	.A(N_3407),
	.B(N_2863),
	.C(N_3258),
	.D(RDATA_sn_N_23),
	.Y(N_1802)
);
defparam \RDATA_i_0_i_a2_44[2] .INIT=16'h5030;
// @11:2704
  CFG4 \RDATA_9_i_m3[2]  (
	.A(H4_TO_H1_RDATA_2_0),
	.B(H4_TO_H1_RDATA_1_0),
	.C(H0_TO_H1_WR_EN27_1z),
	.D(H4_TO_H0_RDATA_2),
	.Y(N_2306)
);
defparam \RDATA_9_i_m3[2] .INIT=16'hEFE0;
// @11:2704
  CFG4 \RDATA_10_i_m3[2]  (
	.A(H0_TO_H1_WR_EN28_1z),
	.B(H4_TO_H2_RDATA_1_0),
	.C(H4_TO_H2_RDATA_2_0),
	.D(H3_TO_H2_RDATA_0),
	.Y(N_1227)
);
defparam \RDATA_10_i_m3[2] .INIT=16'hFDA8;
// @11:2704
  CFG4 \RDATA_0_6[5]  (
	.A(a_ack_ie_1),
	.B(b_ack_ie_4),
	.C(N_2691),
	.D(N_2690),
	.Y(RDATA_0_6_Z[5])
);
defparam \RDATA_0_6[5] .INIT=16'hEAC0;
// @11:2704
  CFG4 \RDATA_0_7_0[1]  (
	.A(a_mp_2),
	.B(b_mp_2),
	.C(N_2694),
	.D(N_2690),
	.Y(RDATA_0_7_0_Z[1])
);
defparam \RDATA_0_7_0[1] .INIT=16'hEAC0;
// @11:2704
  CFG4 \RDATA_0_5[4]  (
	.A(a_mp_ack_1),
	.B(b_mp_ack_1),
	.C(N_2694),
	.D(N_2690),
	.Y(RDATA_0_5_Z[4])
);
defparam \RDATA_0_5[4] .INIT=16'hEAC0;
// @11:2704
  CFG4 \RDATA_0_6[3]  (
	.A(b_mp_ack_2),
	.B(a_mp_ack_2),
	.C(N_2690),
	.D(N_2691),
	.Y(RDATA_0_6_Z[3])
);
defparam \RDATA_0_6[3] .INIT=16'hECA0;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_5_1[10]  (
	.A(RDATA_0_a2_33_0_a2_0_Z[10]),
	.B(RDATA_0_0_0_a2_18_0_Z[10]),
	.C(RDATA_CH_A_1_sqmuxa_0),
	.D(RDATA_0_0_0_o2_5_0_Z[10]),
	.Y(RDATA_0_0_0_o2_5_1_Z[10])
);
defparam \RDATA_0_0_0_o2_5_1[10] .INIT=16'hFF08;
// @11:2704
  CFG4 RDATA_m2_e_2_3 (
	.A(H0_TO_H1_WR_EN40_1z),
	.B(RDATA_m2_e_2_0_Z),
	.C(N_925),
	.D(N_340),
	.Y(RDATA_m2_e_2_3_Z)
);
defparam RDATA_m2_e_2_3.INIT=16'h0800;
// @11:2704
  CFG3 \RDATA_0_a2_24[0]  (
	.A(N_2140),
	.B(RDATA_CH_B_2_sqmuxa_6),
	.C(N_2105),
	.Y(N_1500)
);
defparam \RDATA_0_a2_24[0] .INIT=8'h80;
// @11:2704
  CFG3 \RDATA_0_0_0_a2_11[10]  (
	.A(RDATA_0_a2_30_0_a2_out_0),
	.B(RDATA_CH_A_3_sqmuxa),
	.C(N_374),
	.Y(N_1818)
);
defparam \RDATA_0_0_0_a2_11[10] .INIT=8'h80;
// @11:2704
  CFG3 \RDATA_0_a2_34_0_a3[4]  (
	.A(RDATA_CH_A_1_sqmuxa_6),
	.B(N_374),
	.C(RDATA_0_a2_34_0_a3_0_Z[4]),
	.Y(N_2695)
);
defparam \RDATA_0_a2_34_0_a3[4] .INIT=8'h80;
// @11:2704
  CFG3 \RDATA_0_a2_4[9]  (
	.A(RDATA_0_a2_30_0_a2_out_0),
	.B(RDATA_CH_A_2_sqmuxa_5),
	.C(N_374),
	.Y(N_2386)
);
defparam \RDATA_0_a2_4[9] .INIT=8'h80;
// @11:2704
  CFG3 \RDATA_0_a2[11]  (
	.A(N_2775),
	.B(N_374),
	.C(N_946),
	.Y(N_306)
);
defparam \RDATA_0_a2[11] .INIT=8'h08;
// @11:2704
  CFG4 \RDATA_0_a2[6]  (
	.A(H0_TO_H1_WR_EN40_1z),
	.B(RDATA_0_a2_3[6]),
	.C(N_3258),
	.D(N_208),
	.Y(N_2526)
);
defparam \RDATA_0_a2[6] .INIT=16'h8000;
// @11:2704
  CFG4 RDATA_m2_e_0_0 (
	.A(N_3196),
	.B(RDATA_N_5_mux),
	.C(H0_TO_H1_WR_EN26_1z),
	.D(H0_TO_H1_WR_EN27_1z),
	.Y(RDATA_m2_e_0_0_Z)
);
defparam RDATA_m2_e_0_0.INIT=16'h0004;
// @11:2704
  CFG2 H0_TO_H1_WR_EN14_1_RNIMNBA (
	.A(N_2140),
	.B(RDATA_CH_B_1_sqmuxa_4),
	.Y(N_436_i)
);
defparam H0_TO_H1_WR_EN14_1_RNIMNBA.INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_0_0_o2_0_0[10]  (
	.A(N_1793),
	.B(N_1791),
	.Y(RDATA_0_0_0_o2_0_0_Z[10])
);
defparam \RDATA_0_0_0_o2_0_0[10] .INIT=4'hE;
// @11:2704
  CFG2 \RDATA_0_0_0_o2_7_8_3_1[10]  (
	.A(RDATA_0_0_0_o2_7_8_3_0_Z[10]),
	.B(N_1793),
	.Y(RDATA_0_0_0_o2_7_8_3_1_Z[10])
);
defparam \RDATA_0_0_0_o2_7_8_3_1[10] .INIT=4'hE;
// @11:2704
  CFG4 \RDATA_29_0[9]  (
	.A(N_1720),
	.B(N_335),
	.C(RDATA_29_0_1_Z[9]),
	.D(N_1721),
	.Y(N_807)
);
defparam \RDATA_29_0[9] .INIT=16'hFFFE;
// @11:2704
  CFG4 \RDATA_i_0_i_a3_0_2_0[2]  (
	.A(RDATA_CH_A_3_sqmuxa_2),
	.B(N_2117),
	.C(RDATA_i_0_i_a2_7_0_Z[2]),
	.D(N_2077),
	.Y(RDATA_i_0_i_a3_0_2_0_Z[2])
);
defparam \RDATA_i_0_i_a3_0_2_0[2] .INIT=16'h0BFF;
// @11:2704
  CFG4 \RDATA_0_11[1]  (
	.A(RDATA_0_7_0_Z[1]),
	.B(RDATA_0_7_Z[1]),
	.C(b_mp_3),
	.D(N_2691),
	.Y(RDATA_0_11_Z[1])
);
defparam \RDATA_0_11[1] .INIT=16'hFEEE;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_5_2[10]  (
	.A(N_1821_1),
	.B(N_3237),
	.C(N_2117),
	.D(RDATA_0_0_0_o2_5_1_Z[10]),
	.Y(RDATA_0_0_0_o2_5_2_Z[10])
);
defparam \RDATA_0_0_0_o2_5_2[10] .INIT=16'hFF80;
// @11:2454
  CFG4 RDATA_sn_m74_i_o2_0_o2_0_RNIG4EG2 (
	.A(RDATA_sn_m74_i_0_0),
	.B(N_179),
	.C(H0_TO_H1_WR_EN40_1z),
	.D(N_925),
	.Y(RDATA_sn_N_10)
);
defparam RDATA_sn_m74_i_o2_0_o2_0_RNIG4EG2.INIT=16'hFFEF;
// @11:2704
  CFG4 RDATA_m1_e_6 (
	.A(RDATA_sn_m74_i_0_0),
	.B(N_179),
	.C(RDATA_m1_e_6_1_Z),
	.D(RDATA_m1_e_2_Z),
	.Y(N_2656)
);
defparam RDATA_m1_e_6.INIT=16'h2000;
// @11:2704
  CFG2 RDATA_m2_e_2 (
	.A(N_179),
	.B(RDATA_m2_e_2_3_Z),
	.Y(N_291_2)
);
defparam RDATA_m2_e_2.INIT=4'h4;
// @11:2704
  CFG4 RDATA_m4_e (
	.A(RDATA_sn_m74_i_0_0),
	.B(N_179),
	.C(RDATA_m4_e_0_Z),
	.D(RDATA_m1_e_2_Z),
	.Y(N_1965)
);
defparam RDATA_m4_e.INIT=16'h2000;
  CFG4 \RDATA_i_0_i_o2_1_RNO[2]  (
	.A(N_916),
	.B(RDATA_i_0_i_o2_1_179_tz_tz_0),
	.C(N_3345_1),
	.D(N_921),
	.Y(N_3512_tz_tz)
);
defparam \RDATA_i_0_i_o2_1_RNO[2] .INIT=16'hFCEC;
// @11:2704
  CFG4 \RDATA_0_o2_0[14]  (
	.A(APB3_0_PADDR_i[15]),
	.B(APB3_0_PADDR_i[14]),
	.C(N_2769),
	.D(N_197),
	.Y(N_199)
);
defparam \RDATA_0_o2_0[14] .INIT=16'hEA40;
// @11:2704
  CFG2 \RDATA_0_a2_11[1]  (
	.A(N_436_i),
	.B(b_mp),
	.Y(N_2453)
);
defparam \RDATA_0_a2_11[1] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2_11[5]  (
	.A(N_436_i),
	.B(b_ack_ie_5),
	.Y(N_2539)
);
defparam \RDATA_0_a2_11[5] .INIT=4'h8;
// @11:2704
  CFG4 \RDATA_0_a2_8_0_a2[27]  (
	.A(N_925),
	.B(N_179),
	.C(APB3_0_PADDR_i[15]),
	.D(RDATA_N_5_mux),
	.Y(N_473)
);
defparam \RDATA_0_a2_8_0_a2[27] .INIT=16'h0100;
// @11:2704
  CFG3 \RDATA_22_i_m3[2]  (
	.A(N_1227),
	.B(N_885),
	.C(N_2306),
	.Y(N_1218)
);
defparam \RDATA_22_i_m3[2] .INIT=8'hE2;
// @11:2704
  CFG4 \RDATA_i_0_i_a3_0_0_0[2]  (
	.A(RDATA_sn_N_10),
	.B(H0_TO_H1_WR_EN17_i_2),
	.C(RDATA_i_0_i_a2_0_0_Z[2]),
	.D(RDATA_sn_N_19),
	.Y(RDATA_i_0_i_a3_0_0_0_Z[2])
);
defparam \RDATA_i_0_i_a3_0_0_0[2] .INIT=16'hAA2A;
// @11:2704
  CFG4 \RDATA_0_2[6]  (
	.A(RDATA_0_198_0),
	.B(RDATA_0_0_Z[6]),
	.C(N_3258),
	.D(N_324),
	.Y(RDATA_0_2_Z[6])
);
defparam \RDATA_0_2[6] .INIT=16'hFFEC;
// @11:2704
  CFG4 \RDATA_0_a2_13_0_a2[9]  (
	.A(N_946),
	.B(RDATA_N_5_mux),
	.C(N_925),
	.D(RDATA_0_a2_8_0_a2_out),
	.Y(N_2646)
);
defparam \RDATA_0_a2_13_0_a2[9] .INIT=16'h0400;
// @11:2704
  CFG3 \RDATA_0_a2_29_0_a3[4]  (
	.A(RDATA_CH_A_1_sqmuxa_7),
	.B(N_473),
	.C(N_1954),
	.Y(N_2688)
);
defparam \RDATA_0_a2_29_0_a3[4] .INIT=8'h80;
// @11:2704
  CFG4 \RDATA_0_o2_0_0_o2_2_a2_0[4]  (
	.A(RDATA_m2_e_0_0_Z),
	.B(N_520_i),
	.C(RDATA_0_a2_37_0_a2_out),
	.D(RDATA_0_a2_8_0_a2_out),
	.Y(N_1804)
);
defparam \RDATA_0_o2_0_0_o2_2_a2_0[4] .INIT=16'h8000;
// @11:2704
  CFG4 RDATA_m2_e_4 (
	.A(RDATA_m2_e_4_0),
	.B(RDATA_N_5_mux),
	.C(N_925),
	.D(N_179),
	.Y(N_2661)
);
defparam RDATA_m2_e_4.INIT=16'h0008;
// @11:2704
  CFG3 \RDATA_0_a2_4[11]  (
	.A(N_473),
	.B(N_489),
	.C(COMMON_MB_RAM_DOUT[11]),
	.Y(N_312)
);
defparam \RDATA_0_a2_4[11] .INIT=8'h80;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_7[10]  (
	.A(N_520_i),
	.B(RDATA_CH_A_3_sqmuxa_5),
	.C(N_473),
	.D(RDATA_0_a2_37_0_a2_out),
	.Y(N_1812)
);
defparam \RDATA_0_0_0_a2_7[10] .INIT=16'h4000;
// @11:2704
  CFG3 \RDATA_0_a2_3[27]  (
	.A(N_291_2),
	.B(APB3_0_PADDR_i[9]),
	.C(N_2787),
	.Y(N_291)
);
defparam \RDATA_0_a2_3[27] .INIT=8'h80;
// @11:2704
  CFG4 \RDATA_0_a2_23_0_a2[4]  (
	.A(RDATA_sn_m74_i_0_0),
	.B(N_179),
	.C(RDATA_0_a2_23_0_a2_1_Z[4]),
	.D(N_925),
	.Y(N_1986)
);
defparam \RDATA_0_a2_23_0_a2[4] .INIT=16'h0020;
// @11:2704
  CFG2 \RDATA_0_a2_4[3]  (
	.A(N_2300),
	.B(N_291_2),
	.Y(N_2433)
);
defparam \RDATA_0_a2_4[3] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2_24_0_a3[4]  (
	.A(N_2656),
	.B(RDATA_CH_A_1_sqmuxa_8),
	.Y(N_2683)
);
defparam \RDATA_0_a2_24_0_a3[4] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2_14_0_a2[9]  (
	.A(N_1965),
	.B(APB3_0_PADDR_i[14]),
	.Y(N_2653)
);
defparam \RDATA_0_a2_14_0_a2[9] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2_26_0_a2[10]  (
	.A(N_2656),
	.B(RDATA_CH_A_1_sqmuxa_8),
	.Y(N_2702)
);
defparam \RDATA_0_a2_26_0_a2[10] .INIT=4'h2;
// @11:2704
  CFG4 \RDATA_0_a2_37_0_a2[4]  (
	.A(RDATA_i_0_i_a2_28_0[2]),
	.B(RDATA_N_5_mux),
	.C(N_925),
	.D(N_179),
	.Y(N_2147)
);
defparam \RDATA_0_a2_37_0_a2[4] .INIT=16'h0008;
// @11:2704
  CFG4 \RDATA_0_a2_2_0_a3_i_o3[31]  (
	.A(H0_TO_H1_WR_EN40_1z),
	.B(N_2773_i_0),
	.C(RDATA_sn_m74_i_0_0),
	.D(N_3258),
	.Y(N_956)
);
defparam \RDATA_0_a2_2_0_a3_i_o3[31] .INIT=16'h2A00;
// @11:2704
  CFG2 \RDATA_0_0_0_a2_0_0[10]  (
	.A(N_956),
	.B(N_925),
	.Y(RDATA_0_0_0_a2_0_Z[10])
);
defparam \RDATA_0_0_0_a2_0_0[10] .INIT=4'h1;
// @11:2704
  CFG4 \RDATA_0_2[8]  (
	.A(N_2656),
	.B(N_2400),
	.C(RDATA_CH_A_0_sqmuxa_1),
	.D(COMMON_MB_RAM_DOUT[8]),
	.Y(RDATA_0_2_Z[8])
);
defparam \RDATA_0_2[8] .INIT=16'hECCC;
// @11:2704
  CFG4 \RDATA_0_0_0[13]  (
	.A(COMMON_MB_RAM_DOUT[13]),
	.B(N_201),
	.C(N_491),
	.D(N_2808),
	.Y(RDATA_0_0_0_Z[13])
);
defparam \RDATA_0_0_0[13] .INIT=16'hFFA8;
// @11:2704
  CFG4 \RDATA_0_0[27]  (
	.A(N_925),
	.B(COMMON_MB_RAM_DOUT[27]),
	.C(N_291),
	.D(N_2315),
	.Y(RDATA_0_0_Z[27])
);
defparam \RDATA_0_0[27] .INIT=16'hF8F0;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_10[10]  (
	.A(RDATA_0_a2_35_0_a2_0_Z[4]),
	.B(N_179),
	.C(RDATA_m2_e_0_0_Z),
	.D(RDATA_0_0_0_a2_10_0_Z[10]),
	.Y(N_1816)
);
defparam \RDATA_0_0_0_a2_10[10] .INIT=16'h2000;
// @11:2704
  CFG4 \RDATA_0_a2_24[1]  (
	.A(RDATA_0_a2_35_0_a2_0_Z[4]),
	.B(N_179),
	.C(RDATA_m2_e_0_0_Z),
	.D(RDATA_0_a2_24_0_Z[1]),
	.Y(N_2463)
);
defparam \RDATA_0_a2_24[1] .INIT=16'h2000;
// @11:2704
  CFG3 \RDATA_0_a2_22_0_a3_0_a3[4]  (
	.A(N_1986),
	.B(APB3_0_PADDR_i[14]),
	.C(RDATA_CH_A_1_sqmuxa_1),
	.Y(N_2681)
);
defparam \RDATA_0_a2_22_0_a3_0_a3[4] .INIT=8'h20;
// @11:2704
  CFG3 \RDATA_0_a2_23_0_a3[4]  (
	.A(N_1986),
	.B(APB3_0_PADDR_i[14]),
	.C(RDATA_CH_A_1_sqmuxa_0),
	.Y(N_2682)
);
defparam \RDATA_0_a2_23_0_a3[4] .INIT=8'h80;
// @11:2704
  CFG4 \RDATA_0_o3_0_0_a2_0[31]  (
	.A(N_1963),
	.B(N_1964),
	.C(RDATA_sn_N_10),
	.D(RDATA_sn_N_19),
	.Y(N_1984)
);
defparam \RDATA_0_o3_0_0_a2_0[31] .INIT=16'h00E0;
// @11:2704
  CFG4 \RDATA_0_o2_0[6]  (
	.A(N_199),
	.B(N_373),
	.C(N_491),
	.D(N_2819),
	.Y(N_212)
);
defparam \RDATA_0_o2_0[6] .INIT=16'hFEFC;
// @11:2704
  CFG3 \RDATA_0_a2_2_0_a3[0]  (
	.A(RDATA_CH_A_2_sqmuxa_1),
	.B(N_2117),
	.C(N_1986),
	.Y(N_2467)
);
defparam \RDATA_0_a2_2_0_a3[0] .INIT=8'h80;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_5[10]  (
	.A(N_530_i),
	.B(N_889),
	.C(RDATA_CH_A_1_sqmuxa_2),
	.D(N_2661),
	.Y(N_1810)
);
defparam \RDATA_0_0_0_a2_5[10] .INIT=16'h0400;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_8[10]  (
	.A(RDATA_0_0_0_a2_8_1_Z[10]),
	.B(RDATA_0_a2_8_0_a2_out),
	.C(N_1952),
	.D(RDATA_m2_e_0_0_Z),
	.Y(N_1813)
);
defparam \RDATA_0_0_0_a2_8[10] .INIT=16'h8000;
// @11:2704
  CFG4 \RDATA_0_a2_18[1]  (
	.A(RDATA_CH_A_2_sqmuxa_2),
	.B(RDATA_0_a2_33_0_a2_0_Z[10]),
	.C(N_1986),
	.D(RDATA_CH_A_1_sqmuxa_0),
	.Y(N_2458)
);
defparam \RDATA_0_a2_18[1] .INIT=16'h0080;
// @11:2704
  CFG2 \RDATA_0_a2_0[5]  (
	.A(N_2688),
	.B(a_ack_ie_2),
	.Y(N_2528)
);
defparam \RDATA_0_a2_0[5] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2_25_0_a3[4]  (
	.A(N_2653),
	.B(RDATA_CH_B_1_sqmuxa_8),
	.Y(N_2684)
);
defparam \RDATA_0_a2_25_0_a3[4] .INIT=4'h8;
// @11:2704
  CFG4 \RDATA_0_a2_28_0_a3_0_a2[10]  (
	.A(RDATA_m2_e_0_0_Z),
	.B(N_1952),
	.C(RDATA_0_a2_8_0_a2_out),
	.D(RDATA_CH_A_1_sqmuxa_4),
	.Y(N_2706)
);
defparam \RDATA_0_a2_28_0_a3_0_a2[10] .INIT=16'h0080;
// @11:2704
  CFG4 \RDATA_0_a2_27_0_a2_1_a3[4]  (
	.A(RDATA_m2_e_0_0_Z),
	.B(N_1952),
	.C(RDATA_0_a2_8_0_a2_out),
	.D(RDATA_CH_A_1_sqmuxa_4),
	.Y(N_2686)
);
defparam \RDATA_0_a2_27_0_a2_1_a3[4] .INIT=16'h8000;
// @11:2704
  CFG2 \RDATA_0_a2_23_i[10]  (
	.A(N_956),
	.B(N_3258),
	.Y(N_61)
);
defparam \RDATA_0_a2_23_i[10] .INIT=4'hB;
// @11:2704
  CFG2 \RDATA_0_a2_26_0_a3[4]  (
	.A(N_2661),
	.B(RDATA_CH_A_1_sqmuxa_2),
	.Y(N_2685)
);
defparam \RDATA_0_a2_26_0_a3[4] .INIT=4'h8;
// @11:2704
  CFG4 \RDATA_0_a2[9]  (
	.A(RDATA_CH_A_0_sqmuxa_1),
	.B(COMMON_MB_RAM_DOUT[9]),
	.C(RDATA_CH_A_2_sqmuxa_6),
	.D(N_2702),
	.Y(N_2381)
);
defparam \RDATA_0_a2[9] .INIT=16'hD800;
// @11:2704
  CFG4 \RDATA_0_a2_6[9]  (
	.A(N_3258),
	.B(N_2294),
	.C(N_807),
	.D(N_956),
	.Y(N_2388)
);
defparam \RDATA_0_a2_6[9] .INIT=16'h00D8;
// @11:2704
  CFG2 \RDATA_0_a2_43_i_o3[10]  (
	.A(N_956),
	.B(N_885),
	.Y(N_1096)
);
defparam \RDATA_0_a2_43_i_o3[10] .INIT=4'hE;
// @11:2704
  CFG3 \RDATA_0_a2_20[0]  (
	.A(RDATA_CH_A_2_sqmuxa_6),
	.B(N_2702),
	.C(RDATA_CH_A_0_sqmuxa_1),
	.Y(N_1496)
);
defparam \RDATA_0_a2_20[0] .INIT=8'h08;
// @11:2704
  CFG2 \RDATA_0_a2_37_0_a3[4]  (
	.A(N_2147),
	.B(RDATA_CH_A_1_sqmuxa_5),
	.Y(N_2698)
);
defparam \RDATA_0_a2_37_0_a3[4] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2_15_0_a2[8]  (
	.A(N_2646),
	.B(APB3_0_PADDR_i[8]),
	.Y(N_2658)
);
defparam \RDATA_0_a2_15_0_a2[8] .INIT=4'h2;
// @11:2704
  CFG4 \RDATA_0_a2_35_0_a3[4]  (
	.A(N_179),
	.B(RDATA_0_a2_35_0_a2_0_Z[4]),
	.C(RDATA_CH_B_1_sqmuxa_6),
	.D(RDATA_m2_e_0_0_Z),
	.Y(N_2696)
);
defparam \RDATA_0_a2_35_0_a3[4] .INIT=16'h4000;
// @11:2704
  CFG2 \RDATA_0_o3_0_0_a2[31]  (
	.A(N_1986),
	.B(N_965),
	.Y(N_1983)
);
defparam \RDATA_0_o3_0_0_a2[31] .INIT=4'h8;
// @11:2704
  CFG4 \RDATA_0_1[1]  (
	.A(N_2458),
	.B(N_2705),
	.C(b_mp_4),
	.D(N_2450),
	.Y(RDATA_0_1_Z[1])
);
defparam \RDATA_0_1[1] .INIT=16'hFFEA;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_0_2[10]  (
	.A(RDATA_0_0_0_o2_0_0_Z[10]),
	.B(RDATA_0_0_0_a2_6_1_Z[10]),
	.C(N_1799),
	.D(N_2646),
	.Y(RDATA_0_0_0_o2_0_2_Z[10])
);
defparam \RDATA_0_0_0_o2_0_2[10] .INIT=16'hFEFA;
// @11:2704
  CFG4 \RDATA_0_0_0[8]  (
	.A(N_2661),
	.B(RDATA_0_0_tz_Z[8]),
	.C(N_530_i),
	.D(COMMON_MB_RAM_DOUT[8]),
	.Y(RDATA_0_0_0_Z[8])
);
defparam \RDATA_0_0_0[8] .INIT=16'hEC00;
// @11:2704
  CFG4 \RDATA_0_1[13]  (
	.A(COMMON_MB_RAM_DOUT[13]),
	.B(N_1140),
	.C(N_468),
	.D(RDATA_0_0_0_Z[13]),
	.Y(RDATA_0_1_Z[13])
);
defparam \RDATA_0_1[13] .INIT=16'hFF80;
// @11:2704
  CFG4 \RDATA_0_5[11]  (
	.A(N_312),
	.B(RDATA_0_4_Z[11]),
	.C(H0_TO_H1_WR_EN39_1z),
	.D(N_317_1),
	.Y(RDATA_0_5_Z[11])
);
defparam \RDATA_0_5[11] .INIT=16'hEFEE;
// @11:2704
  CFG4 \RDATA_0_4[6]  (
	.A(RDATA_0_a2_1_0_Z[6]),
	.B(RDATA_0_2_Z[6]),
	.C(N_2819),
	.D(N_2526),
	.Y(RDATA_0_4_Z[6])
);
defparam \RDATA_0_4[6] .INIT=16'hFFEC;
// @11:2704
  CFG4 \RDATA_0_1[27]  (
	.A(COMMON_MB_RAM_DOUT[27]),
	.B(N_1140),
	.C(N_468),
	.D(RDATA_0_0_Z[27]),
	.Y(RDATA_0_1_Z[27])
);
defparam \RDATA_0_1[27] .INIT=16'hFF80;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_1_0[2]  (
	.A(N_939),
	.B(N_1953),
	.C(N_179),
	.D(RDATA_m2_e_0_0_Z),
	.Y(RDATA_i_0_i_o2_1_0_Z[2])
);
defparam \RDATA_i_0_i_o2_1_0[2] .INIT=16'hCECC;
// @11:2704
  CFG3 \RDATA_0_o3_0_0_0[31]  (
	.A(N_1983),
	.B(N_608_i),
	.C(N_335_2),
	.Y(RDATA_0_o3_0_0_0_Z[31])
);
defparam \RDATA_0_o3_0_0_0[31] .INIT=8'hEA;
// @11:2704
  CFG4 \RDATA_0_o2_0_0_o2_2_0_0[4]  (
	.A(N_2661),
	.B(RDATA_0_o2_0_0_o2_2_0_tz_Z[4]),
	.C(N_2645),
	.D(RDATA_0_o2_0_0_o2_2_a2_0_Z[4]),
	.Y(RDATA_0_o2_0_0_o2_2_0_0_Z[4])
);
defparam \RDATA_0_o2_0_0_o2_2_0_0[4] .INIT=16'hEAC0;
// @11:2704
  CFG3 \RDATA_0_a2_8[9]  (
	.A(N_2658),
	.B(RDATA_CH_A_2_sqmuxa_7),
	.C(N_2106),
	.Y(N_2390)
);
defparam \RDATA_0_a2_8[9] .INIT=8'h80;
// @11:2704
  CFG4 \RDATA_0[14]  (
	.A(COMMON_MB_RAM_DOUT[14]),
	.B(N_199),
	.C(N_2819),
	.D(RDATA_0_1_Z[14]),
	.Y(RDATA[14])
);
defparam \RDATA_0[14] .INIT=16'hFF80;
// @11:2704
  CFG3 \RDATA_0_a2_13[8]  (
	.A(N_2658),
	.B(RDATA_CH_A_0_sqmuxa),
	.C(COMMON_MB_RAM_DOUT[8]),
	.Y(N_2404)
);
defparam \RDATA_0_a2_13[8] .INIT=8'h80;
// @11:2704
  CFG3 \RDATA_0_a2_2[8]  (
	.A(N_2277),
	.B(RDATA_CH_B_1_sqmuxa_5),
	.C(H0_TO_H1_WR_EN27_1z),
	.Y(N_2394)
);
defparam \RDATA_0_a2_2[8] .INIT=8'h20;
// @11:2704
  CFG3 \RDATA_0_a2_5_0_a3[20]  (
	.A(H0_TO_H1_WR_EN28_1z),
	.B(N_3196),
	.C(N_1096),
	.Y(N_2674)
);
defparam \RDATA_0_a2_5_0_a3[20] .INIT=8'h04;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_7_8_3[10]  (
	.A(RDATA_0_0_0_o2_7_8_3_1_Z[10]),
	.B(RDATA_0_0_0_a2_6_1_Z[10]),
	.C(N_1799),
	.D(N_2646),
	.Y(RDATA_0_0_0_o2_7_8_3_Z[10])
);
defparam \RDATA_0_0_0_o2_7_8_3[10] .INIT=16'hFEFA;
// @11:2704
  CFG4 \RDATA_0_a2_23_0_0_1[3]  (
	.A(RDATA_CH_A_0_sqmuxa_1),
	.B(RDATA_CH_A_1_sqmuxa_8),
	.C(N_2656),
	.D(RDATA_0_a2_23_0_0_0_Z[3]),
	.Y(RDATA_0_a2_23_0_0_1_Z[3])
);
defparam \RDATA_0_a2_23_0_0_1[3] .INIT=16'hFF20;
// @11:2704
  CFG3 \RDATA_0_o3_1[9]  (
	.A(N_291_2),
	.B(N_1983),
	.C(N_2267),
	.Y(N_2268)
);
defparam \RDATA_0_o3_1[9] .INIT=8'hEC;
// @11:2704
  CFG2 \RDATA_0_a2_38[4]  (
	.A(RDATA_CH_B_1_sqmuxa_5),
	.B(H0_TO_H1_WR_EN27_1z),
	.Y(N_2704)
);
defparam \RDATA_0_a2_38[4] .INIT=4'h8;
// @11:2704
  CFG4 \RDATA_0_a2_2[5]  (
	.A(RDATA_sn_N_23),
	.B(N_61),
	.C(N_1223),
	.D(N_3400),
	.Y(N_2530)
);
defparam \RDATA_0_a2_2[5] .INIT=16'h3210;
// @11:2704
  CFG2 \RDATA_0_a2_13[4]  (
	.A(N_2682),
	.B(a_mp_ack_0),
	.Y(N_2421)
);
defparam \RDATA_0_a2_13[4] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2_9[4]  (
	.A(N_2696),
	.B(b_mp_ack_3),
	.Y(N_2417)
);
defparam \RDATA_0_a2_9[4] .INIT=4'h8;
// @11:2704
  CFG4 \RDATA_0_a2_5[4]  (
	.A(RDATA_sn_N_23),
	.B(N_61),
	.C(N_1224),
	.D(N_3405),
	.Y(N_2413)
);
defparam \RDATA_0_a2_5[4] .INIT=16'h3210;
// @11:2704
  CFG4 \RDATA_0_a2_9[8]  (
	.A(RDATA_sn_N_23),
	.B(N_61),
	.C(N_2848),
	.D(N_3404),
	.Y(N_2401)
);
defparam \RDATA_0_a2_9[8] .INIT=16'h3210;
// @11:2704
  CFG2 \RDATA_0_a2_28_0_a3[4]  (
	.A(N_2658),
	.B(RDATA_CH_A_1_sqmuxa),
	.Y(N_2687)
);
defparam \RDATA_0_a2_28_0_a3[4] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2_14[1]  (
	.A(N_2684),
	.B(b_mp_5),
	.Y(N_2455)
);
defparam \RDATA_0_a2_14[1] .INIT=4'h8;
// @11:2704
  CFG4 \RDATA_0_a2_19[1]  (
	.A(RDATA_CH_B_2_sqmuxa_4),
	.B(N_1554),
	.C(N_2653),
	.D(RDATA_CH_B_1_sqmuxa_8),
	.Y(N_1467)
);
defparam \RDATA_0_a2_19[1] .INIT=16'h0020;
// @11:2704
  CFG2 \RDATA_0_a2_9[1]  (
	.A(N_2696),
	.B(b_mp_6),
	.Y(N_2452)
);
defparam \RDATA_0_a2_9[1] .INIT=4'h8;
// @11:2704
  CFG4 \RDATA_0_a2_2[1]  (
	.A(RDATA_sn_N_23),
	.B(N_61),
	.C(N_2864),
	.D(N_1239),
	.Y(N_2446)
);
defparam \RDATA_0_a2_2[1] .INIT=16'h3210;
// @11:2704
  CFG4 \RDATA_0_a2_3[9]  (
	.A(RDATA_CH_A_2_sqmuxa_8),
	.B(N_2147),
	.C(N_573_i),
	.D(RDATA_CH_A_1_sqmuxa_5),
	.Y(N_2385)
);
defparam \RDATA_0_a2_3[9] .INIT=16'h0008;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_12[10]  (
	.A(RDATA_CH_A_3_sqmuxa_7),
	.B(N_2147),
	.C(N_573_i),
	.D(RDATA_CH_A_1_sqmuxa_5),
	.Y(N_1819)
);
defparam \RDATA_0_0_0_a2_12[10] .INIT=16'h0008;
// @11:2704
  CFG2 \RDATA_0_o2[23]  (
	.A(N_212),
	.B(N_201),
	.Y(N_262)
);
defparam \RDATA_0_o2[23] .INIT=4'hE;
// @11:2704
  CFG4 \RDATA_0_a2_3[0]  (
	.A(RDATA_sn_N_23),
	.B(N_61),
	.C(N_1225),
	.D(N_1240),
	.Y(N_2468)
);
defparam \RDATA_0_a2_3[0] .INIT=16'h3210;
// @11:2704
  CFG3 \RDATA_0_0_0_o2_1_2[10]  (
	.A(RDATA_0_0_0_a2_6_1_Z[10]),
	.B(N_2646),
	.C(N_1812),
	.Y(N_3393_3)
);
defparam \RDATA_0_0_0_o2_1_2[10] .INIT=8'hF8;
// @11:2704
  CFG4 \RDATA_0_3[5]  (
	.A(a_ack_ie_3),
	.B(a_ack_ie_4),
	.C(N_2682),
	.D(N_2685),
	.Y(RDATA_0_3_Z[5])
);
defparam \RDATA_0_3[5] .INIT=16'hEAC0;
// @11:2704
  CFG3 \RDATA_0_16[1]  (
	.A(N_2683),
	.B(a_mp_3),
	.C(N_1467),
	.Y(RDATA_0_16_Z[1])
);
defparam \RDATA_0_16[1] .INIT=8'hF8;
// @11:2704
  CFG3 \RDATA_0_12[1]  (
	.A(N_2698),
	.B(a_mp_4),
	.C(N_2385),
	.Y(RDATA_0_12_Z[1])
);
defparam \RDATA_0_12[1] .INIT=8'hF8;
// @11:2704
  CFG4 \RDATA_0_4[1]  (
	.A(a_mp_5),
	.B(a_mp_1),
	.C(N_2685),
	.D(N_2682),
	.Y(RDATA_0_4_Z[1])
);
defparam \RDATA_0_4[1] .INIT=16'hECA0;
// @11:2704
  CFG3 \RDATA_0_3[1]  (
	.A(a_mp_6),
	.B(N_2681),
	.C(N_2400),
	.Y(RDATA_0_3_Z[1])
);
defparam \RDATA_0_3[1] .INIT=8'hF8;
// @11:2704
  CFG3 \RDATA_0_2[1]  (
	.A(RDATA_0_1_Z[1]),
	.B(b_mp_1),
	.C(N_2689),
	.Y(RDATA_0_2_Z[1])
);
defparam \RDATA_0_2[1] .INIT=8'hEA;
// @11:2704
  CFG4 \RDATA_0_6[4]  (
	.A(a_mp_ack_2),
	.B(b_mp_ack_4),
	.C(N_2691),
	.D(N_2686),
	.Y(RDATA_0_6_Z[4])
);
defparam \RDATA_0_6[4] .INIT=16'hEAC0;
// @11:2704
  CFG4 \RDATA_0_3[4]  (
	.A(a_mp_ack),
	.B(a_mp_ack_3),
	.C(N_2681),
	.D(N_2685),
	.Y(RDATA_0_3_Z[4])
);
defparam \RDATA_0_3[4] .INIT=16'hEAC0;
// @11:2704
  CFG4 \RDATA_0_2[4]  (
	.A(b_mp_ack_2),
	.B(N_2689),
	.C(RDATA_0_0_Z[4]),
	.D(N_2421),
	.Y(RDATA_0_2_Z[4])
);
defparam \RDATA_0_2[4] .INIT=16'hFFF8;
// @11:2704
  CFG4 \RDATA_0_12[0]  (
	.A(N_2698),
	.B(b_mp_7),
	.C(RDATA_0_7_Z[1]),
	.D(N_2479),
	.Y(RDATA_0_12_Z[0])
);
defparam \RDATA_0_12[0] .INIT=16'hFFF8;
// @11:2704
  CFG4 \RDATA_0_6[0]  (
	.A(N_2685),
	.B(N_2471),
	.C(b_mp_0),
	.D(N_2469),
	.Y(RDATA_0_6_Z[0])
);
defparam \RDATA_0_6[0] .INIT=16'hFFEC;
// @11:2704
  CFG4 \RDATA_0_5[0]  (
	.A(b_mp_8),
	.B(b_mp_4),
	.C(N_2682),
	.D(N_2681),
	.Y(RDATA_0_5_Z[0])
);
defparam \RDATA_0_5[0] .INIT=16'hEAC0;
// @11:2704
  CFG4 \RDATA_0_4[0]  (
	.A(N_2689),
	.B(RDATA_0_1_Z[0]),
	.C(a_mp_2),
	.D(N_2467),
	.Y(RDATA_0_4_Z[0])
);
defparam \RDATA_0_4[0] .INIT=16'hFFEC;
// @11:2704
  CFG4 \RDATA_0_12[3]  (
	.A(a_mp_ack_4),
	.B(N_2299),
	.C(N_2684),
	.D(N_61),
	.Y(RDATA_0_12_Z[3])
);
defparam \RDATA_0_12[3] .INIT=16'hA0EC;
// @11:2704
  CFG4 \RDATA_0_3[3]  (
	.A(b_mp_ack_0),
	.B(b_mp_ack_5),
	.C(N_2685),
	.D(N_2682),
	.Y(RDATA_0_3_Z[3])
);
defparam \RDATA_0_3[3] .INIT=16'hECA0;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_4_1[10]  (
	.A(N_2646),
	.B(N_1810),
	.C(RDATA_0_0_0_a2_6_1_Z[10]),
	.D(N_1793),
	.Y(RDATA_0_0_0_o2_4_1_Z[10])
);
defparam \RDATA_0_0_0_o2_4_1[10] .INIT=16'hFFEC;
// @11:2704
  CFG4 \RDATA_0_10[8]  (
	.A(N_2394),
	.B(N_2653),
	.C(RDATA_CH_B_1_sqmuxa_8),
	.D(N_2278),
	.Y(RDATA_0_10_Z[8])
);
defparam \RDATA_0_10[8] .INIT=16'hAEAA;
// @11:2704
  CFG4 \RDATA_0_6[8]  (
	.A(COMMON_MB_RAM_DOUT[8]),
	.B(N_2392),
	.C(N_1912),
	.D(RDATA_0_2_Z[8]),
	.Y(RDATA_0_6_Z[8])
);
defparam \RDATA_0_6[8] .INIT=16'hFFEC;
// @11:2704
  CFG4 \RDATA_0_2[13]  (
	.A(COMMON_MB_RAM_DOUT[13]),
	.B(N_2769),
	.C(RDATA_0_1_Z[13]),
	.D(N_473),
	.Y(RDATA_0_2_Z[13])
);
defparam \RDATA_0_2[13] .INIT=16'hF8F0;
// @11:2704
  CFG4 \RDATA_0_2[27]  (
	.A(N_473),
	.B(RDATA_0_1_Z[27]),
	.C(N_1038_i),
	.D(N_2779),
	.Y(RDATA_0_2_Z[27])
);
defparam \RDATA_0_2[27] .INIT=16'hECCC;
// @11:2704
  CFG3 \RDATA_0_o2_0[4]  (
	.A(N_291_2),
	.B(N_2249),
	.C(RDATA_0_a2_23_0_0_1_Z[3]),
	.Y(RDATA_0_o2_0_Z[4])
);
defparam \RDATA_0_o2_0[4] .INIT=8'hF8;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_1[2]  (
	.A(N_372),
	.B(N_2819),
	.C(N_3512_tz_tz),
	.D(RDATA_i_0_i_o2_1_0_Z[2]),
	.Y(N_3211)
);
defparam \RDATA_i_0_i_o2_1[2] .INIT=16'hFF80;
// @11:2704
  CFG3 \RDATA_0_a2_23[1]  (
	.A(N_2674),
	.B(RDATA_CH_B_2_sqmuxa),
	.C(N_1130),
	.Y(N_2462)
);
defparam \RDATA_0_a2_23[1] .INIT=8'h08;
// @11:2704
  CFG3 \RDATA_0[6]  (
	.A(COMMON_MB_RAM_DOUT[6]),
	.B(N_212),
	.C(RDATA_0_4_Z[6]),
	.Y(RDATA[6])
);
defparam \RDATA_0[6] .INIT=8'hF8;
// @11:2704
  CFG4 \RDATA_0_o2_0_0_o2_2[4]  (
	.A(RDATA_0_o2_0_0_o2_2_0_0_Z[4]),
	.B(N_2236),
	.C(N_1804),
	.D(N_2646),
	.Y(N_2248)
);
defparam \RDATA_0_o2_0_0_o2_2[4] .INIT=16'hFEFA;
// @11:2704
  CFG3 \RDATA_0_0_0_o2_4_7_1[10]  (
	.A(N_1816),
	.B(N_1812),
	.C(N_1813),
	.Y(RDATA_0_0_0_o2_4_7_1_Z[10])
);
defparam \RDATA_0_0_0_o2_4_7_1[10] .INIT=8'hFE;
// @11:2704
  CFG4 \RDATA_0_a2_23_0_0[3]  (
	.A(N_1554),
	.B(RDATA_CH_B_1_sqmuxa_8),
	.C(N_2653),
	.D(RDATA_0_a2_23_0_0_1_Z[3]),
	.Y(N_2733)
);
defparam \RDATA_0_a2_23_0_0[3] .INIT=16'hFF20;
// @11:2704
  CFG2 \RDATA_0_a2_7[4]  (
	.A(N_2704),
	.B(b_mp_ack_6),
	.Y(N_2415)
);
defparam \RDATA_0_a2_7[4] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_3[9]  (
	.A(N_2386),
	.B(N_2385),
	.Y(RDATA_3[9])
);
defparam \RDATA_0_3[9] .INIT=4'hE;
// @11:2704
  CFG2 \RDATA_0_a2_22[3]  (
	.A(N_2674),
	.B(RDATA_CH_B_1_sqmuxa_7),
	.Y(N_1906)
);
defparam \RDATA_0_a2_22[3] .INIT=4'h8;
// @11:2704
  CFG3 \RDATA_0_o3_i_o2_s_0[10]  (
	.A(N_291_2),
	.B(N_2249),
	.C(RDATA_m3_Z),
	.Y(RDATA_0_o3_i_o2_s_out)
);
defparam \RDATA_0_o3_i_o2_s_0[10] .INIT=8'h8F;
// @11:2704
  CFG4 \RDATA_0_21[1]  (
	.A(a_mp_7),
	.B(N_2455),
	.C(N_2695),
	.D(N_2446),
	.Y(RDATA_0_21_Z[1])
);
defparam \RDATA_0_21[1] .INIT=16'hFFEC;
// @11:2704
  CFG4 \RDATA_0_17[1]  (
	.A(RDATA_0_11_Z[1]),
	.B(N_2687),
	.C(a_mp_0),
	.D(N_2452),
	.Y(RDATA_0_17_Z[1])
);
defparam \RDATA_0_17[1] .INIT=16'hFFEA;
// @11:2704
  CFG3 \RDATA_0_0_0_o2_0_4[10]  (
	.A(N_1818),
	.B(N_1819),
	.C(RDATA_0_0_0_o2_0_2_Z[10]),
	.Y(RDATA_0_0_0_o2_0_4_Z[10])
);
defparam \RDATA_0_0_0_o2_0_4[10] .INIT=8'hFE;
// @11:2704
  CFG4 \RDATA_0_12[4]  (
	.A(a_mp_ack_5),
	.B(H0_TO_H1_WR_EN27_1z),
	.C(RDATA_0_a2_21_1_Z[4]),
	.D(N_2687),
	.Y(RDATA_0_12_Z[4])
);
defparam \RDATA_0_12[4] .INIT=16'hEAC0;
// @11:2704
  CFG4 \RDATA_0_10[4]  (
	.A(N_2698),
	.B(a_mp_ack_6),
	.C(RDATA_0_5_Z[4]),
	.D(N_2417),
	.Y(RDATA_0_10_Z[4])
);
defparam \RDATA_0_10[4] .INIT=16'hFFF8;
// @11:2704
  CFG4 \RDATA_0_21[0]  (
	.A(N_2386),
	.B(a_mp_8),
	.C(N_2468),
	.D(N_436_i),
	.Y(RDATA_0_21_Z[0])
);
defparam \RDATA_0_21[0] .INIT=16'hFEFA;
// @11:2704
  CFG4 \RDATA_0_11[3]  (
	.A(b_mp_ack_3),
	.B(b_mp_ack_7),
	.C(N_2683),
	.D(N_2687),
	.Y(RDATA_0_11_Z[3])
);
defparam \RDATA_0_11[3] .INIT=16'hEAC0;
// @11:2704
  CFG3 \RDATA_0_5[3]  (
	.A(RDATA_0_3_Z[3]),
	.B(a_mp_ack_7),
	.C(N_2694),
	.Y(RDATA_0_5_Z[3])
);
defparam \RDATA_0_5[3] .INIT=8'hEA;
// @11:2704
  CFG4 \RDATA_0_4[3]  (
	.A(N_2681),
	.B(b_mp_ack_6),
	.C(RDATA_0_1_Z[3]),
	.D(N_2433),
	.Y(RDATA_0_4_Z[3])
);
defparam \RDATA_0_4[3] .INIT=16'hFFF8;
// @11:2704
  CFG3 \RDATA_0_0_0_o2_5_4[10]  (
	.A(N_1819),
	.B(N_3393_3),
	.C(RDATA_0_0_0_o2_5_2_Z[10]),
	.Y(RDATA_0_0_0_o2_5_4_Z[10])
);
defparam \RDATA_0_0_0_o2_5_4[10] .INIT=8'hFE;
// @11:2704
  CFG3 \RDATA_i_0_i_o2_0_1[2]  (
	.A(N_1218),
	.B(N_3211),
	.C(N_1802),
	.Y(RDATA_i_0_i_o2_0_1_Z[2])
);
defparam \RDATA_i_0_i_o2_0_1[2] .INIT=8'hFD;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_2_1[2]  (
	.A(N_3216),
	.B(RDATA_i_0_i_a2_45_0_Z[2]),
	.C(N_3211),
	.D(N_1091),
	.Y(RDATA_i_0_i_o2_2_1_Z[2])
);
defparam \RDATA_i_0_i_o2_2_1[2] .INIT=16'hFFF8;
// @11:2704
  CFG3 \RDATA_i_0_i_o2_14_d_0[2]  (
	.A(N_1091),
	.B(N_2248),
	.C(N_1788),
	.Y(RDATA_i_0_i_o2_14_d_0_Z[2])
);
defparam \RDATA_i_0_i_o2_14_d_0[2] .INIT=8'hFE;
// @11:2704
  CFG4 \RDATA_0_3[8]  (
	.A(N_335),
	.B(N_473),
	.C(RDATA_0_a2_1_0_Z[8]),
	.D(RDATA_0_0_0_Z[8]),
	.Y(RDATA_0_3_Z[8])
);
defparam \RDATA_0_3[8] .INIT=16'hFFEA;
// @11:2704
  CFG4 \RDATA_0_7[11]  (
	.A(N_2819),
	.B(RDATA_0_a2_2_0_Z[11]),
	.C(RDATA_0_5_Z[11]),
	.D(N_306),
	.Y(RDATA_0_7_Z[11])
);
defparam \RDATA_0_7[11] .INIT=16'hFFF8;
// @11:2704
  CFG4 \RDATA_0_o3_0_0_2[31]  (
	.A(N_1907),
	.B(RDATA_0_o3_0_0_0_Z[31]),
	.C(N_2766),
	.D(N_1965),
	.Y(RDATA_0_o3_0_0_2_Z[31])
);
defparam \RDATA_0_o3_0_0_2[31] .INIT=16'hFEEE;
// @11:2704
  CFG4 \RDATA_0_o2[4]  (
	.A(N_1554),
	.B(RDATA_CH_B_1_sqmuxa_8),
	.C(N_2653),
	.D(RDATA_0_o2_0_Z[4]),
	.Y(N_2253)
);
defparam \RDATA_0_o2[4] .INIT=16'hFF20;
// @11:2704
  CFG4 \RDATA_0[27]  (
	.A(COMMON_MB_RAM_DOUT[27]),
	.B(N_2770),
	.C(N_374),
	.D(RDATA_0_2_Z[27]),
	.Y(RDATA[27])
);
defparam \RDATA_0[27] .INIT=16'hFF80;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_14_c[2]  (
	.A(COMMON_MB_RAM_DOUT[2]),
	.B(N_1788),
	.C(N_1091),
	.D(N_3211),
	.Y(RDATA_i_0_i_o2_14_c_Z[2])
);
defparam \RDATA_i_0_i_o2_14_c[2] .INIT=16'hFFFD;
// @11:2704
  CFG2 \RDATA_0_a2_5[5]  (
	.A(N_1906),
	.B(b_ack_ie_6),
	.Y(N_2533)
);
defparam \RDATA_0_a2_5[5] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_o2_0_0_0[4]  (
	.A(N_2248),
	.B(N_1912),
	.Y(N_2254)
);
defparam \RDATA_0_o2_0_0_0[4] .INIT=4'hE;
// @11:2704
  CFG4 \RDATA_0[23]  (
	.A(N_271),
	.B(COMMON_MB_RAM_DOUT[23]),
	.C(N_262),
	.D(N_469),
	.Y(RDATA[23])
);
defparam \RDATA_0[23] .INIT=16'hC8C0;
// @11:2704
  CFG4 \RDATA_i_0_i_a3_0_4[2]  (
	.A(RDATA_i_0_i_a3_0_2_0_Z[2]),
	.B(N_3211),
	.C(RDATA_i_0_i_a3_0_2_Z[2]),
	.D(RDATA_i_0_i_a3_0_0_0_Z[2]),
	.Y(RDATA_i_0_i_a3_0_4_Z[2])
);
defparam \RDATA_i_0_i_a3_0_4[2] .INIT=16'h2000;
// @11:2704
  CFG4 \RDATA_0_8[5]  (
	.A(N_2694),
	.B(b_ack_ie_7),
	.C(RDATA_0_3_Z[5]),
	.D(N_2528),
	.Y(RDATA_0_8_Z[5])
);
defparam \RDATA_0_8[5] .INIT=16'hFFF8;
// @11:2704
  CFG4 \RDATA_0_7[5]  (
	.A(N_2686),
	.B(RDATA_0_2_Z[5]),
	.C(a_ack_ie_5),
	.D(N_2526),
	.Y(RDATA_0_7_Z[5])
);
defparam \RDATA_0_7[5] .INIT=16'hFFEC;
// @11:2704
  CFG4 \RDATA_0_10[1]  (
	.A(RDATA_0_3_Z[1]),
	.B(RDATA_0_4_Z[1]),
	.C(a_mp_8),
	.D(N_2688),
	.Y(RDATA_0_10_Z[1])
);
defparam \RDATA_0_10[1] .INIT=16'hFEEE;
// @11:2704
  CFG4 \RDATA_0_9[1]  (
	.A(N_2686),
	.B(RDATA_0_2_Z[1]),
	.C(a_mp),
	.D(N_2463),
	.Y(RDATA_0_9_Z[1])
);
defparam \RDATA_0_9[1] .INIT=16'hFFEC;
// @11:2704
  CFG4 \RDATA_0_7[4]  (
	.A(RDATA_0_3_Z[4]),
	.B(RDATA_0_2_Z[4]),
	.C(a_mp_ack_8),
	.D(N_2688),
	.Y(RDATA_0_7_Z[4])
);
defparam \RDATA_0_7[4] .INIT=16'hFEEE;
// @11:2704
  CFG4 \RDATA_0_19[0]  (
	.A(N_2684),
	.B(RDATA_0_12_Z[0]),
	.C(a_mp_3),
	.D(N_1496),
	.Y(RDATA_0_19_Z[0])
);
defparam \RDATA_0_19[0] .INIT=16'hFFEC;
// @11:2704
  CFG4 \RDATA_0_10[0]  (
	.A(RDATA_0_5_Z[0]),
	.B(RDATA_0_4_Z[0]),
	.C(b_mp_3),
	.D(N_2686),
	.Y(RDATA_0_10_Z[0])
);
defparam \RDATA_0_10[0] .INIT=16'hFEEE;
// @11:2704
  CFG4 \RDATA_0_15[3]  (
	.A(N_2704),
	.B(N_2733),
	.C(a_mp_ack_3),
	.D(COMMON_MB_RAM_DOUT[3]),
	.Y(RDATA_0_15_Z[3])
);
defparam \RDATA_0_15[3] .INIT=16'hECA0;
// @11:2704
  CFG4 \RDATA_0_4[9]  (
	.A(RDATA_0_3_Z[9]),
	.B(N_2390),
	.C(N_2707),
	.D(N_2706),
	.Y(RDATA_0_4_Z[9])
);
defparam \RDATA_0_4[9] .INIT=16'hFEEE;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_7_s_2[10]  (
	.A(N_1819),
	.B(N_1815),
	.C(RDATA_0_0_0_o2_7_8_3_Z[10]),
	.D(RDATA_0_0_0_o2_4_7_1_Z[10]),
	.Y(RDATA_0_0_0_o2_7_s_2_Z[10])
);
defparam \RDATA_0_0_0_o2_7_s_2[10] .INIT=16'hFFFE;
// @11:2704
  CFG2 \RDATA_0_o3_0_0[31]  (
	.A(RDATA_0_o3_0_0_2_Z[31]),
	.B(N_1984),
	.Y(N_3399_1)
);
defparam \RDATA_0_o3_0_0[31] .INIT=4'hE;
// @11:2704
  CFG4 \RDATA_0[11]  (
	.A(COMMON_MB_RAM_DOUT[11]),
	.B(N_738),
	.C(N_374),
	.D(RDATA_0_7_Z[11]),
	.Y(RDATA[11])
);
defparam \RDATA_0[11] .INIT=16'hFF20;
// @11:2704
  CFG4 \RDATA_0[13]  (
	.A(RDATA_0_a2_1_2_Z[13]),
	.B(RDATA_0_a2_3_2_Z[13]),
	.C(RDATA_0_2_Z[13]),
	.D(N_374),
	.Y(RDATA[13])
);
defparam \RDATA_0[13] .INIT=16'hFEF0;
// @11:2704
  CFG4 \RDATA_0_0_0_o2_7_8_s[10]  (
	.A(N_1815),
	.B(N_1810),
	.C(RDATA_0_0_0_o2_4_7_1_Z[10]),
	.D(RDATA_0_0_0_o2_7_8_3_Z[10]),
	.Y(RDATA_0_0_0_o2_7_8_out)
);
defparam \RDATA_0_0_0_o2_7_8_s[10] .INIT=16'hFFFE;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_13_c_0_0[10]  (
	.A(COMMON_MB_RAM_DOUT[10]),
	.B(N_1810),
	.C(N_1912),
	.D(N_2248),
	.Y(RDATA_0_0_0_a2_13_0_out)
);
defparam \RDATA_0_0_0_a2_13_c_0_0[10] .INIT=16'hEEEC;
// @11:2704
  CFG4 \RDATA_0_o3_i_o2[10]  (
	.A(N_1912),
	.B(N_2733),
	.C(N_2248),
	.D(RDATA_0_o3_i_o2_s_out),
	.Y(N_3198)
);
defparam \RDATA_0_o3_i_o2[10] .INIT=16'hFFFE;
// @11:2704
  CFG4 \RDATA_0_16[5]  (
	.A(RDATA_0_14_Z[5]),
	.B(N_2687),
	.C(a_ack_ie_6),
	.D(N_2530),
	.Y(RDATA_0_16_Z[5])
);
defparam \RDATA_0_16[5] .INIT=16'hFFEA;
// @11:2704
  CFG4 \RDATA_0_23[1]  (
	.A(N_2704),
	.B(b_mp_8),
	.C(RDATA_0_17_Z[1]),
	.D(N_2453),
	.Y(RDATA_0_23_Z[1])
);
defparam \RDATA_0_23[1] .INIT=16'hFFF8;
// @11:2704
  CFG4 \RDATA_0_18[4]  (
	.A(N_2415),
	.B(b_mp_ack_8),
	.C(RDATA_0_12_Z[4]),
	.D(N_436_i),
	.Y(RDATA_0_18_Z[4])
);
defparam \RDATA_0_18[4] .INIT=16'hFEFA;
// @11:2704
  CFG4 \RDATA_0_16[4]  (
	.A(N_2695),
	.B(a_mp_ack_7),
	.C(RDATA_0_10_Z[4]),
	.D(N_2413),
	.Y(RDATA_0_16_Z[4])
);
defparam \RDATA_0_16[4] .INIT=16'hFFF8;
// @11:2704
  CFG4 \RDATA_0_9[3]  (
	.A(RDATA_0_6_Z[3]),
	.B(RDATA_0_4_Z[3]),
	.C(b_mp_ack_4),
	.D(N_2686),
	.Y(RDATA_0_9_Z[3])
);
defparam \RDATA_0_9[3] .INIT=16'hFEEE;
// @11:2704
  CFG4 \RDATA_0_7[8]  (
	.A(N_1907),
	.B(COMMON_MB_RAM_DOUT[8]),
	.C(N_2404),
	.D(RDATA_0_3_Z[8]),
	.Y(RDATA_0_7_Z[8])
);
defparam \RDATA_0_7[8] .INIT=16'hFFF8;
// @11:2704
  CFG4 \RDATA_0_o3_0_i_o2[30]  (
	.A(RDATA_0_o3_0_i_o2_1_Z[30]),
	.B(N_3399_1),
	.C(N_510_i),
	.D(N_3357),
	.Y(N_3399)
);
defparam \RDATA_0_o3_0_i_o2[30] .INIT=16'hFEEE;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_14_d[2]  (
	.A(N_2253),
	.B(N_1912),
	.C(N_3211),
	.D(RDATA_i_0_i_o2_14_d_0_Z[2]),
	.Y(RDATA_i_0_i_o2_14_d_Z[2])
);
defparam \RDATA_i_0_i_o2_14_d[2] .INIT=16'hFFFE;
// @11:2704
  CFG3 \RDATA_0_o3[4]  (
	.A(N_1912),
	.B(N_2248),
	.C(N_2253),
	.Y(N_2259)
);
defparam \RDATA_0_o3[4] .INIT=8'hFE;
// @11:2704
  CFG3 \RDATA_0_a2[0]  (
	.A(COMMON_MB_RAM_DOUT[0]),
	.B(N_2248),
	.C(N_2253),
	.Y(N_2466)
);
defparam \RDATA_0_a2[0] .INIT=8'hA8;
// @11:2704
  CFG2 \RDATA_0_a2[1]  (
	.A(N_3198),
	.B(COMMON_MB_RAM_DOUT[1]),
	.Y(N_2443)
);
defparam \RDATA_0_a2[1] .INIT=4'h8;
// @11:2704
  CFG4 \RDATA_0_12[5]  (
	.A(RDATA_0_8_Z[5]),
	.B(RDATA_0_7_Z[5]),
	.C(a_ack_ie_7),
	.D(N_2683),
	.Y(RDATA_0_12_Z[5])
);
defparam \RDATA_0_12[5] .INIT=16'hFEEE;
// @11:2704
  CFG4 \RDATA_0_11[4]  (
	.A(RDATA_0_6_Z[4]),
	.B(RDATA_0_7_Z[4]),
	.C(a_mp_ack_4),
	.D(N_2683),
	.Y(RDATA_0_11_Z[4])
);
defparam \RDATA_0_11[4] .INIT=16'hFEEE;
// @11:2704
  CFG4 \RDATA_0_24[0]  (
	.A(RDATA_0_21_Z[0]),
	.B(RDATA_0_19_Z[0]),
	.C(b_mp_2),
	.D(N_2695),
	.Y(RDATA_0_24_Z[0])
);
defparam \RDATA_0_24[0] .INIT=16'hFEEE;
// @11:2704
  CFG4 \RDATA_0_16[0]  (
	.A(N_2683),
	.B(b_mp_5),
	.C(RDATA_0_10_Z[0]),
	.D(N_1500),
	.Y(RDATA_0_16_Z[0])
);
defparam \RDATA_0_16[0] .INIT=16'hFFF8;
// @11:2704
  CFG4 \RDATA_0_10[3]  (
	.A(RDATA_0_5_Z[3]),
	.B(RDATA_0_9_Z[3]),
	.C(b_mp_ack_8),
	.D(N_2688),
	.Y(RDATA_0_10_Z[3])
);
defparam \RDATA_0_10[3] .INIT=16'hFEEE;
// @11:2704
  CFG3 \RDATA_0_2[20]  (
	.A(N_3399_1),
	.B(COMMON_MB_RAM_DOUT[20]),
	.C(RDATA_0_1_Z[20]),
	.Y(RDATA_0_2_Z[20])
);
defparam \RDATA_0_2[20] .INIT=8'hF8;
// @11:2704
  CFG4 \RDATA_0_9[8]  (
	.A(COMMON_MB_RAM_DOUT[8]),
	.B(N_2268),
	.C(RDATA_0_6_Z[8]),
	.D(RDATA_0_7_Z[8]),
	.Y(RDATA_0_9_Z[8])
);
defparam \RDATA_0_9[8] .INIT=16'hFFF8;
// @11:2704
  CFG4 \RDATA_0[9]  (
	.A(N_2381),
	.B(RDATA_3[9]),
	.C(N_2388),
	.D(RDATA_0_4_Z[9]),
	.Y(RDATA[9])
);
defparam \RDATA_0[9] .INIT=16'hFFFE;
// @11:2704
  CFG3 \RDATA_0[31]  (
	.A(N_3399_1),
	.B(COMMON_MB_RAM_DOUT[31]),
	.C(RDATA_0_0_Z[31]),
	.Y(RDATA[31])
);
defparam \RDATA_0[31] .INIT=8'hF8;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_14_2[2]  (
	.A(RDATA_i_0_i_o2_14_d_Z[2]),
	.B(RDATA_i_0_i_o2_14_c_Z[2]),
	.C(N_925),
	.D(RDATA_sn_N_19),
	.Y(N_2089)
);
defparam \RDATA_i_0_i_o2_14_2[2] .INIT=16'h0800;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_0[2]  (
	.A(COMMON_MB_RAM_DOUT[2]),
	.B(N_2253),
	.C(N_2254),
	.D(RDATA_i_0_i_o2_0_1_Z[2]),
	.Y(N_3395)
);
defparam \RDATA_i_0_i_o2_0[2] .INIT=16'hFF54;
// @11:2704
  CFG4 \RDATA_i_0_i_o2_2[2]  (
	.A(COMMON_MB_RAM_DOUT[2]),
	.B(N_2253),
	.C(N_2254),
	.D(RDATA_i_0_i_o2_2_1_Z[2]),
	.Y(N_3388)
);
defparam \RDATA_i_0_i_o2_2[2] .INIT=16'hFF54;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_13_c_1[10]  (
	.A(N_2733),
	.B(COMMON_MB_RAM_DOUT[10]),
	.C(RDATA_0_0_0_a2_13_0_out),
	.D(RDATA_0_o3_i_o2_s_out),
	.Y(N_3391_1)
);
defparam \RDATA_0_0_0_a2_13_c_1[10] .INIT=16'hFCF8;
// @11:2704
  CFG2 \RDATA_0_a2[12]  (
	.A(N_3399),
	.B(COMMON_MB_RAM_DOUT[12]),
	.Y(RDATA[12])
);
defparam \RDATA_0_a2[12] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2[15]  (
	.A(N_3399),
	.B(COMMON_MB_RAM_DOUT[15]),
	.Y(RDATA[15])
);
defparam \RDATA_0_a2[15] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2[16]  (
	.A(N_3399),
	.B(COMMON_MB_RAM_DOUT[16]),
	.Y(RDATA[16])
);
defparam \RDATA_0_a2[16] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2[17]  (
	.A(N_3399),
	.B(COMMON_MB_RAM_DOUT[17]),
	.Y(RDATA[17])
);
defparam \RDATA_0_a2[17] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2[18]  (
	.A(N_3399),
	.B(COMMON_MB_RAM_DOUT[18]),
	.Y(RDATA[18])
);
defparam \RDATA_0_a2[18] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2[19]  (
	.A(N_3399),
	.B(COMMON_MB_RAM_DOUT[19]),
	.Y(RDATA[19])
);
defparam \RDATA_0_a2[19] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2[21]  (
	.A(N_3399),
	.B(COMMON_MB_RAM_DOUT[21]),
	.Y(RDATA[21])
);
defparam \RDATA_0_a2[21] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2[22]  (
	.A(N_3399),
	.B(COMMON_MB_RAM_DOUT[22]),
	.Y(RDATA[22])
);
defparam \RDATA_0_a2[22] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2[24]  (
	.A(N_3399),
	.B(COMMON_MB_RAM_DOUT[24]),
	.Y(RDATA[24])
);
defparam \RDATA_0_a2[24] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2[26]  (
	.A(N_3399),
	.B(COMMON_MB_RAM_DOUT[26]),
	.Y(RDATA[26])
);
defparam \RDATA_0_a2[26] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2[28]  (
	.A(N_3399),
	.B(COMMON_MB_RAM_DOUT[28]),
	.Y(RDATA[28])
);
defparam \RDATA_0_a2[28] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2[29]  (
	.A(N_3399),
	.B(COMMON_MB_RAM_DOUT[29]),
	.Y(RDATA[29])
);
defparam \RDATA_0_a2[29] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_0_a2[30]  (
	.A(N_3399),
	.B(COMMON_MB_RAM_DOUT[30]),
	.Y(RDATA[30])
);
defparam \RDATA_0_a2[30] .INIT=4'h8;
// @11:2704
  CFG2 \RDATA_i_0_i_o2[2]  (
	.A(N_2259),
	.B(COMMON_MB_RAM_DOUT[2]),
	.Y(N_3203)
);
defparam \RDATA_i_0_i_o2[2] .INIT=4'hD;
// @11:2704
  CFG4 \RDATA_0_19[1]  (
	.A(RDATA_0_12_Z[1]),
	.B(RDATA_0_16_Z[1]),
	.C(RDATA_0_10_Z[1]),
	.D(RDATA_0_9_Z[1]),
	.Y(RDATA_0_19_Z[1])
);
defparam \RDATA_0_19[1] .INIT=16'hFFFE;
// @11:2704
  CFG3 \RDATA_0_14[4]  (
	.A(RDATA_0_11_Z[4]),
	.B(b_mp_ack_7),
	.C(N_2684),
	.Y(RDATA_0_14_Z[4])
);
defparam \RDATA_0_14[4] .INIT=8'hEA;
// @11:2704
  CFG4 \RDATA_0_20[0]  (
	.A(b_mp_6),
	.B(RDATA_0_14_Z[0]),
	.C(RDATA_0_16_Z[0]),
	.D(N_2687),
	.Y(RDATA_0_20_Z[0])
);
defparam \RDATA_0_20[0] .INIT=16'hFEFC;
// @11:2704
  CFG4 \RDATA_i_0_i_a3[2]  (
	.A(RDATA_sn_N_61_4),
	.B(RDATA_i_0_i_a3_3_Z[2]),
	.C(RDATA_sn_N_10),
	.D(N_3203),
	.Y(N_1421)
);
defparam \RDATA_i_0_i_a3[2] .INIT=16'h0800;
// @11:2704
  CFG4 \RDATA_0[20]  (
	.A(N_2674),
	.B(RDATA_0_2_Z[20]),
	.C(N_575_i),
	.D(COMMON_MB_RAM_DOUT[20]),
	.Y(RDATA[20])
);
defparam \RDATA_0[20] .INIT=16'hECCC;
// @11:2704
  CFG4 \RDATA_i_0_i_a3_0_8[2]  (
	.A(RDATA_CH_B_3_sqmuxa_2),
	.B(RDATA_i_0_i_a2_3_1_Z[2]),
	.C(N_2114),
	.D(N_2089),
	.Y(RDATA_i_0_i_a3_0_8_Z[2])
);
defparam \RDATA_i_0_i_a3_0_8[2] .INIT=16'h23FF;
// @11:2704
  CFG3 \RDATA_0[25]  (
	.A(COMMON_MB_RAM_DOUT[25]),
	.B(N_2526),
	.C(N_3399),
	.Y(RDATA[25])
);
defparam \RDATA_0[25] .INIT=8'hEC;
// @11:2704
  CFG4 \RDATA_0_0_0[7]  (
	.A(N_956),
	.B(N_3399),
	.C(COMMON_MB_RAM_DOUT[7]),
	.D(RDATA_0_0_0_a3_0_0_Z[7]),
	.Y(RDATA[7])
);
defparam \RDATA_0_0_0[7] .INIT=16'hD5C0;
// @11:2704
  CFG4 \RDATA_i_0_i_a3_0_6[2]  (
	.A(RDATA_i_0_i_a3_0_9_tz_Z[2]),
	.B(N_3203),
	.C(RDATA_i_0_i_a3_0_4_Z[2]),
	.D(N_2089),
	.Y(RDATA_i_0_i_a3_0_6_Z[2])
);
defparam \RDATA_i_0_i_a3_0_6[2] .INIT=16'h80C0;
// @11:2704
  CFG4 \RDATA_0_17[5]  (
	.A(N_2695),
	.B(a_ack_ie_8),
	.C(RDATA_0_12_Z[5]),
	.D(N_2539),
	.Y(RDATA_0_17_Z[5])
);
defparam \RDATA_0_17[5] .INIT=16'hFFF8;
// @11:2704
  CFG4 \RDATA_i_0_i_a2_1[2]  (
	.A(N_3395),
	.B(N_3388),
	.C(N_925),
	.D(RDATA_sn_N_19),
	.Y(N_1836)
);
defparam \RDATA_i_0_i_a2_1[2] .INIT=16'hAC00;
// @11:2704
  CFG4 \RDATA_0_19[5]  (
	.A(RDATA_0_17_Z[5]),
	.B(RDATA_0_16_Z[5]),
	.C(b_ack_ie_8),
	.D(N_2704),
	.Y(RDATA_0_19_Z[5])
);
defparam \RDATA_0_19[5] .INIT=16'hFEEE;
// @11:2704
  CFG4 \RDATA_0_19[4]  (
	.A(RDATA_0_16_Z[4]),
	.B(RDATA_0_14_Z[4]),
	.C(RDATA_0_a2_1_0_Z[4]),
	.D(N_2674),
	.Y(RDATA_0_19_Z[4])
);
defparam \RDATA_0_19[4] .INIT=16'hFEEE;
// @11:2704
  CFG4 \RDATA_0_16[3]  (
	.A(RDATA_0_10_Z[3]),
	.B(RDATA_0_12_Z[3]),
	.C(RDATA_0_11_Z[3]),
	.D(N_2428),
	.Y(RDATA_0_16_Z[3])
);
defparam \RDATA_0_16[3] .INIT=16'hFFFE;
// @11:2704
  CFG4 \RDATA_0[8]  (
	.A(RDATA_3[9]),
	.B(RDATA_0_10_Z[8]),
	.C(RDATA_0_9_Z[8]),
	.D(N_2401),
	.Y(RDATA[8])
);
defparam \RDATA_0[8] .INIT=16'hFFFE;
// @11:2704
  CFG4 \RDATA_0_25[1]  (
	.A(N_2462),
	.B(RDATA_0_19_Z[1]),
	.C(RDATA_0_21_Z[1]),
	.D(RDATA_0_23_Z[1]),
	.Y(RDATA_0_25_Z[1])
);
defparam \RDATA_0_25[1] .INIT=16'hFFFE;
// @11:2704
  CFG4 \RDATA_0[0]  (
	.A(N_2472),
	.B(RDATA_0_24_Z[0]),
	.C(N_2466),
	.D(RDATA_0_20_Z[0]),
	.Y(RDATA[0])
);
defparam \RDATA_0[0] .INIT=16'hFFFE;
// @11:2704
  CFG4 \RDATA_0_0_0_a2_0[10]  (
	.A(RDATA_sn_N_10),
	.B(RDATA_sn_N_19),
	.C(N_3390),
	.D(N_3393),
	.Y(N_1860)
);
defparam \RDATA_0_0_0_a2_0[10] .INIT=16'hA280;
// @11:2704
  CFG4 \RDATA_0[5]  (
	.A(COMMON_MB_RAM_DOUT[5]),
	.B(N_3198),
	.C(N_2533),
	.D(RDATA_0_19_Z[5]),
	.Y(RDATA[5])
);
defparam \RDATA_0[5] .INIT=16'hFFF8;
// @11:2704
  CFG4 \RDATA_0[3]  (
	.A(RDATA_0_15_Z[3]),
	.B(a_mp_ack_6),
	.C(RDATA_0_16_Z[3]),
	.D(N_1906),
	.Y(RDATA[3])
);
defparam \RDATA_0[3] .INIT=16'hFEFA;
// @11:2704
  CFG4 \RDATA_0[4]  (
	.A(N_2259),
	.B(RDATA_0_18_Z[4]),
	.C(COMMON_MB_RAM_DOUT[4]),
	.D(RDATA_0_19_Z[4]),
	.Y(RDATA[4])
);
defparam \RDATA_0[4] .INIT=16'hFFEC;
// @11:2704
  CFG4 \RDATA_i_0_i[2]  (
	.A(N_1836),
	.B(N_1421),
	.C(RDATA_i_0_i_a3_0_6_Z[2]),
	.D(RDATA_i_0_i_a3_0_8_Z[2]),
	.Y(RDATA_i_0_i_0)
);
defparam \RDATA_i_0_i[2] .INIT=16'hDCCC;
// @11:2704
  CFG4 \RDATA_0[1]  (
	.A(N_2443),
	.B(RDATA_0_25_Z[1]),
	.C(b_mp_7),
	.D(N_1906),
	.Y(RDATA[1])
);
defparam \RDATA_0[1] .INIT=16'hFEEE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_address_controller_Z2 */

module miv_ihc_channel_Z5 (
  APB3_0_PWDATA,
  H1_TO_H0_RDATA_0,
  COMMON_MB_RAM_DOUT_0,
  APB3_0_PADDR_5,
  APB3_0_PADDR_0,
  N_3227,
  N_1945,
  N_1943,
  N_872,
  RDATA_CH_A_1_sqmuxa,
  N_871,
  RDATA_CH_B_2_sqmuxa,
  RDATA_CH_A_3_sqmuxa,
  RDATA_CH_A_2_sqmuxa,
  N_1938,
  RDATA_CH_B_3_sqmuxa,
  N_1930,
  N_3179,
  N_3226,
  RDATA_CH_B_1_sqmuxa,
  N_520_i,
  N_517_i,
  N_58_i_1z,
  H0_TO_H1_WR_EN9,
  N_2166_i_1z,
  H0_TO_H1_WR_EN40,
  N_2167_i_1z,
  H0_TO_H1_WR_EN39,
  N_2164_i_1z,
  H0_TO_H1_WR_EN38,
  N_2165_i_1z,
  H0_TO_H1_WR_EN37,
  N_613_i,
  N_1257,
  N_3561_i,
  N_2207_i,
  N_597_i,
  N_1108_i_1z,
  H0_TO_H1_WR_EN13,
  N_611_i,
  N_2868_i,
  RD_EN,
  H0_TO_H1_WR_EN22,
  N_3201,
  H0_TO_H1_WR_EN6,
  H0_TO_H1_WR_EN11,
  b_mp_ack_1z,
  b_mp_1z,
  a_mp_ack_1z,
  a_mp_1z,
  N_53_i,
  b_ack_ie_1z,
  N_691_i,
  b_mp_ie_1z,
  N_703_i,
  a_ack_ie_1z,
  N_705_i,
  a_mp_ie_1z,
  N_168_i,
  CLK,
  dff_arst
)
;
input [4:0] APB3_0_PWDATA ;
output H1_TO_H0_RDATA_0 ;
input COMMON_MB_RAM_DOUT_0 ;
input APB3_0_PADDR_5 ;
input APB3_0_PADDR_0 ;
input N_3227 ;
output N_1945 ;
output N_1943 ;
input N_872 ;
output RDATA_CH_A_1_sqmuxa ;
input N_871 ;
output RDATA_CH_B_2_sqmuxa ;
output RDATA_CH_A_3_sqmuxa ;
output RDATA_CH_A_2_sqmuxa ;
input N_1938 ;
output RDATA_CH_B_3_sqmuxa ;
input N_1930 ;
output N_3179 ;
input N_3226 ;
output RDATA_CH_B_1_sqmuxa ;
output N_520_i ;
output N_517_i ;
output N_58_i_1z ;
input H0_TO_H1_WR_EN9 ;
output N_2166_i_1z ;
input H0_TO_H1_WR_EN40 ;
output N_2167_i_1z ;
input H0_TO_H1_WR_EN39 ;
output N_2164_i_1z ;
input H0_TO_H1_WR_EN38 ;
output N_2165_i_1z ;
input H0_TO_H1_WR_EN37 ;
output N_613_i ;
output N_1257 ;
input N_3561_i ;
output N_2207_i ;
output N_597_i ;
output N_1108_i_1z ;
input H0_TO_H1_WR_EN13 ;
output N_611_i ;
output N_2868_i ;
input RD_EN ;
input H0_TO_H1_WR_EN22 ;
output N_3201 ;
input H0_TO_H1_WR_EN6 ;
input H0_TO_H1_WR_EN11 ;
output b_mp_ack_1z ;
output b_mp_1z ;
output a_mp_ack_1z ;
output a_mp_1z ;
input N_53_i ;
output b_ack_ie_1z ;
input N_691_i ;
output b_mp_ie_1z ;
input N_703_i ;
output a_ack_ie_1z ;
input N_705_i ;
output a_mp_ie_1z ;
input N_168_i ;
input CLK ;
input dff_arst ;
wire H1_TO_H0_RDATA_0 ;
wire COMMON_MB_RAM_DOUT_0 ;
wire APB3_0_PADDR_5 ;
wire APB3_0_PADDR_0 ;
wire N_3227 ;
wire N_1945 ;
wire N_1943 ;
wire N_872 ;
wire RDATA_CH_A_1_sqmuxa ;
wire N_871 ;
wire RDATA_CH_B_2_sqmuxa ;
wire RDATA_CH_A_3_sqmuxa ;
wire RDATA_CH_A_2_sqmuxa ;
wire N_1938 ;
wire RDATA_CH_B_3_sqmuxa ;
wire N_1930 ;
wire N_3179 ;
wire N_3226 ;
wire RDATA_CH_B_1_sqmuxa ;
wire N_520_i ;
wire N_517_i ;
wire N_58_i_1z ;
wire H0_TO_H1_WR_EN9 ;
wire N_2166_i_1z ;
wire H0_TO_H1_WR_EN40 ;
wire N_2167_i_1z ;
wire H0_TO_H1_WR_EN39 ;
wire N_2164_i_1z ;
wire H0_TO_H1_WR_EN38 ;
wire N_2165_i_1z ;
wire H0_TO_H1_WR_EN37 ;
wire N_613_i ;
wire N_1257 ;
wire N_3561_i ;
wire N_2207_i ;
wire N_597_i ;
wire N_1108_i_1z ;
wire H0_TO_H1_WR_EN13 ;
wire N_611_i ;
wire N_2868_i ;
wire RD_EN ;
wire H0_TO_H1_WR_EN22 ;
wire N_3201 ;
wire H0_TO_H1_WR_EN6 ;
wire H0_TO_H1_WR_EN11 ;
wire b_mp_ack_1z ;
wire b_mp_1z ;
wire a_mp_ack_1z ;
wire a_mp_1z ;
wire N_53_i ;
wire b_ack_ie_1z ;
wire N_691_i ;
wire b_mp_ie_1z ;
wire N_703_i ;
wire a_ack_ie_1z ;
wire N_705_i ;
wire a_mp_ie_1z ;
wire N_168_i ;
wire CLK ;
wire dff_arst ;
wire mb_rd_en_delay_1_Z ;
wire VCC ;
wire N_3177_i ;
wire GND ;
wire rd_en_ch_b_delay_1_Z ;
wire N_1109_i ;
wire rd_en_ch_a_delay_1_Z ;
wire N_1078_i_Z ;
wire N_1082_i_Z ;
wire a_mp_4 ;
wire un1_ctrl_b_wr_en_0_0_a2_0_a3_Z ;
wire a_mp_ack_4 ;
wire b_mp_4 ;
wire b_mp_ack_4 ;
wire a_mp_4_0_0_1_a3_0_Z ;
wire b_mp_ack_4_0_0_1_a3_0_Z ;
wire b_mp_4_0_0_1_a3_0_Z ;
wire a_mp_ack_4_0_0_1_a3_0_Z ;
// @11:1673
  SLE mb_rd_en_delay_1 (
	.Q(mb_rd_en_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_3177_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_b_delay_1 (
	.Q(rd_en_ch_b_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1109_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_a_delay_1 (
	.Q(rd_en_ch_a_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_168_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1516
  SLE a_mp_ie (
	.Q(a_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_705_i),
	.EN(N_1078_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1563
  SLE a_ack_ie (
	.Q(a_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_703_i),
	.EN(N_1078_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1606
  SLE b_mp_ie (
	.Q(b_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_691_i),
	.EN(N_1082_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1653
  SLE b_ack_ie (
	.Q(b_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_53_i),
	.EN(N_1082_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1529
  SLE a_mp (
	.Q(a_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_4),
	.EN(un1_ctrl_b_wr_en_0_0_a2_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1546
  SLE a_mp_ack (
	.Q(a_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_ack_4),
	.EN(un1_ctrl_b_wr_en_0_0_a2_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1619
  SLE b_mp (
	.Q(b_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_4),
	.EN(un1_ctrl_b_wr_en_0_0_a2_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1636
  SLE b_mp_ack (
	.Q(b_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_ack_4),
	.EN(un1_ctrl_b_wr_en_0_0_a2_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1531
  CFG2 a_mp_4_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN11),
	.B(APB3_0_PWDATA[0]),
	.Y(a_mp_4_0_0_1_a3_0_Z)
);
defparam a_mp_4_0_0_1_a3_0.INIT=4'h8;
// @11:1638
  CFG2 b_mp_ack_4_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN6),
	.B(APB3_0_PWDATA[3]),
	.Y(b_mp_ack_4_0_0_1_a3_0_Z)
);
defparam b_mp_ack_4_0_0_1_a3_0.INIT=4'h8;
// @11:1621
  CFG2 b_mp_4_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN6),
	.B(APB3_0_PWDATA[0]),
	.Y(b_mp_4_0_0_1_a3_0_Z)
);
defparam b_mp_4_0_0_1_a3_0.INIT=4'h8;
// @11:1548
  CFG2 a_mp_ack_4_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN11),
	.B(APB3_0_PWDATA[3]),
	.Y(a_mp_ack_4_0_0_1_a3_0_Z)
);
defparam a_mp_ack_4_0_0_1_a3_0.INIT=4'h8;
// @11:1668
  CFG2 MB_RD_EN_0_0_i_o2 (
	.A(H0_TO_H1_WR_EN11),
	.B(H0_TO_H1_WR_EN6),
	.Y(N_3201)
);
defparam MB_RD_EN_0_0_i_o2.INIT=4'hE;
// @11:3288
  CFG2 N_101_i_i_0 (
	.A(H0_TO_H1_WR_EN22),
	.B(RD_EN),
	.Y(N_2868_i)
);
defparam N_101_i_i_0.INIT=4'h8;
// @11:1477
  CFG2 \MP_ACK_1_i[0]  (
	.A(a_mp_ack_1z),
	.B(a_ack_ie_1z),
	.Y(N_611_i)
);
defparam \MP_ACK_1_i[0] .INIT=4'h8;
// @11:3255
  CFG2 N_1108_i (
	.A(H0_TO_H1_WR_EN13),
	.B(RD_EN),
	.Y(N_1108_i_1z)
);
defparam N_1108_i.INIT=4'h8;
// @11:1818
  CFG2 b_mp_ie_RNI7VB3 (
	.A(b_mp_1z),
	.B(b_mp_ie_1z),
	.Y(N_597_i)
);
defparam b_mp_ie_RNI7VB3.INIT=4'h8;
// @11:1818
  CFG2 b_ack_ie_RNI7IUD (
	.A(b_mp_ack_1z),
	.B(b_ack_ie_1z),
	.Y(N_2207_i)
);
defparam b_ack_ie_RNI7IUD.INIT=4'h8;
// @11:1700
  CFG3 N_2930_i_i_o3 (
	.A(APB3_0_PADDR_5),
	.B(APB3_0_PADDR_0),
	.C(N_3561_i),
	.Y(N_1257)
);
defparam N_2930_i_i_o3.INIT=8'hFE;
// @11:1826
  CFG2 a_mp_ie_RNI5MPD (
	.A(a_mp_1z),
	.B(a_mp_ie_1z),
	.Y(N_613_i)
);
defparam a_mp_ie_RNI5MPD.INIT=4'h8;
// @11:1859
  CFG2 N_2165_i (
	.A(H0_TO_H1_WR_EN37),
	.B(RD_EN),
	.Y(N_2165_i_1z)
);
defparam N_2165_i.INIT=4'h4;
// @11:1859
  CFG2 N_2164_i (
	.A(H0_TO_H1_WR_EN38),
	.B(RD_EN),
	.Y(N_2164_i_1z)
);
defparam N_2164_i.INIT=4'h4;
// @11:1859
  CFG2 N_2167_i (
	.A(H0_TO_H1_WR_EN39),
	.B(RD_EN),
	.Y(N_2167_i_1z)
);
defparam N_2167_i.INIT=4'h4;
// @11:1859
  CFG2 N_2166_i (
	.A(H0_TO_H1_WR_EN40),
	.B(RD_EN),
	.Y(N_2166_i_1z)
);
defparam N_2166_i.INIT=4'h4;
// @11:1673
  CFG2 N_58_i (
	.A(H0_TO_H1_WR_EN9),
	.B(RD_EN),
	.Y(N_58_i_1z)
);
defparam N_58_i.INIT=4'h8;
// @11:1673
  CFG2 rd_en_ch_b_delay_1_RNO (
	.A(H0_TO_H1_WR_EN11),
	.B(RD_EN),
	.Y(N_1109_i)
);
defparam rd_en_ch_b_delay_1_RNO.INIT=4'h8;
// @11:1713
  CFG2 rd_en_ch_b_delay_1_RNI3R6F (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_b_delay_1_Z),
	.Y(N_517_i)
);
defparam rd_en_ch_b_delay_1_RNI3R6F.INIT=4'h8;
// @11:1692
  CFG2 rd_en_ch_a_delay_1_RNI2JAM (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(N_520_i)
);
defparam rd_en_ch_a_delay_1_RNI2JAM.INIT=4'h8;
// @11:1713
  CFG4 \RDATA_CH_B_1[3]  (
	.A(N_517_i),
	.B(a_mp_ack_1z),
	.C(RDATA_CH_B_1_sqmuxa),
	.D(COMMON_MB_RAM_DOUT_0),
	.Y(H1_TO_H0_RDATA_0)
);
defparam \RDATA_CH_B_1[3] .INIT=16'hCAC0;
// @11:3255
  CFG2 MB_RD_EN_0_0_i_o2_RNIBLI51 (
	.A(N_3226),
	.B(N_3201),
	.Y(N_3179)
);
defparam MB_RD_EN_0_0_i_o2_RNIBLI51.INIT=4'hB;
// @11:1721
  CFG4 RDATA_CH_B_3_sqmuxa_0_a3_0_a2_2_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN11),
	.D(N_1930),
	.Y(RDATA_CH_B_3_sqmuxa)
);
defparam RDATA_CH_B_3_sqmuxa_0_a3_0_a2_2_a3.INIT=16'h2000;
// @11:1700
  CFG4 RDATA_CH_A_2_sqmuxa_0_a2_1_a3 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN6),
	.D(N_1938),
	.Y(RDATA_CH_A_2_sqmuxa)
);
defparam RDATA_CH_A_2_sqmuxa_0_a2_1_a3.INIT=16'h2000;
// @11:1700
  CFG4 RDATA_CH_A_3_sqmuxa_0_a2_0_0_a3 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN6),
	.D(N_1930),
	.Y(RDATA_CH_A_3_sqmuxa)
);
defparam RDATA_CH_A_3_sqmuxa_0_a2_0_0_a3.INIT=16'h2000;
// @11:1721
  CFG4 RDATA_CH_B_2_sqmuxa_0_a3_0_a2_1_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN11),
	.D(N_1938),
	.Y(RDATA_CH_B_2_sqmuxa)
);
defparam RDATA_CH_B_2_sqmuxa_0_a3_0_a2_1_a3.INIT=16'h2000;
// @11:1700
  CFG4 RDATA_CH_A_1_sqmuxa_0_0_0 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN6),
	.D(N_871),
	.Y(RDATA_CH_A_1_sqmuxa)
);
defparam RDATA_CH_A_1_sqmuxa_0_0_0.INIT=16'h0222;
// @11:1721
  CFG4 RDATA_CH_B_1_sqmuxa_0_0_1 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN11),
	.D(N_871),
	.Y(RDATA_CH_B_1_sqmuxa)
);
defparam RDATA_CH_B_1_sqmuxa_0_0_1.INIT=16'h0222;
// @11:1469
  CFG2 un1_ctrl_b_wr_en_0_0_a2_0_a3 (
	.A(N_872),
	.B(N_3201),
	.Y(un1_ctrl_b_wr_en_0_0_a2_0_a3_Z)
);
defparam un1_ctrl_b_wr_en_0_0_a2_0_a3.INIT=4'h4;
// @11:1638
  CFG2 b_mp_ack_4_0_0_1_a2 (
	.A(N_872),
	.B(APB3_0_PWDATA[4]),
	.Y(N_1943)
);
defparam b_mp_ack_4_0_0_1_a2.INIT=4'h4;
// @11:1621
  CFG2 b_mp_4_0_0_1_a2 (
	.A(N_872),
	.B(APB3_0_PWDATA[1]),
	.Y(N_1945)
);
defparam b_mp_4_0_0_1_a2.INIT=4'h4;
// @11:1673
  CFG2 mb_rd_en_delay_1_RNO (
	.A(N_3201),
	.B(N_3227),
	.Y(N_3177_i)
);
defparam mb_rd_en_delay_1_RNO.INIT=4'h2;
// @11:1516
  CFG2 N_1078_i (
	.A(N_872),
	.B(H0_TO_H1_WR_EN6),
	.Y(N_1078_i_Z)
);
defparam N_1078_i.INIT=4'h4;
// @11:1606
  CFG2 N_1082_i (
	.A(N_872),
	.B(H0_TO_H1_WR_EN11),
	.Y(N_1082_i_Z)
);
defparam N_1082_i.INIT=4'h4;
// @11:1621
  CFG4 b_mp_4_0_0_1 (
	.A(H0_TO_H1_WR_EN11),
	.B(b_mp_4_0_0_1_a3_0_Z),
	.C(N_872),
	.D(N_1945),
	.Y(b_mp_4)
);
defparam b_mp_4_0_0_1.INIT=16'hEEC4;
// @11:1531
  CFG4 a_mp_4_0_0_1 (
	.A(H0_TO_H1_WR_EN6),
	.B(a_mp_4_0_0_1_a3_0_Z),
	.C(N_872),
	.D(N_1945),
	.Y(a_mp_4)
);
defparam a_mp_4_0_0_1.INIT=16'hEEC4;
// @11:1638
  CFG4 b_mp_ack_4_0_0_1 (
	.A(H0_TO_H1_WR_EN11),
	.B(b_mp_ack_4_0_0_1_a3_0_Z),
	.C(N_872),
	.D(N_1943),
	.Y(b_mp_ack_4)
);
defparam b_mp_ack_4_0_0_1.INIT=16'hEEC4;
// @11:1548
  CFG4 a_mp_ack_4_0_0_1 (
	.A(H0_TO_H1_WR_EN6),
	.B(a_mp_ack_4_0_0_1_a3_0_Z),
	.C(N_872),
	.D(N_1943),
	.Y(a_mp_ack_4)
);
defparam a_mp_ack_4_0_0_1.INIT=16'hEEC4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_channel_Z5 */

module miv_ihc_channel_Z6 (
  APB3_0_PWDATA,
  H2_TO_H0_RDATA_0,
  COMMON_MB_RAM_DOUT_0,
  APB3_0_PADDR,
  N_1943,
  N_1945,
  N_872,
  N_871,
  un4_wr_en_irq_mask_i,
  N_896,
  N_2138,
  RDATA_CH_B_3_sqmuxa,
  N_1930,
  RDATA_CH_B_2_sqmuxa,
  N_1938,
  N_975,
  N_785_2,
  N_3202,
  WR_EN,
  RDATA12,
  H0_TO_H1_WR_EN36,
  N_867,
  RDATA_CH_B_1_sqmuxa,
  N_3231,
  N_3193,
  N_861,
  N_3200,
  N_168_i_1z,
  H0_TO_H1_WR_EN6,
  N_523_i,
  RD_EN,
  H0_TO_H1_WR_EN16,
  RDATA_CH_A_0_sqmuxa_1z,
  N_2200_i,
  N_926,
  N_863,
  RDATA_CH_A_2_sqmuxa_1z,
  N_3561_i,
  RDATA_CH_A_3_sqmuxa_1z,
  RDATA_CH_A_1_sqmuxa_1z,
  H0_TO_H1_WR_EN7,
  N_3194,
  b_mp_ack_1z,
  b_mp_1z,
  a_mp_ack_1z,
  a_mp_1z,
  N_731_i,
  b_ack_ie_1z,
  N_733_i,
  b_mp_ie_1z,
  a_ack_ie_1z,
  N_749_i,
  a_mp_ie_1z,
  CLK,
  dff_arst
)
;
input [5:0] APB3_0_PWDATA ;
output H2_TO_H0_RDATA_0 ;
input COMMON_MB_RAM_DOUT_0 ;
input [7:0] APB3_0_PADDR ;
input N_1943 ;
input N_1945 ;
input N_872 ;
input N_871 ;
output un4_wr_en_irq_mask_i ;
output N_896 ;
input N_2138 ;
output RDATA_CH_B_3_sqmuxa ;
input N_1930 ;
output RDATA_CH_B_2_sqmuxa ;
input N_1938 ;
input N_975 ;
output N_785_2 ;
input N_3202 ;
input WR_EN ;
output RDATA12 ;
input H0_TO_H1_WR_EN36 ;
output N_867 ;
output RDATA_CH_B_1_sqmuxa ;
input N_3231 ;
input N_3193 ;
input N_861 ;
input N_3200 ;
output N_168_i_1z ;
input H0_TO_H1_WR_EN6 ;
output N_523_i ;
input RD_EN ;
input H0_TO_H1_WR_EN16 ;
output RDATA_CH_A_0_sqmuxa_1z ;
output N_2200_i ;
output N_926 ;
input N_863 ;
output RDATA_CH_A_2_sqmuxa_1z ;
input N_3561_i ;
output RDATA_CH_A_3_sqmuxa_1z ;
output RDATA_CH_A_1_sqmuxa_1z ;
input H0_TO_H1_WR_EN7 ;
output N_3194 ;
output b_mp_ack_1z ;
output b_mp_1z ;
output a_mp_ack_1z ;
output a_mp_1z ;
input N_731_i ;
output b_ack_ie_1z ;
input N_733_i ;
output b_mp_ie_1z ;
output a_ack_ie_1z ;
input N_749_i ;
output a_mp_ie_1z ;
input CLK ;
input dff_arst ;
wire H2_TO_H0_RDATA_0 ;
wire COMMON_MB_RAM_DOUT_0 ;
wire N_1943 ;
wire N_1945 ;
wire N_872 ;
wire N_871 ;
wire un4_wr_en_irq_mask_i ;
wire N_896 ;
wire N_2138 ;
wire RDATA_CH_B_3_sqmuxa ;
wire N_1930 ;
wire RDATA_CH_B_2_sqmuxa ;
wire N_1938 ;
wire N_975 ;
wire N_785_2 ;
wire N_3202 ;
wire WR_EN ;
wire RDATA12 ;
wire H0_TO_H1_WR_EN36 ;
wire N_867 ;
wire RDATA_CH_B_1_sqmuxa ;
wire N_3231 ;
wire N_3193 ;
wire N_861 ;
wire N_3200 ;
wire N_168_i_1z ;
wire H0_TO_H1_WR_EN6 ;
wire N_523_i ;
wire RD_EN ;
wire H0_TO_H1_WR_EN16 ;
wire RDATA_CH_A_0_sqmuxa_1z ;
wire N_2200_i ;
wire N_926 ;
wire N_863 ;
wire RDATA_CH_A_2_sqmuxa_1z ;
wire N_3561_i ;
wire RDATA_CH_A_3_sqmuxa_1z ;
wire RDATA_CH_A_1_sqmuxa_1z ;
wire H0_TO_H1_WR_EN7 ;
wire N_3194 ;
wire b_mp_ack_1z ;
wire b_mp_1z ;
wire a_mp_ack_1z ;
wire a_mp_1z ;
wire N_731_i ;
wire b_ack_ie_1z ;
wire N_733_i ;
wire b_mp_ie_1z ;
wire a_ack_ie_1z ;
wire N_749_i ;
wire a_mp_ie_1z ;
wire CLK ;
wire dff_arst ;
wire mb_rd_en_delay_1_Z ;
wire VCC ;
wire MB_RD_EN ;
wire GND ;
wire rd_en_ch_b_delay_1_Z ;
wire RD_EN_m_i_0_i_a2_Z ;
wire rd_en_ch_a_delay_1_Z ;
wire N_274_i ;
wire N_3213_i ;
wire N_1077_i_Z ;
wire a_mp_9 ;
wire un1_ctrl_b_wr_en_0_Z ;
wire a_mp_ack_9 ;
wire b_mp_9 ;
wire b_mp_ack_9 ;
wire N_3209 ;
wire RDATA_CH_A_2_sqmuxa_2_Z ;
wire RDATA_CH_A_3_sqmuxa_1_Z ;
wire N_1331 ;
wire RDATA_CH_A_3_sqmuxa_1_0_Z ;
wire RDATA_CH_A_1_sqmuxa_i_1 ;
wire RDATA_CH_A_2_sqmuxa_4_Z ;
wire N_1898 ;
wire b_mp_9_0_0_0_a3_0_Z ;
wire b_mp_ack_9_0_0_0_a3_0_Z ;
wire un7_ctrl_a_wr_en_0_a2_3_o2_0_Z ;
wire N_1407 ;
// @11:1673
  SLE mb_rd_en_delay_1 (
	.Q(mb_rd_en_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(MB_RD_EN),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_b_delay_1 (
	.Q(rd_en_ch_b_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RD_EN_m_i_0_i_a2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_a_delay_1 (
	.Q(rd_en_ch_a_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_274_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1516
  SLE a_mp_ie (
	.Q(a_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_749_i),
	.EN(N_3213_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1563
  SLE a_ack_ie (
	.Q(a_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[5]),
	.EN(N_3213_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1606
  SLE b_mp_ie (
	.Q(b_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_733_i),
	.EN(N_1077_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1653
  SLE b_ack_ie (
	.Q(b_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_731_i),
	.EN(N_1077_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1529
  SLE a_mp (
	.Q(a_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_9),
	.EN(un1_ctrl_b_wr_en_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1546
  SLE a_mp_ack (
	.Q(a_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_ack_9),
	.EN(un1_ctrl_b_wr_en_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1619
  SLE b_mp (
	.Q(b_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_9),
	.EN(un1_ctrl_b_wr_en_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1636
  SLE b_mp_ack (
	.Q(b_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_ack_9),
	.EN(un1_ctrl_b_wr_en_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1721
  CFG4 RDATA_CH_B_3_sqmuxa_0_a2_0_i_0_o2 (
	.A(APB3_0_PADDR[5]),
	.B(APB3_0_PADDR[6]),
	.C(APB3_0_PADDR[1]),
	.D(APB3_0_PADDR[0]),
	.Y(N_3194)
);
defparam RDATA_CH_B_3_sqmuxa_0_a2_0_i_0_o2.INIT=16'hFFFE;
// @11:1700
  CFG4 RDATA_CH_A_1_sqmuxa (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN7),
	.D(N_3209),
	.Y(RDATA_CH_A_1_sqmuxa_1z)
);
defparam RDATA_CH_A_1_sqmuxa.INIT=16'h0222;
// @11:1700
  CFG4 RDATA_CH_A_2_sqmuxa_2 (
	.A(APB3_0_PADDR[0]),
	.B(APB3_0_PADDR[1]),
	.C(APB3_0_PADDR[2]),
	.D(H0_TO_H1_WR_EN7),
	.Y(RDATA_CH_A_2_sqmuxa_2_Z)
);
defparam RDATA_CH_A_2_sqmuxa_2.INIT=16'h1000;
// @11:1700
  CFG4 RDATA_CH_A_3_sqmuxa_1 (
	.A(APB3_0_PADDR[0]),
	.B(APB3_0_PADDR[1]),
	.C(APB3_0_PADDR[2]),
	.D(H0_TO_H1_WR_EN7),
	.Y(RDATA_CH_A_3_sqmuxa_1_Z)
);
defparam RDATA_CH_A_3_sqmuxa_1.INIT=16'h01FF;
// @11:1700
  CFG4 RDATA_CH_A_3_sqmuxa (
	.A(N_1331),
	.B(RDATA_CH_A_3_sqmuxa_1_Z),
	.C(APB3_0_PADDR[5]),
	.D(RDATA_CH_A_3_sqmuxa_1_0_Z),
	.Y(RDATA_CH_A_3_sqmuxa_1z)
);
defparam RDATA_CH_A_3_sqmuxa.INIT=16'h0400;
// @11:1700
  CFG4 RDATA_CH_A_3_sqmuxa_1_0 (
	.A(N_3561_i),
	.B(H0_TO_H1_WR_EN7),
	.C(RDATA_CH_A_1_sqmuxa_i_1),
	.D(APB3_0_PADDR[3]),
	.Y(RDATA_CH_A_3_sqmuxa_1_0_Z)
);
defparam RDATA_CH_A_3_sqmuxa_1_0.INIT=16'h4000;
// @11:1700
  CFG3 RDATA_CH_A_2_sqmuxa (
	.A(APB3_0_PADDR[3]),
	.B(APB3_0_PADDR[5]),
	.C(RDATA_CH_A_2_sqmuxa_4_Z),
	.Y(RDATA_CH_A_2_sqmuxa_1z)
);
defparam RDATA_CH_A_2_sqmuxa.INIT=8'h10;
// @11:1668
  CFG3 MB_RD_EN_0_0_0_o2_0 (
	.A(N_1898),
	.B(N_3561_i),
	.C(N_863),
	.Y(N_926)
);
defparam MB_RD_EN_0_0_0_o2_0.INIT=8'hAB;
// @11:1621
  CFG2 b_mp_9_0_0_0_a3_0 (
	.A(H0_TO_H1_WR_EN7),
	.B(APB3_0_PWDATA[0]),
	.Y(b_mp_9_0_0_0_a3_0_Z)
);
defparam b_mp_9_0_0_0_a3_0.INIT=4'h8;
// @11:1638
  CFG2 b_mp_ack_9_0_0_0_a3_0 (
	.A(H0_TO_H1_WR_EN7),
	.B(APB3_0_PWDATA[3]),
	.Y(b_mp_ack_9_0_0_0_a3_0_Z)
);
defparam b_mp_ack_9_0_0_0_a3_0.INIT=4'h8;
// @11:1476
  CFG2 \MP_IRQ_1_i[1]  (
	.A(b_mp_1z),
	.B(b_mp_ie_1z),
	.Y(N_2200_i)
);
defparam \MP_IRQ_1_i[1] .INIT=4'h8;
// @11:1700
  CFG2 RDATA_CH_A_0_sqmuxa (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(RDATA_CH_A_0_sqmuxa_1z)
);
defparam RDATA_CH_A_0_sqmuxa.INIT=4'h8;
// @11:2704
  CFG2 RD_EN_m_i_0_i_a2 (
	.A(H0_TO_H1_WR_EN16),
	.B(RD_EN),
	.Y(RD_EN_m_i_0_i_a2_Z)
);
defparam RD_EN_m_i_0_i_a2.INIT=4'h8;
// @11:1700
  CFG2 RDATA_CH_A_1_sqmuxa_1 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(RDATA_CH_A_1_sqmuxa_i_1)
);
defparam RDATA_CH_A_1_sqmuxa_1.INIT=4'h4;
// @11:1494
  CFG3 un7_ctrl_a_wr_en_4_i_a2 (
	.A(APB3_0_PADDR[6]),
	.B(H0_TO_H1_WR_EN7),
	.C(APB3_0_PADDR[7]),
	.Y(N_1331)
);
defparam un7_ctrl_a_wr_en_4_i_a2.INIT=8'hC8;
// @11:1673
  CFG2 rd_en_ch_a_delay_1_RNO (
	.A(H0_TO_H1_WR_EN7),
	.B(RD_EN),
	.Y(N_274_i)
);
defparam rd_en_ch_a_delay_1_RNO.INIT=4'h8;
// @11:1713
  CFG2 rd_en_ch_b_delay_1_RNI7LRJ (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_b_delay_1_Z),
	.Y(N_523_i)
);
defparam rd_en_ch_b_delay_1_RNI7LRJ.INIT=4'h8;
// @11:1673
  CFG2 N_168_i (
	.A(H0_TO_H1_WR_EN6),
	.B(RD_EN),
	.Y(N_168_i_1z)
);
defparam N_168_i.INIT=4'h8;
// @11:1494
  CFG3 un7_ctrl_a_wr_en_0_a2_3_o2_0 (
	.A(APB3_0_PADDR[6]),
	.B(N_3200),
	.C(APB3_0_PADDR[7]),
	.Y(un7_ctrl_a_wr_en_0_a2_3_o2_0_Z)
);
defparam un7_ctrl_a_wr_en_0_a2_3_o2_0.INIT=8'hFE;
// @11:1668
  CFG4 MB_RD_EN_0_0_0_a2_0 (
	.A(N_861),
	.B(N_3193),
	.C(N_3231),
	.D(H0_TO_H1_WR_EN7),
	.Y(N_1898)
);
defparam MB_RD_EN_0_0_0_a2_0.INIT=16'h0444;
// @11:1713
  CFG4 \RDATA_CH_B_1[3]  (
	.A(N_523_i),
	.B(a_mp_ack_1z),
	.C(RDATA_CH_B_1_sqmuxa),
	.D(COMMON_MB_RAM_DOUT_0),
	.Y(H2_TO_H0_RDATA_0)
);
defparam \RDATA_CH_B_1[3] .INIT=16'hCAC0;
// @11:1700
  CFG4 RDATA_CH_A_2_sqmuxa_4 (
	.A(N_1331),
	.B(RDATA_CH_A_2_sqmuxa_2_Z),
	.C(RDATA_CH_A_1_sqmuxa_i_1),
	.D(N_3561_i),
	.Y(RDATA_CH_A_2_sqmuxa_4_Z)
);
defparam RDATA_CH_A_2_sqmuxa_4.INIT=16'h0040;
// @11:1721
  CFG3 RDATA_CH_B_3_sqmuxa_0_a2_0_i_0_o3 (
	.A(N_3194),
	.B(N_3561_i),
	.C(APB3_0_PADDR[7]),
	.Y(N_867)
);
defparam RDATA_CH_B_3_sqmuxa_0_a2_0_i_0_o3.INIT=8'hFE;
// @11:1494
  CFG4 un7_ctrl_a_wr_en_0_a2_3_o2 (
	.A(N_3561_i),
	.B(N_3193),
	.C(un7_ctrl_a_wr_en_0_a2_3_o2_0_Z),
	.D(H0_TO_H1_WR_EN7),
	.Y(N_3209)
);
defparam un7_ctrl_a_wr_en_0_a2_3_o2.INIT=16'hFEFC;
  CFG4 RDATA_CH_B_3_sqmuxa_0_a2_0_i_0_o3_RNI93UF_0 (
	.A(APB3_0_PADDR[2]),
	.B(APB3_0_PADDR[3]),
	.C(H0_TO_H1_WR_EN36),
	.D(N_867),
	.Y(RDATA12)
);
defparam RDATA_CH_B_3_sqmuxa_0_a2_0_i_0_o3_RNI93UF_0.INIT=16'h0004;
// @11:1494
  CFG3 ctrl_a_wr_en_0_o2 (
	.A(H0_TO_H1_WR_EN7),
	.B(N_3209),
	.C(WR_EN),
	.Y(N_3213_i)
);
defparam ctrl_a_wr_en_0_o2.INIT=8'h20;
// @11:1668
  CFG4 MB_RD_EN_0_0_0_a3 (
	.A(N_3202),
	.B(APB3_0_PADDR[7]),
	.C(N_926),
	.D(H0_TO_H1_WR_EN7),
	.Y(N_785_2)
);
defparam MB_RD_EN_0_0_0_a3.INIT=16'h1000;
// @11:1668
  CFG3 MB_RD_EN_0_0_0_a3_1 (
	.A(H0_TO_H1_WR_EN7),
	.B(N_975),
	.C(RD_EN),
	.Y(N_1407)
);
defparam MB_RD_EN_0_0_0_a3_1.INIT=8'h20;
// @11:1721
  CFG4 RDATA_CH_B_2_sqmuxa_0_a2_0_a2_0_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN16),
	.D(N_1938),
	.Y(RDATA_CH_B_2_sqmuxa)
);
defparam RDATA_CH_B_2_sqmuxa_0_a2_0_a2_0_a3.INIT=16'h2000;
// @11:1721
  CFG4 RDATA_CH_B_3_sqmuxa_0_a2_3_a2_1_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN16),
	.D(N_1930),
	.Y(RDATA_CH_B_3_sqmuxa)
);
defparam RDATA_CH_B_3_sqmuxa_0_a2_3_a2_1_a3.INIT=16'h2000;
// @11:1668
  CFG3 MB_RD_EN_0_0_0_o2 (
	.A(N_975),
	.B(APB3_0_PADDR[5]),
	.C(N_2138),
	.Y(N_896)
);
defparam MB_RD_EN_0_0_0_o2.INIT=8'hD5;
  CFG4 RDATA_CH_B_3_sqmuxa_0_a2_0_i_0_o3_RNI93UF (
	.A(APB3_0_PADDR[2]),
	.B(APB3_0_PADDR[3]),
	.C(H0_TO_H1_WR_EN36),
	.D(N_867),
	.Y(un4_wr_en_irq_mask_i)
);
defparam RDATA_CH_B_3_sqmuxa_0_a2_0_i_0_o3_RNI93UF.INIT=16'hF0F1;
// @11:1721
  CFG4 RDATA_CH_B_1_sqmuxa_0_0_1 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN16),
	.D(N_871),
	.Y(RDATA_CH_B_1_sqmuxa)
);
defparam RDATA_CH_B_1_sqmuxa_0_0_1.INIT=16'h0222;
// @11:1548
  CFG4 a_mp_ack_9_0_0_0 (
	.A(APB3_0_PWDATA[4]),
	.B(APB3_0_PWDATA[3]),
	.C(N_3213_i),
	.D(H0_TO_H1_WR_EN16),
	.Y(a_mp_ack_9)
);
defparam a_mp_ack_9_0_0_0.INIT=16'hACA0;
// @11:1469
  CFG3 un1_ctrl_b_wr_en_0 (
	.A(H0_TO_H1_WR_EN16),
	.B(N_3213_i),
	.C(N_872),
	.Y(un1_ctrl_b_wr_en_0_Z)
);
defparam un1_ctrl_b_wr_en_0.INIT=8'hCE;
// @11:1469
  CFG2 N_1077_i (
	.A(N_872),
	.B(H0_TO_H1_WR_EN16),
	.Y(N_1077_i_Z)
);
defparam N_1077_i.INIT=4'h4;
// @11:1531
  CFG4 a_mp_9_0_0_0 (
	.A(APB3_0_PWDATA[1]),
	.B(APB3_0_PWDATA[0]),
	.C(N_3213_i),
	.D(H0_TO_H1_WR_EN16),
	.Y(a_mp_9)
);
defparam a_mp_9_0_0_0.INIT=16'hACA0;
// @11:1668
  CFG4 MB_RD_EN_0_0_0 (
	.A(RD_EN_m_i_0_i_a2_Z),
	.B(N_1407),
	.C(N_785_2),
	.D(N_896),
	.Y(MB_RD_EN)
);
defparam MB_RD_EN_0_0_0.INIT=16'hFEFC;
// @11:1621
  CFG4 b_mp_9_0_0_0 (
	.A(H0_TO_H1_WR_EN16),
	.B(b_mp_9_0_0_0_a3_0_Z),
	.C(N_872),
	.D(N_1945),
	.Y(b_mp_9)
);
defparam b_mp_9_0_0_0.INIT=16'hEEC4;
// @11:1638
  CFG4 b_mp_ack_9_0_0_0 (
	.A(H0_TO_H1_WR_EN16),
	.B(b_mp_ack_9_0_0_0_a3_0_Z),
	.C(N_872),
	.D(N_1943),
	.Y(b_mp_ack_9)
);
defparam b_mp_ack_9_0_0_0.INIT=16'hEEC4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_channel_Z6 */

module miv_ihc_channel_Z7 (
  APB3_0_PWDATA,
  APB3_0_PADDR,
  RDATA_CH_A_1_sqmuxa,
  RDATA_CH_B_2_sqmuxa,
  RDATA_CH_B_3_sqmuxa,
  N_3561_i,
  WR_EN,
  RDATA_CH_A_2_sqmuxa,
  N_1938,
  RDATA_CH_A_3_sqmuxa,
  N_1257,
  H0_TO_H1_WR_EN8,
  N_3194,
  N_605_i,
  N_1507,
  RDATA_CH_A_0_sqmuxa,
  N_2192_i,
  RDATA_CH_B_1_sqmuxa,
  N_871,
  H0_TO_H1_WR_EN21,
  b_mp_ack_1z,
  b_mp_1z,
  a_mp_ack_1z,
  a_mp_1z,
  N_715_i,
  b_ack_ie_1z,
  N_717_i,
  b_mp_ie_1z,
  N_2897_i,
  a_ack_ie_1z,
  N_699_i,
  a_mp_ie_1z,
  N_2875_i,
  N_231_i,
  MB_RD_EN,
  CLK,
  dff_arst
)
;
input [4:0] APB3_0_PWDATA ;
input [7:0] APB3_0_PADDR ;
output RDATA_CH_A_1_sqmuxa ;
output RDATA_CH_B_2_sqmuxa ;
output RDATA_CH_B_3_sqmuxa ;
input N_3561_i ;
input WR_EN ;
output RDATA_CH_A_2_sqmuxa ;
input N_1938 ;
output RDATA_CH_A_3_sqmuxa ;
input N_1257 ;
input H0_TO_H1_WR_EN8 ;
input N_3194 ;
output N_605_i ;
output N_1507 ;
output RDATA_CH_A_0_sqmuxa ;
output N_2192_i ;
output RDATA_CH_B_1_sqmuxa ;
input N_871 ;
input H0_TO_H1_WR_EN21 ;
output b_mp_ack_1z ;
output b_mp_1z ;
output a_mp_ack_1z ;
output a_mp_1z ;
input N_715_i ;
output b_ack_ie_1z ;
input N_717_i ;
output b_mp_ie_1z ;
input N_2897_i ;
output a_ack_ie_1z ;
input N_699_i ;
output a_mp_ie_1z ;
input N_2875_i ;
input N_231_i ;
input MB_RD_EN ;
input CLK ;
input dff_arst ;
wire RDATA_CH_A_1_sqmuxa ;
wire RDATA_CH_B_2_sqmuxa ;
wire RDATA_CH_B_3_sqmuxa ;
wire N_3561_i ;
wire WR_EN ;
wire RDATA_CH_A_2_sqmuxa ;
wire N_1938 ;
wire RDATA_CH_A_3_sqmuxa ;
wire N_1257 ;
wire H0_TO_H1_WR_EN8 ;
wire N_3194 ;
wire N_605_i ;
wire N_1507 ;
wire RDATA_CH_A_0_sqmuxa ;
wire N_2192_i ;
wire RDATA_CH_B_1_sqmuxa ;
wire N_871 ;
wire H0_TO_H1_WR_EN21 ;
wire b_mp_ack_1z ;
wire b_mp_1z ;
wire a_mp_ack_1z ;
wire a_mp_1z ;
wire N_715_i ;
wire b_ack_ie_1z ;
wire N_717_i ;
wire b_mp_ie_1z ;
wire N_2897_i ;
wire a_ack_ie_1z ;
wire N_699_i ;
wire a_mp_ie_1z ;
wire N_2875_i ;
wire N_231_i ;
wire MB_RD_EN ;
wire CLK ;
wire dff_arst ;
wire mb_rd_en_delay_1_Z ;
wire VCC ;
wire GND ;
wire rd_en_ch_b_delay_1_Z ;
wire rd_en_ch_a_delay_1_Z ;
wire N_1202_i ;
wire N_3206_i ;
wire a_mp_14 ;
wire un1_ctrl_b_wr_en_0_0 ;
wire a_mp_ack_14 ;
wire b_mp_14 ;
wire b_mp_ack_14 ;
wire N_2110 ;
wire N_1250 ;
wire RDATA_CH_A_3_sqmuxa_0_a3_0_Z ;
wire RDATA_CH_B_2_sqmuxa_0_a3_2_Z ;
wire RDATA_CH_B_3_sqmuxa_0_a3_0_2_Z ;
wire RDATA_CH_B_3_sqmuxa_0_a3_0_4_Z ;
wire RDATA_CH_B_2_sqmuxa_0_a3_5_Z ;
// @11:1673
  SLE mb_rd_en_delay_1 (
	.Q(mb_rd_en_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(MB_RD_EN),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_b_delay_1 (
	.Q(rd_en_ch_b_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_231_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_a_delay_1 (
	.Q(rd_en_ch_a_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2875_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1516
  SLE a_mp_ie (
	.Q(a_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_699_i),
	.EN(N_1202_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1563
  SLE a_ack_ie (
	.Q(a_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2897_i),
	.EN(N_1202_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1606
  SLE b_mp_ie (
	.Q(b_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_717_i),
	.EN(N_3206_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1653
  SLE b_ack_ie (
	.Q(b_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_715_i),
	.EN(N_3206_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1529
  SLE a_mp (
	.Q(a_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_14),
	.EN(un1_ctrl_b_wr_en_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1546
  SLE a_mp_ack (
	.Q(a_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_ack_14),
	.EN(un1_ctrl_b_wr_en_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1619
  SLE b_mp (
	.Q(b_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_14),
	.EN(un1_ctrl_b_wr_en_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1636
  SLE b_mp_ack (
	.Q(b_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_ack_14),
	.EN(un1_ctrl_b_wr_en_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1721
  CFG4 RDATA_CH_B_1_sqmuxa_0_0_1 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN21),
	.D(N_871),
	.Y(RDATA_CH_B_1_sqmuxa)
);
defparam RDATA_CH_B_1_sqmuxa_0_0_1.INIT=16'h0222;
// @11:1700
  CFG2 RDATA_CH_A_3_sqmuxa_0_a3_0 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(N_2110)
);
defparam RDATA_CH_A_3_sqmuxa_0_a3_0.INIT=4'h4;
// @11:1476
  CFG2 \MP_IRQ_1_i[1]  (
	.A(b_mp_1z),
	.B(b_mp_ie_1z),
	.Y(N_2192_i)
);
defparam \MP_IRQ_1_i[1] .INIT=4'h8;
// @11:1700
  CFG2 RDATA_CH_A_0_sqmuxa_i_0_i_a3 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(RDATA_CH_A_0_sqmuxa)
);
defparam RDATA_CH_A_0_sqmuxa_i_0_i_a3.INIT=4'h8;
// @11:1721
  CFG2 RDATA_CH_B_0_sqmuxa_i_0_0_i_a3 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_b_delay_1_Z),
	.Y(N_1507)
);
defparam RDATA_CH_B_0_sqmuxa_i_0_0_i_a3.INIT=4'h8;
// @11:1721
  CFG2 RDATA_CH_B_2_sqmuxa_0_a2_i_o3 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_b_delay_1_Z),
	.Y(N_1250)
);
defparam RDATA_CH_B_2_sqmuxa_0_a2_i_o3.INIT=4'hB;
// @11:1700
  CFG2 RDATA_CH_A_3_sqmuxa_0_a3_0_0 (
	.A(APB3_0_PADDR[3]),
	.B(N_2110),
	.Y(RDATA_CH_A_3_sqmuxa_0_a3_0_Z)
);
defparam RDATA_CH_A_3_sqmuxa_0_a3_0_0.INIT=4'h8;
// @11:1826
  CFG2 a_mp_ie_RNIDEEA (
	.A(a_mp_1z),
	.B(a_mp_ie_1z),
	.Y(N_605_i)
);
defparam a_mp_ie_RNIDEEA.INIT=4'h8;
// @11:1721
  CFG4 RDATA_CH_B_2_sqmuxa_0_a3_2 (
	.A(APB3_0_PADDR[1]),
	.B(APB3_0_PADDR[0]),
	.C(N_1250),
	.D(APB3_0_PADDR[2]),
	.Y(RDATA_CH_B_2_sqmuxa_0_a3_2_Z)
);
defparam RDATA_CH_B_2_sqmuxa_0_a3_2.INIT=16'h0100;
// @11:1721
  CFG4 RDATA_CH_B_3_sqmuxa_0_a3_0_2 (
	.A(APB3_0_PADDR[3]),
	.B(APB3_0_PADDR[5]),
	.C(APB3_0_PADDR[0]),
	.D(N_1250),
	.Y(RDATA_CH_B_3_sqmuxa_0_a3_0_2_Z)
);
defparam RDATA_CH_B_3_sqmuxa_0_a3_0_2.INIT=16'h0002;
// @11:1721
  CFG4 RDATA_CH_B_3_sqmuxa_0_a3_0_4 (
	.A(APB3_0_PADDR[1]),
	.B(APB3_0_PADDR[2]),
	.C(APB3_0_PADDR[6]),
	.D(RDATA_CH_B_3_sqmuxa_0_a3_0_2_Z),
	.Y(RDATA_CH_B_3_sqmuxa_0_a3_0_4_Z)
);
defparam RDATA_CH_B_3_sqmuxa_0_a3_0_4.INIT=16'h0100;
// @11:1721
  CFG4 RDATA_CH_B_2_sqmuxa_0_a3_5 (
	.A(APB3_0_PADDR[3]),
	.B(APB3_0_PADDR[5]),
	.C(APB3_0_PADDR[6]),
	.D(RDATA_CH_B_2_sqmuxa_0_a3_2_Z),
	.Y(RDATA_CH_B_2_sqmuxa_0_a3_5_Z)
);
defparam RDATA_CH_B_2_sqmuxa_0_a3_5.INIT=16'h0100;
// @11:1700
  CFG4 RDATA_CH_A_3_sqmuxa_0_a3 (
	.A(N_3194),
	.B(H0_TO_H1_WR_EN8),
	.C(RDATA_CH_A_3_sqmuxa_0_a3_0_Z),
	.D(N_1257),
	.Y(RDATA_CH_A_3_sqmuxa)
);
defparam RDATA_CH_A_3_sqmuxa_0_a3.INIT=16'h0040;
// @11:1700
  CFG3 RDATA_CH_A_2_sqmuxa_0_a3_0_a2_1_a3 (
	.A(H0_TO_H1_WR_EN8),
	.B(N_1938),
	.C(N_2110),
	.Y(RDATA_CH_A_2_sqmuxa)
);
defparam RDATA_CH_A_2_sqmuxa_0_a3_0_a2_1_a3.INIT=8'h80;
// @11:1469
  CFG3 N_1201_i_0_o2 (
	.A(H0_TO_H1_WR_EN21),
	.B(N_871),
	.C(WR_EN),
	.Y(N_3206_i)
);
defparam N_1201_i_0_o2.INIT=8'h20;
// @11:1548
  CFG3 a_mp_ack_14_0_o3 (
	.A(H0_TO_H1_WR_EN8),
	.B(N_871),
	.C(WR_EN),
	.Y(N_1202_i)
);
defparam a_mp_ack_14_0_o3.INIT=8'h20;
// @11:1721
  CFG4 RDATA_CH_B_3_sqmuxa_0_a3_0 (
	.A(N_3561_i),
	.B(APB3_0_PADDR[7]),
	.C(RDATA_CH_B_3_sqmuxa_0_a3_0_4_Z),
	.D(H0_TO_H1_WR_EN21),
	.Y(RDATA_CH_B_3_sqmuxa)
);
defparam RDATA_CH_B_3_sqmuxa_0_a3_0.INIT=16'h1000;
// @11:1721
  CFG4 RDATA_CH_B_2_sqmuxa_0_a3 (
	.A(N_3561_i),
	.B(APB3_0_PADDR[7]),
	.C(RDATA_CH_B_2_sqmuxa_0_a3_5_Z),
	.D(H0_TO_H1_WR_EN21),
	.Y(RDATA_CH_B_2_sqmuxa)
);
defparam RDATA_CH_B_2_sqmuxa_0_a3.INIT=16'h1000;
// @11:1700
  CFG3 RDATA_CH_A_1_sqmuxa_0_0_0 (
	.A(H0_TO_H1_WR_EN8),
	.B(N_871),
	.C(N_2110),
	.Y(RDATA_CH_A_1_sqmuxa)
);
defparam RDATA_CH_A_1_sqmuxa_0_0_0.INIT=8'h70;
// @11:1469
  CFG2 un1_ctrl_b_wr_en_0 (
	.A(N_1202_i),
	.B(N_3206_i),
	.Y(un1_ctrl_b_wr_en_0_0)
);
defparam un1_ctrl_b_wr_en_0.INIT=4'hE;
// @11:1531
  CFG4 a_mp_14_0_0 (
	.A(APB3_0_PWDATA[1]),
	.B(APB3_0_PWDATA[0]),
	.C(N_1202_i),
	.D(H0_TO_H1_WR_EN21),
	.Y(a_mp_14)
);
defparam a_mp_14_0_0.INIT=16'hACA0;
// @11:1638
  CFG4 b_mp_ack_14_0_0_1 (
	.A(APB3_0_PWDATA[4]),
	.B(APB3_0_PWDATA[3]),
	.C(N_3206_i),
	.D(H0_TO_H1_WR_EN8),
	.Y(b_mp_ack_14)
);
defparam b_mp_ack_14_0_0_1.INIT=16'hACA0;
// @11:1621
  CFG4 b_mp_14_0_0_1 (
	.A(APB3_0_PWDATA[1]),
	.B(APB3_0_PWDATA[0]),
	.C(N_3206_i),
	.D(H0_TO_H1_WR_EN8),
	.Y(b_mp_14)
);
defparam b_mp_14_0_0_1.INIT=16'hACA0;
// @11:1548
  CFG4 a_mp_ack_14_0_0 (
	.A(APB3_0_PWDATA[4]),
	.B(APB3_0_PWDATA[3]),
	.C(N_1202_i),
	.D(H0_TO_H1_WR_EN21),
	.Y(a_mp_ack_14)
);
defparam a_mp_ack_14_0_0.INIT=16'hACA0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_channel_Z7 */

module miv_ihc_channel_Z8 (
  APB3_0_PADDR_5,
  APB3_0_PADDR_3,
  APB3_0_PADDR_0,
  APB3_0_PADDR_1,
  APB3_0_PWDATA,
  H4_TO_H0_RDATA_2,
  H4_TO_H0_RDATA_0,
  COMMON_MB_RAM_DOUT_2,
  COMMON_MB_RAM_DOUT_0,
  MP_IRQ_1_i_i_a3_0,
  N_1945,
  N_872,
  N_3227,
  RDATA_CH_A_1_sqmuxa,
  N_871,
  RDATA_CH_A_3_sqmuxa,
  RDATA_CH_A_2_sqmuxa,
  N_1930,
  N_1938,
  N_867,
  N_3226,
  N_993,
  N_231_i_1z,
  H0_TO_H1_WR_EN21,
  N_530_i,
  N_1936,
  H0_TO_H1_WR_EN9,
  N_880,
  N_338_i,
  H0_TO_H1_WR_EN26,
  RDATA_CH_B_3_sqmuxa,
  N_528_i,
  RDATA_CH_B_1_sqmuxa,
  WR_EN,
  RD_EN,
  b_mp_ack_1z,
  b_mp_1z,
  a_mp_ack_1z,
  a_mp_1z,
  b_ack_ie_1z,
  b_mp_ie_1z,
  N_693_i,
  a_ack_ie_1z,
  N_695_i,
  a_mp_ie_1z,
  N_58_i,
  CLK,
  dff_arst
)
;
input APB3_0_PADDR_5 ;
input APB3_0_PADDR_3 ;
input APB3_0_PADDR_0 ;
input APB3_0_PADDR_1 ;
input [5:0] APB3_0_PWDATA ;
output H4_TO_H0_RDATA_2 ;
output H4_TO_H0_RDATA_0 ;
input COMMON_MB_RAM_DOUT_2 ;
input COMMON_MB_RAM_DOUT_0 ;
output MP_IRQ_1_i_i_a3_0 ;
input N_1945 ;
input N_872 ;
input N_3227 ;
output RDATA_CH_A_1_sqmuxa ;
input N_871 ;
output RDATA_CH_A_3_sqmuxa ;
output RDATA_CH_A_2_sqmuxa ;
input N_1930 ;
output N_1938 ;
input N_867 ;
output N_3226 ;
input N_993 ;
output N_231_i_1z ;
input H0_TO_H1_WR_EN21 ;
output N_530_i ;
output N_1936 ;
input H0_TO_H1_WR_EN9 ;
output N_880 ;
output N_338_i ;
input H0_TO_H1_WR_EN26 ;
output RDATA_CH_B_3_sqmuxa ;
output N_528_i ;
output RDATA_CH_B_1_sqmuxa ;
input WR_EN ;
input RD_EN ;
output b_mp_ack_1z ;
output b_mp_1z ;
output a_mp_ack_1z ;
output a_mp_1z ;
output b_ack_ie_1z ;
output b_mp_ie_1z ;
input N_693_i ;
output a_ack_ie_1z ;
input N_695_i ;
output a_mp_ie_1z ;
input N_58_i ;
input CLK ;
input dff_arst ;
wire APB3_0_PADDR_5 ;
wire APB3_0_PADDR_3 ;
wire APB3_0_PADDR_0 ;
wire APB3_0_PADDR_1 ;
wire H4_TO_H0_RDATA_2 ;
wire H4_TO_H0_RDATA_0 ;
wire COMMON_MB_RAM_DOUT_2 ;
wire COMMON_MB_RAM_DOUT_0 ;
wire MP_IRQ_1_i_i_a3_0 ;
wire N_1945 ;
wire N_872 ;
wire N_3227 ;
wire RDATA_CH_A_1_sqmuxa ;
wire N_871 ;
wire RDATA_CH_A_3_sqmuxa ;
wire RDATA_CH_A_2_sqmuxa ;
wire N_1930 ;
wire N_1938 ;
wire N_867 ;
wire N_3226 ;
wire N_993 ;
wire N_231_i_1z ;
wire H0_TO_H1_WR_EN21 ;
wire N_530_i ;
wire N_1936 ;
wire H0_TO_H1_WR_EN9 ;
wire N_880 ;
wire N_338_i ;
wire H0_TO_H1_WR_EN26 ;
wire RDATA_CH_B_3_sqmuxa ;
wire N_528_i ;
wire RDATA_CH_B_1_sqmuxa ;
wire WR_EN ;
wire RD_EN ;
wire b_mp_ack_1z ;
wire b_mp_1z ;
wire a_mp_ack_1z ;
wire a_mp_1z ;
wire b_ack_ie_1z ;
wire b_mp_ie_1z ;
wire N_693_i ;
wire a_ack_ie_1z ;
wire N_695_i ;
wire a_mp_ie_1z ;
wire N_58_i ;
wire CLK ;
wire dff_arst ;
wire [2:2] RDATA_CH_B_1;
wire mb_rd_en_delay_1_Z ;
wire VCC ;
wire N_3178_i ;
wire GND ;
wire rd_en_ch_b_delay_1_Z ;
wire N_1362_i ;
wire rd_en_ch_a_delay_1_Z ;
wire N_1075_i_Z ;
wire N_1076_i_Z ;
wire a_mp_19 ;
wire N_525_i_Z ;
wire a_mp_ack_19 ;
wire b_mp_19 ;
wire b_mp_ack_19 ;
wire MB_ACCESS_EN_H0_H4_i_i_o2_i_o3_0_Z ;
wire RDATA_CH_B_2_sqmuxa ;
wire a_mp_19_0_0_1_a3_0_Z ;
// @11:1673
  SLE mb_rd_en_delay_1 (
	.Q(mb_rd_en_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_3178_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_b_delay_1 (
	.Q(rd_en_ch_b_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1362_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_a_delay_1 (
	.Q(rd_en_ch_a_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_58_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1516
  SLE a_mp_ie (
	.Q(a_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_695_i),
	.EN(N_1075_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1563
  SLE a_ack_ie (
	.Q(a_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_693_i),
	.EN(N_1075_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1606
  SLE b_mp_ie (
	.Q(b_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[2]),
	.EN(N_1076_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1653
  SLE b_ack_ie (
	.Q(b_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[5]),
	.EN(N_1076_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1529
  SLE a_mp (
	.Q(a_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_19),
	.EN(N_525_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1546
  SLE a_mp_ack (
	.Q(a_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_ack_19),
	.EN(N_525_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1619
  SLE b_mp (
	.Q(b_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_19),
	.EN(N_525_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1636
  SLE b_mp_ack (
	.Q(b_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_ack_19),
	.EN(N_525_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:3255
  CFG4 MB_ACCESS_EN_H0_H4_i_i_o2_i_o3_0 (
	.A(RD_EN),
	.B(WR_EN),
	.C(APB3_0_PADDR_5),
	.D(APB3_0_PADDR_3),
	.Y(MB_ACCESS_EN_H0_H4_i_i_o2_i_o3_0_Z)
);
defparam MB_ACCESS_EN_H0_H4_i_i_o2_i_o3_0.INIT=16'hF11F;
// @11:1713
  CFG3 \RDATA_CH_B[2]  (
	.A(RDATA_CH_B_1_sqmuxa),
	.B(b_mp_ie_1z),
	.C(RDATA_CH_B_1[2]),
	.Y(H4_TO_H0_RDATA_2)
);
defparam \RDATA_CH_B[2] .INIT=8'h8D;
// @11:1713
  CFG4 \RDATA_CH_B_1_0[2]  (
	.A(COMMON_MB_RAM_DOUT_2),
	.B(N_528_i),
	.C(RDATA_CH_B_3_sqmuxa),
	.D(RDATA_CH_B_2_sqmuxa),
	.Y(RDATA_CH_B_1[2])
);
defparam \RDATA_CH_B_1_0[2] .INIT=16'h4447;
// @11:1531
  CFG2 a_mp_19_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN26),
	.B(APB3_0_PWDATA[0]),
	.Y(a_mp_19_0_0_1_a3_0_Z)
);
defparam a_mp_19_0_0_1_a3_0.INIT=4'h8;
// @11:1478
  CFG2 \MP_ACK_1_i[1]  (
	.A(b_mp_ack_1z),
	.B(b_ack_ie_1z),
	.Y(N_338_i)
);
defparam \MP_ACK_1_i[1] .INIT=4'h8;
// @11:3255
  CFG2 MB_ACCESS_EN_H0_H4_i_i_o2_i_o2_0 (
	.A(RD_EN),
	.B(WR_EN),
	.Y(N_880)
);
defparam MB_ACCESS_EN_H0_H4_i_i_o2_i_o2_0.INIT=4'hE;
// @11:3255
  CFG2 MB_ACCESS_EN_H0_H4_i_i_o2_i_a2 (
	.A(H0_TO_H1_WR_EN9),
	.B(H0_TO_H1_WR_EN26),
	.Y(N_1936)
);
defparam MB_ACCESS_EN_H0_H4_i_i_o2_i_a2.INIT=4'h1;
// @11:1475
  CFG2 \MP_IRQ_1_i_i_a3[0]  (
	.A(a_mp_1z),
	.B(a_mp_ie_1z),
	.Y(MP_IRQ_1_i_i_a3_0)
);
defparam \MP_IRQ_1_i_i_a3[0] .INIT=4'h8;
// @11:1673
  CFG2 rd_en_ch_b_delay_1_RNO (
	.A(H0_TO_H1_WR_EN26),
	.B(RD_EN),
	.Y(N_1362_i)
);
defparam rd_en_ch_b_delay_1_RNO.INIT=4'h8;
// @11:1713
  CFG2 rd_en_ch_b_delay_1_RNIF95D (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_b_delay_1_Z),
	.Y(N_528_i)
);
defparam rd_en_ch_b_delay_1_RNIF95D.INIT=4'h8;
// @11:1692
  CFG2 rd_en_ch_a_delay_1_RNIE19K (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(N_530_i)
);
defparam rd_en_ch_a_delay_1_RNIE19K.INIT=4'h8;
// @11:1673
  CFG2 N_231_i (
	.A(H0_TO_H1_WR_EN21),
	.B(RD_EN),
	.Y(N_231_i_1z)
);
defparam N_231_i.INIT=4'h8;
// @11:1713
  CFG4 \RDATA_CH_B_0_0[0]  (
	.A(N_528_i),
	.B(a_mp_1z),
	.C(RDATA_CH_B_1_sqmuxa),
	.D(COMMON_MB_RAM_DOUT_0),
	.Y(H4_TO_H0_RDATA_0)
);
defparam \RDATA_CH_B_0_0[0] .INIT=16'hCAC0;
// @11:1548
  CFG4 a_mp_ack_19_0_0_1 (
	.A(APB3_0_PWDATA[4]),
	.B(APB3_0_PWDATA[3]),
	.C(H0_TO_H1_WR_EN9),
	.D(H0_TO_H1_WR_EN26),
	.Y(a_mp_ack_19)
);
defparam a_mp_ack_19_0_0_1.INIT=16'hACA0;
// @11:1621
  CFG4 b_mp_19_0_0_1 (
	.A(APB3_0_PWDATA[1]),
	.B(APB3_0_PWDATA[0]),
	.C(H0_TO_H1_WR_EN9),
	.D(H0_TO_H1_WR_EN26),
	.Y(b_mp_19)
);
defparam b_mp_19_0_0_1.INIT=16'hAAC0;
// @11:1638
  CFG4 b_mp_ack_19_0_0_1 (
	.A(APB3_0_PWDATA[4]),
	.B(APB3_0_PWDATA[3]),
	.C(H0_TO_H1_WR_EN9),
	.D(H0_TO_H1_WR_EN26),
	.Y(b_mp_ack_19)
);
defparam b_mp_ack_19_0_0_1.INIT=16'hAAC0;
// @11:3255
  CFG4 MB_ACCESS_EN_H0_H4_i_i_o2_i_o3 (
	.A(RD_EN),
	.B(APB3_0_PADDR_5),
	.C(MB_ACCESS_EN_H0_H4_i_i_o2_i_o3_0_Z),
	.D(N_993),
	.Y(N_3226)
);
defparam MB_ACCESS_EN_H0_H4_i_i_o2_i_o3.INIT=16'hFFF1;
// @11:1700
  CFG3 RDATA_CH_A_2_sqmuxa_0_a2_0_a2_0_a2 (
	.A(APB3_0_PADDR_0),
	.B(N_867),
	.C(APB3_0_PADDR_1),
	.Y(N_1938)
);
defparam RDATA_CH_A_2_sqmuxa_0_a2_0_a2_0_a2.INIT=8'h02;
// @11:1721
  CFG4 RDATA_CH_B_2_sqmuxa_0_a2_1_a2_1_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN26),
	.D(N_1938),
	.Y(RDATA_CH_B_2_sqmuxa)
);
defparam RDATA_CH_B_2_sqmuxa_0_a2_1_a2_1_a3.INIT=16'h2000;
// @11:1721
  CFG4 RDATA_CH_B_3_sqmuxa_0_a2_0_a2_0_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN26),
	.D(N_1930),
	.Y(RDATA_CH_B_3_sqmuxa)
);
defparam RDATA_CH_B_3_sqmuxa_0_a2_0_a2_0_a3.INIT=16'h2000;
// @11:1700
  CFG4 RDATA_CH_A_2_sqmuxa_0_a2_0_a2_0_a3 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN9),
	.D(N_1938),
	.Y(RDATA_CH_A_2_sqmuxa)
);
defparam RDATA_CH_A_2_sqmuxa_0_a2_0_a2_0_a3.INIT=16'h2000;
// @11:1700
  CFG4 RDATA_CH_A_3_sqmuxa_0_a2_0_a2_0_a3 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN9),
	.D(N_1930),
	.Y(RDATA_CH_A_3_sqmuxa)
);
defparam RDATA_CH_A_3_sqmuxa_0_a2_0_a2_0_a3.INIT=16'h2000;
// @11:1721
  CFG4 RDATA_CH_B_1_sqmuxa_0_0_1 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN26),
	.D(N_871),
	.Y(RDATA_CH_B_1_sqmuxa)
);
defparam RDATA_CH_B_1_sqmuxa_0_0_1.INIT=16'h0222;
// @11:1700
  CFG4 RDATA_CH_A_1_sqmuxa_0_0 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN9),
	.D(N_871),
	.Y(RDATA_CH_A_1_sqmuxa)
);
defparam RDATA_CH_A_1_sqmuxa_0_0.INIT=16'h0222;
// @11:1673
  CFG2 mb_rd_en_delay_1_RNO (
	.A(N_1936),
	.B(N_3227),
	.Y(N_3178_i)
);
defparam mb_rd_en_delay_1_RNO.INIT=4'h1;
// @11:1516
  CFG2 N_1075_i (
	.A(N_872),
	.B(H0_TO_H1_WR_EN9),
	.Y(N_1075_i_Z)
);
defparam N_1075_i.INIT=4'h4;
// @11:1606
  CFG2 N_1076_i (
	.A(N_872),
	.B(H0_TO_H1_WR_EN26),
	.Y(N_1076_i_Z)
);
defparam N_1076_i.INIT=4'h4;
// @11:1529
  CFG2 N_525_i (
	.A(N_872),
	.B(N_1936),
	.Y(N_525_i_Z)
);
defparam N_525_i.INIT=4'h1;
// @11:1531
  CFG4 a_mp_19_0_0_1 (
	.A(H0_TO_H1_WR_EN9),
	.B(a_mp_19_0_0_1_a3_0_Z),
	.C(N_1945),
	.D(N_872),
	.Y(a_mp_19)
);
defparam a_mp_19_0_0_1.INIT=16'hECE4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_channel_Z8 */

module miv_ihc_channel_Z9 (
  APB3_0_PWDATA,
  APB3_0_PADDR,
  N_1945,
  N_872,
  RDATA_CH_A_1_sqmuxa,
  N_871,
  RDATA_CH_B_1_sqmuxa,
  N_1257,
  RDATA_CH_A_2_sqmuxa,
  RDATA_CH_A_3_sqmuxa,
  RDATA_CH_B_3_sqmuxa,
  N_1930,
  RDATA_CH_B_2_sqmuxa,
  N_1938,
  RD_EN,
  N_3200,
  N_993,
  N_3561_i,
  N_863,
  N_2197_i,
  N_2205_i,
  N_2198_i,
  N_1554,
  RDATA_CH_A_0_sqmuxa,
  H0_TO_H1_WR_EN12,
  H0_TO_H1_WR_EN17,
  N_1943,
  b_mp_ack_1z,
  b_mp_1z,
  a_mp_ack_1z,
  a_mp_1z,
  N_727_i,
  b_ack_ie_1z,
  b_mp_ie_1z,
  N_2896_i,
  a_ack_ie_1z,
  N_689_i,
  a_mp_ie_1z,
  N_2873_i,
  N_1462_i,
  CLK,
  dff_arst
)
;
input [3:0] APB3_0_PWDATA ;
input [7:3] APB3_0_PADDR ;
input N_1945 ;
input N_872 ;
output RDATA_CH_A_1_sqmuxa ;
input N_871 ;
output RDATA_CH_B_1_sqmuxa ;
input N_1257 ;
output RDATA_CH_A_2_sqmuxa ;
output RDATA_CH_A_3_sqmuxa ;
output RDATA_CH_B_3_sqmuxa ;
input N_1930 ;
output RDATA_CH_B_2_sqmuxa ;
input N_1938 ;
input RD_EN ;
input N_3200 ;
output N_993 ;
input N_3561_i ;
input N_863 ;
output N_2197_i ;
output N_2205_i ;
output N_2198_i ;
output N_1554 ;
output RDATA_CH_A_0_sqmuxa ;
input H0_TO_H1_WR_EN12 ;
input H0_TO_H1_WR_EN17 ;
input N_1943 ;
output b_mp_ack_1z ;
output b_mp_1z ;
output a_mp_ack_1z ;
output a_mp_1z ;
input N_727_i ;
output b_ack_ie_1z ;
output b_mp_ie_1z ;
input N_2896_i ;
output a_ack_ie_1z ;
input N_689_i ;
output a_mp_ie_1z ;
input N_2873_i ;
input N_1462_i ;
input CLK ;
input dff_arst ;
wire N_1945 ;
wire N_872 ;
wire RDATA_CH_A_1_sqmuxa ;
wire N_871 ;
wire RDATA_CH_B_1_sqmuxa ;
wire N_1257 ;
wire RDATA_CH_A_2_sqmuxa ;
wire RDATA_CH_A_3_sqmuxa ;
wire RDATA_CH_B_3_sqmuxa ;
wire N_1930 ;
wire RDATA_CH_B_2_sqmuxa ;
wire N_1938 ;
wire RD_EN ;
wire N_3200 ;
wire N_993 ;
wire N_3561_i ;
wire N_863 ;
wire N_2197_i ;
wire N_2205_i ;
wire N_2198_i ;
wire N_1554 ;
wire RDATA_CH_A_0_sqmuxa ;
wire H0_TO_H1_WR_EN12 ;
wire H0_TO_H1_WR_EN17 ;
wire N_1943 ;
wire b_mp_ack_1z ;
wire b_mp_1z ;
wire a_mp_ack_1z ;
wire a_mp_1z ;
wire N_727_i ;
wire b_ack_ie_1z ;
wire b_mp_ie_1z ;
wire N_2896_i ;
wire a_ack_ie_1z ;
wire N_689_i ;
wire a_mp_ie_1z ;
wire N_2873_i ;
wire N_1462_i ;
wire CLK ;
wire dff_arst ;
wire mb_rd_en_delay_1_Z ;
wire VCC ;
wire N_2892_i ;
wire GND ;
wire rd_en_ch_b_delay_1_Z ;
wire rd_en_ch_a_delay_1_Z ;
wire N_3245_i ;
wire N_1074_i_Z ;
wire a_mp_24 ;
wire un1_ctrl_b_wr_en_0_0_a2_0_a3_0 ;
wire a_mp_ack_24 ;
wire b_mp_24 ;
wire b_mp_ack_24 ;
wire b_mp_24_0_0_1_a3_0_Z ;
wire b_mp_ack_24_0_0_1_a3_0_Z ;
wire N_1248 ;
wire RDATA_CH_B_1_sqmuxa_0_a2_0_2_Z ;
wire MB_RD_EN_0_i_0_3_1_Z ;
// @11:1673
  SLE mb_rd_en_delay_1 (
	.Q(mb_rd_en_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2892_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_b_delay_1 (
	.Q(rd_en_ch_b_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1462_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_a_delay_1 (
	.Q(rd_en_ch_a_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2873_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1516
  SLE a_mp_ie (
	.Q(a_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_689_i),
	.EN(N_3245_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1563
  SLE a_ack_ie (
	.Q(a_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2896_i),
	.EN(N_3245_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1606
  SLE b_mp_ie (
	.Q(b_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[2]),
	.EN(N_1074_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1653
  SLE b_ack_ie (
	.Q(b_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_727_i),
	.EN(N_1074_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1529
  SLE a_mp (
	.Q(a_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_24),
	.EN(un1_ctrl_b_wr_en_0_0_a2_0_a3_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1546
  SLE a_mp_ack (
	.Q(a_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_ack_24),
	.EN(un1_ctrl_b_wr_en_0_0_a2_0_a3_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1619
  SLE b_mp (
	.Q(b_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_24),
	.EN(un1_ctrl_b_wr_en_0_0_a2_0_a3_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1636
  SLE b_mp_ack (
	.Q(b_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_ack_24),
	.EN(un1_ctrl_b_wr_en_0_0_a2_0_a3_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1548
  CFG4 a_mp_ack_24_0_0_1 (
	.A(N_3245_i),
	.B(N_1943),
	.C(APB3_0_PWDATA[3]),
	.D(H0_TO_H1_WR_EN17),
	.Y(a_mp_ack_24)
);
defparam a_mp_ack_24_0_0_1.INIT=16'hD888;
// @11:1621
  CFG2 b_mp_24_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN12),
	.B(APB3_0_PWDATA[0]),
	.Y(b_mp_24_0_0_1_a3_0_Z)
);
defparam b_mp_24_0_0_1_a3_0.INIT=4'h8;
// @11:1638
  CFG2 b_mp_ack_24_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN12),
	.B(APB3_0_PWDATA[3]),
	.Y(b_mp_ack_24_0_0_1_a3_0_Z)
);
defparam b_mp_ack_24_0_0_1_a3_0.INIT=4'h8;
// @11:1700
  CFG2 RDATA_CH_A_0_sqmuxa_i_1_i_a3 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(RDATA_CH_A_0_sqmuxa)
);
defparam RDATA_CH_A_0_sqmuxa_i_1_i_a3.INIT=4'h8;
// @11:1721
  CFG2 RDATA_CH_B_0_sqmuxa_i_0_0_i_a3 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_b_delay_1_Z),
	.Y(N_1554)
);
defparam RDATA_CH_B_0_sqmuxa_i_0_0_i_a3.INIT=4'h8;
// @11:1721
  CFG2 RDATA_CH_B_2_sqmuxa_0_a2_0_0_a3_i_o3 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_b_delay_1_Z),
	.Y(N_1248)
);
defparam RDATA_CH_B_2_sqmuxa_0_a2_0_0_a3_i_o3.INIT=4'hB;
// @11:1476
  CFG2 \MP_IRQ_1_i[1]  (
	.A(b_mp_1z),
	.B(b_mp_ie_1z),
	.Y(N_2198_i)
);
defparam \MP_IRQ_1_i[1] .INIT=4'h8;
// @11:1826
  CFG2 a_ack_ie_RNIDSP7 (
	.A(a_mp_ack_1z),
	.B(a_ack_ie_1z),
	.Y(N_2205_i)
);
defparam a_ack_ie_RNIDSP7.INIT=4'h8;
// @11:1826
  CFG2 b_ack_ie_RNIFA4F (
	.A(b_mp_ack_1z),
	.B(b_ack_ie_1z),
	.Y(N_2197_i)
);
defparam b_ack_ie_RNIFA4F.INIT=4'h8;
// @11:1668
  CFG3 MB_RD_EN_0_i_0_o2 (
	.A(N_863),
	.B(N_3561_i),
	.C(APB3_0_PADDR[7]),
	.Y(N_993)
);
defparam MB_RD_EN_0_i_0_o2.INIT=8'hBE;
// @11:1721
  CFG4 RDATA_CH_B_1_sqmuxa_0_a2_0_2 (
	.A(APB3_0_PADDR[3]),
	.B(N_1248),
	.C(N_3200),
	.D(APB3_0_PADDR[6]),
	.Y(RDATA_CH_B_1_sqmuxa_0_a2_0_2_Z)
);
defparam RDATA_CH_B_1_sqmuxa_0_a2_0_2.INIT=16'h0001;
// @11:1668
  CFG4 MB_RD_EN_0_i_0_3_1 (
	.A(APB3_0_PADDR[7]),
	.B(N_993),
	.C(RD_EN),
	.D(APB3_0_PADDR[5]),
	.Y(MB_RD_EN_0_i_0_3_1_Z)
);
defparam MB_RD_EN_0_i_0_3_1.INIT=16'hEFDF;
// @11:1721
  CFG3 RDATA_CH_B_2_sqmuxa_0_a2_4_a2_0_a3 (
	.A(N_1938),
	.B(N_1248),
	.C(H0_TO_H1_WR_EN17),
	.Y(RDATA_CH_B_2_sqmuxa)
);
defparam RDATA_CH_B_2_sqmuxa_0_a2_4_a2_0_a3.INIT=8'h20;
// @11:1721
  CFG3 RDATA_CH_B_3_sqmuxa_0_a2_0_a2_0_a3 (
	.A(N_1930),
	.B(N_1248),
	.C(H0_TO_H1_WR_EN17),
	.Y(RDATA_CH_B_3_sqmuxa)
);
defparam RDATA_CH_B_3_sqmuxa_0_a2_0_a2_0_a3.INIT=8'h20;
// @11:1700
  CFG4 RDATA_CH_A_3_sqmuxa_0_a3_0_a2_1_a3 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN12),
	.D(N_1930),
	.Y(RDATA_CH_A_3_sqmuxa)
);
defparam RDATA_CH_A_3_sqmuxa_0_a3_0_a2_1_a3.INIT=16'h2000;
// @11:1700
  CFG4 RDATA_CH_A_2_sqmuxa_0_a3_0_a2_0_a3 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN12),
	.D(N_1938),
	.Y(RDATA_CH_A_2_sqmuxa)
);
defparam RDATA_CH_A_2_sqmuxa_0_a3_0_a2_0_a3.INIT=16'h2000;
// @11:1721
  CFG4 RDATA_CH_B_1_sqmuxa_0_0 (
	.A(N_1257),
	.B(N_1248),
	.C(H0_TO_H1_WR_EN17),
	.D(RDATA_CH_B_1_sqmuxa_0_a2_0_2_Z),
	.Y(RDATA_CH_B_1_sqmuxa)
);
defparam RDATA_CH_B_1_sqmuxa_0_0.INIT=16'h5703;
// @11:1700
  CFG4 RDATA_CH_A_1_sqmuxa_0_0_1 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN12),
	.D(N_871),
	.Y(RDATA_CH_A_1_sqmuxa)
);
defparam RDATA_CH_A_1_sqmuxa_0_0_1.INIT=16'h0222;
// @11:1469
  CFG3 un1_ctrl_b_wr_en_0_0_a2_0_a3 (
	.A(H0_TO_H1_WR_EN17),
	.B(N_872),
	.C(H0_TO_H1_WR_EN12),
	.Y(un1_ctrl_b_wr_en_0_0_a2_0_a3_0)
);
defparam un1_ctrl_b_wr_en_0_0_a2_0_a3.INIT=8'h32;
// @11:1469
  CFG2 N_1430_i_0_o3_i_o2 (
	.A(N_872),
	.B(H0_TO_H1_WR_EN12),
	.Y(N_3245_i)
);
defparam N_1430_i_0_o3_i_o2.INIT=4'h4;
// @11:1673
  CFG3 mb_rd_en_delay_1_RNO (
	.A(H0_TO_H1_WR_EN17),
	.B(H0_TO_H1_WR_EN12),
	.C(MB_RD_EN_0_i_0_3_1_Z),
	.Y(N_2892_i)
);
defparam mb_rd_en_delay_1_RNO.INIT=8'h0E;
// @11:1606
  CFG2 N_1074_i (
	.A(N_872),
	.B(H0_TO_H1_WR_EN17),
	.Y(N_1074_i_Z)
);
defparam N_1074_i.INIT=4'h4;
// @11:1531
  CFG4 a_mp_24_0_0 (
	.A(APB3_0_PWDATA[1]),
	.B(APB3_0_PWDATA[0]),
	.C(N_3245_i),
	.D(H0_TO_H1_WR_EN17),
	.Y(a_mp_24)
);
defparam a_mp_24_0_0.INIT=16'hACA0;
// @11:1638
  CFG4 b_mp_ack_24_0_0_1 (
	.A(H0_TO_H1_WR_EN17),
	.B(b_mp_ack_24_0_0_1_a3_0_Z),
	.C(N_1943),
	.D(N_872),
	.Y(b_mp_ack_24)
);
defparam b_mp_ack_24_0_0_1.INIT=16'hECE4;
// @11:1621
  CFG4 b_mp_24_0_0_1 (
	.A(H0_TO_H1_WR_EN17),
	.B(b_mp_24_0_0_1_a3_0_Z),
	.C(N_1945),
	.D(N_872),
	.Y(b_mp_24)
);
defparam b_mp_24_0_0_1.INIT=16'hECE4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_channel_Z9 */

module miv_ihc_channel_Z10 (
  APB3_0_PADDR,
  H1_TO_H3_RDATA_0,
  COMMON_MB_RAM_DOUT_0,
  COMMON_MB_RAM_DOUT_3,
  H3_TO_H1_RDATA_1_0,
  APB3_0_PWDATA,
  MP_ACK_H1_H3_0,
  N_1102,
  N_1979,
  N_872,
  RDATA_CH_A_2_sqmuxa,
  N_1938,
  RDATA_CH_A_3_sqmuxa,
  RDATA_CH_B_3_sqmuxa,
  RDATA_CH_B_2_sqmuxa,
  N_973,
  N_1930,
  N_867,
  N_3561_i,
  N_3194,
  N_3231,
  RDATA_CH_A_1_sqmuxa,
  N_2873_i_1z,
  H0_TO_H1_WR_EN12,
  N_1462_i_1z,
  H0_TO_H1_WR_EN17,
  N_514_i,
  H0_TO_H1_WR_EN13,
  N_2203_i,
  N_745_i,
  N_3193,
  N_861,
  N_3202,
  RDATA_CH_B_sn_N_2,
  N_510_i,
  m16_0_a2_0_a3_0,
  N_3200,
  N_135,
  N_975,
  RD_EN,
  RDATA_CH_B_1_sqmuxa,
  N_871,
  H0_TO_H1_WR_EN22,
  b_mp_ack_1z,
  b_mp_1z,
  a_mp_ack_1z,
  a_mp_1z,
  b_ack_ie_1z,
  b_mp_ie_1z,
  N_2895_i,
  a_ack_ie_1z,
  N_685_i,
  a_mp_ie_1z,
  N_1108_i,
  N_2868_i,
  CLK,
  dff_arst
)
;
input [7:0] APB3_0_PADDR ;
output H1_TO_H3_RDATA_0 ;
input COMMON_MB_RAM_DOUT_0 ;
input COMMON_MB_RAM_DOUT_3 ;
output H3_TO_H1_RDATA_1_0 ;
input [5:0] APB3_0_PWDATA ;
output MP_ACK_H1_H3_0 ;
output N_1102 ;
input N_1979 ;
input N_872 ;
output RDATA_CH_A_2_sqmuxa ;
input N_1938 ;
output RDATA_CH_A_3_sqmuxa ;
output RDATA_CH_B_3_sqmuxa ;
output RDATA_CH_B_2_sqmuxa ;
output N_973 ;
output N_1930 ;
input N_867 ;
input N_3561_i ;
input N_3194 ;
input N_3231 ;
output RDATA_CH_A_1_sqmuxa ;
output N_2873_i_1z ;
input H0_TO_H1_WR_EN12 ;
output N_1462_i_1z ;
input H0_TO_H1_WR_EN17 ;
output N_514_i ;
input H0_TO_H1_WR_EN13 ;
output N_2203_i ;
output N_745_i ;
output N_3193 ;
output N_861 ;
output N_3202 ;
output RDATA_CH_B_sn_N_2 ;
output N_510_i ;
output m16_0_a2_0_a3_0 ;
output N_3200 ;
output N_135 ;
output N_975 ;
input RD_EN ;
output RDATA_CH_B_1_sqmuxa ;
input N_871 ;
input H0_TO_H1_WR_EN22 ;
output b_mp_ack_1z ;
output b_mp_1z ;
output a_mp_ack_1z ;
output a_mp_1z ;
output b_ack_ie_1z ;
output b_mp_ie_1z ;
input N_2895_i ;
output a_ack_ie_1z ;
input N_685_i ;
output a_mp_ie_1z ;
input N_1108_i ;
input N_2868_i ;
input CLK ;
input dff_arst ;
wire H1_TO_H3_RDATA_0 ;
wire COMMON_MB_RAM_DOUT_0 ;
wire COMMON_MB_RAM_DOUT_3 ;
wire H3_TO_H1_RDATA_1_0 ;
wire MP_ACK_H1_H3_0 ;
wire N_1102 ;
wire N_1979 ;
wire N_872 ;
wire RDATA_CH_A_2_sqmuxa ;
wire N_1938 ;
wire RDATA_CH_A_3_sqmuxa ;
wire RDATA_CH_B_3_sqmuxa ;
wire RDATA_CH_B_2_sqmuxa ;
wire N_973 ;
wire N_1930 ;
wire N_867 ;
wire N_3561_i ;
wire N_3194 ;
wire N_3231 ;
wire RDATA_CH_A_1_sqmuxa ;
wire N_2873_i_1z ;
wire H0_TO_H1_WR_EN12 ;
wire N_1462_i_1z ;
wire H0_TO_H1_WR_EN17 ;
wire N_514_i ;
wire H0_TO_H1_WR_EN13 ;
wire N_2203_i ;
wire N_745_i ;
wire N_3193 ;
wire N_861 ;
wire N_3202 ;
wire RDATA_CH_B_sn_N_2 ;
wire N_510_i ;
wire m16_0_a2_0_a3_0 ;
wire N_3200 ;
wire N_135 ;
wire N_975 ;
wire RD_EN ;
wire RDATA_CH_B_1_sqmuxa ;
wire N_871 ;
wire H0_TO_H1_WR_EN22 ;
wire b_mp_ack_1z ;
wire b_mp_1z ;
wire a_mp_ack_1z ;
wire a_mp_1z ;
wire b_ack_ie_1z ;
wire b_mp_ie_1z ;
wire N_2895_i ;
wire a_ack_ie_1z ;
wire N_685_i ;
wire a_mp_ie_1z ;
wire N_1108_i ;
wire N_2868_i ;
wire CLK ;
wire dff_arst ;
wire mb_rd_en_delay_1_Z ;
wire VCC ;
wire MB_RD_EN ;
wire GND ;
wire rd_en_ch_b_delay_1_Z ;
wire rd_en_ch_a_delay_1_Z ;
wire N_1072_i_Z ;
wire N_1073_i_Z ;
wire a_mp_29 ;
wire un1_ctrl_b_wr_en_0_0_a2_0_Z ;
wire a_mp_ack_29 ;
wire b_mp_29 ;
wire b_mp_ack_29 ;
wire N_153 ;
wire RDATA_CH_B_2_sqmuxa_i_1 ;
wire N_876 ;
wire RDATA_CH_B_2_sqmuxa_0_a3_2_Z ;
// @11:1673
  SLE mb_rd_en_delay_1 (
	.Q(mb_rd_en_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(MB_RD_EN),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_b_delay_1 (
	.Q(rd_en_ch_b_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2868_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_a_delay_1 (
	.Q(rd_en_ch_a_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1108_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1516
  SLE a_mp_ie (
	.Q(a_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_685_i),
	.EN(N_1072_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1563
  SLE a_ack_ie (
	.Q(a_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2895_i),
	.EN(N_1072_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1606
  SLE b_mp_ie (
	.Q(b_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[2]),
	.EN(N_1073_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1653
  SLE b_ack_ie (
	.Q(b_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[5]),
	.EN(N_1073_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1529
  SLE a_mp (
	.Q(a_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_29),
	.EN(un1_ctrl_b_wr_en_0_0_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1546
  SLE a_mp_ack (
	.Q(a_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_ack_29),
	.EN(un1_ctrl_b_wr_en_0_0_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1619
  SLE b_mp (
	.Q(b_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_29),
	.EN(un1_ctrl_b_wr_en_0_0_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1636
  SLE b_mp_ack (
	.Q(b_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_ack_29),
	.EN(un1_ctrl_b_wr_en_0_0_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1721
  CFG4 RDATA_CH_B_1_sqmuxa_0_0_1 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN22),
	.D(N_871),
	.Y(RDATA_CH_B_1_sqmuxa)
);
defparam RDATA_CH_B_1_sqmuxa_0_0_1.INIT=16'h0222;
// @11:1668
  CFG4 MB_RD_EN_0_a3 (
	.A(RD_EN),
	.B(H0_TO_H1_WR_EN22),
	.C(N_153),
	.D(N_975),
	.Y(N_135)
);
defparam MB_RD_EN_0_a3.INIT=16'h8088;
// @11:1721
  CFG3 N_949_i_i_o3 (
	.A(APB3_0_PADDR[0]),
	.B(APB3_0_PADDR[1]),
	.C(APB3_0_PADDR[5]),
	.Y(N_3200)
);
defparam N_949_i_i_o3.INIT=8'hFE;
// @11:1668
  CFG3 MB_RD_EN_0_a2_5_0 (
	.A(APB3_0_PADDR[0]),
	.B(APB3_0_PADDR[1]),
	.C(APB3_0_PADDR[5]),
	.Y(m16_0_a2_0_a3_0)
);
defparam MB_RD_EN_0_a2_5_0.INIT=8'h10;
// @11:1669
  CFG2 RDATA_CH_B_1_sqmuxa_0_0_1_RNI702N (
	.A(RDATA_CH_B_1_sqmuxa),
	.B(N_510_i),
	.Y(RDATA_CH_B_sn_N_2)
);
defparam RDATA_CH_B_1_sqmuxa_0_0_1_RNI702N.INIT=4'h1;
// @11:1668
  CFG2 N_673_i_i_o3_1 (
	.A(APB3_0_PADDR[5]),
	.B(RD_EN),
	.Y(N_3202)
);
defparam N_673_i_i_o3_1.INIT=4'h7;
// @11:1478
  CFG2 \MP_ACK_1[1]  (
	.A(b_mp_ack_1z),
	.B(b_ack_ie_1z),
	.Y(MP_ACK_H1_H3_0)
);
defparam \MP_ACK_1[1] .INIT=4'h8;
// @11:1721
  CFG2 RDATA_CH_B_2_sqmuxa_0_a3_1_0_a2 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_b_delay_1_Z),
	.Y(RDATA_CH_B_2_sqmuxa_i_1)
);
defparam RDATA_CH_B_2_sqmuxa_0_a3_1_0_a2.INIT=4'h4;
// @11:1668
  CFG2 N_673_i_i_o3 (
	.A(APB3_0_PADDR[0]),
	.B(APB3_0_PADDR[1]),
	.Y(N_861)
);
defparam N_673_i_i_o3.INIT=4'hE;
// @11:1668
  CFG2 N_673_i_i_o2 (
	.A(APB3_0_PADDR[2]),
	.B(APB3_0_PADDR[3]),
	.Y(N_3193)
);
defparam N_673_i_i_o2.INIT=4'hE;
// @11:1826
  CFG2 b_mp_ie_RNIJFRL (
	.A(b_mp_1z),
	.B(b_mp_ie_1z),
	.Y(N_745_i)
);
defparam b_mp_ie_RNIJFRL.INIT=4'h8;
// @11:1826
  CFG2 a_ack_ie_RNIHILB (
	.A(a_mp_ack_1z),
	.B(a_ack_ie_1z),
	.Y(N_2203_i)
);
defparam a_ack_ie_RNIHILB.INIT=4'h8;
// @11:1668
  CFG2 MB_RD_EN_0_0_o2_RNO (
	.A(APB3_0_PADDR[2]),
	.B(APB3_0_PADDR[3]),
	.Y(N_876)
);
defparam MB_RD_EN_0_0_o2_RNO.INIT=4'h9;
// @11:1531
  CFG3 a_mp_29_0_0_1 (
	.A(APB3_0_PWDATA[0]),
	.B(APB3_0_PWDATA[1]),
	.C(H0_TO_H1_WR_EN13),
	.Y(a_mp_29)
);
defparam a_mp_29_0_0_1.INIT=8'hCA;
// @11:1548
  CFG3 a_mp_ack_29_0_0_1 (
	.A(APB3_0_PWDATA[3]),
	.B(APB3_0_PWDATA[4]),
	.C(H0_TO_H1_WR_EN13),
	.Y(a_mp_ack_29)
);
defparam a_mp_ack_29_0_0_1.INIT=8'hCA;
// @11:1621
  CFG3 b_mp_29_0_0_1 (
	.A(APB3_0_PWDATA[0]),
	.B(APB3_0_PWDATA[1]),
	.C(H0_TO_H1_WR_EN22),
	.Y(b_mp_29)
);
defparam b_mp_29_0_0_1.INIT=8'hCA;
// @11:1638
  CFG3 b_mp_ack_29_0_0_1 (
	.A(APB3_0_PWDATA[3]),
	.B(APB3_0_PWDATA[4]),
	.C(H0_TO_H1_WR_EN22),
	.Y(b_mp_ack_29)
);
defparam b_mp_ack_29_0_0_1.INIT=8'hCA;
// @11:1713
  CFG2 rd_en_ch_b_delay_1_RNIFLVD (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_b_delay_1_Z),
	.Y(N_510_i)
);
defparam rd_en_ch_b_delay_1_RNIFLVD.INIT=4'h8;
// @11:1692
  CFG2 rd_en_ch_a_delay_1_RNIED3L (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(N_514_i)
);
defparam rd_en_ch_a_delay_1_RNIED3L.INIT=4'h8;
// @11:1673
  CFG2 N_1462_i (
	.A(H0_TO_H1_WR_EN17),
	.B(RD_EN),
	.Y(N_1462_i_1z)
);
defparam N_1462_i.INIT=4'h8;
// @11:1673
  CFG2 N_2873_i (
	.A(H0_TO_H1_WR_EN12),
	.B(RD_EN),
	.Y(N_2873_i_1z)
);
defparam N_2873_i.INIT=4'h8;
// @11:1713
  CFG4 \RDATA_CH_B_1[0]  (
	.A(RDATA_CH_B_1_sqmuxa),
	.B(RDATA_CH_B_sn_N_2),
	.C(a_mp_1z),
	.D(COMMON_MB_RAM_DOUT_0),
	.Y(H3_TO_H1_RDATA_1_0)
);
defparam \RDATA_CH_B_1[0] .INIT=16'h3120;
// @11:1692
  CFG4 \RDATA_CH_A_1[3]  (
	.A(N_514_i),
	.B(b_mp_ack_1z),
	.C(RDATA_CH_A_1_sqmuxa),
	.D(COMMON_MB_RAM_DOUT_3),
	.Y(H1_TO_H3_RDATA_0)
);
defparam \RDATA_CH_A_1[3] .INIT=16'hCAC0;
// @11:1721
  CFG4 RDATA_CH_B_2_sqmuxa_0_a3_2 (
	.A(APB3_0_PADDR[3]),
	.B(RDATA_CH_B_2_sqmuxa_i_1),
	.C(N_3200),
	.D(APB3_0_PADDR[2]),
	.Y(RDATA_CH_B_2_sqmuxa_0_a3_2_Z)
);
defparam RDATA_CH_B_2_sqmuxa_0_a3_2.INIT=16'h0400;
// @11:1668
  CFG4 MB_RD_EN_0_a2_5 (
	.A(N_3231),
	.B(H0_TO_H1_WR_EN22),
	.C(APB3_0_PADDR[7]),
	.D(m16_0_a2_0_a3_0),
	.Y(N_153)
);
defparam MB_RD_EN_0_a2_5.INIT=16'h0700;
// @11:1667
  CFG3 MB_RB_RD_EN_0_o2_0_0_a2_i_0_o3 (
	.A(N_3194),
	.B(N_3561_i),
	.C(APB3_0_PADDR[7]),
	.Y(N_975)
);
defparam MB_RB_RD_EN_0_o2_0_0_a2_i_0_o3.INIT=8'hBF;
// @11:1721
  CFG3 RDATA_CH_B_3_sqmuxa_0_a3_0_a2_0_a2 (
	.A(APB3_0_PADDR[2]),
	.B(N_867),
	.C(APB3_0_PADDR[3]),
	.Y(N_1930)
);
defparam RDATA_CH_B_3_sqmuxa_0_a3_0_a2_0_a2.INIT=8'h10;
// @11:1668
  CFG4 MB_RD_EN_0_0_o2 (
	.A(APB3_0_PADDR[6]),
	.B(N_861),
	.C(H0_TO_H1_WR_EN13),
	.D(N_876),
	.Y(N_973)
);
defparam MB_RD_EN_0_0_o2.INIT=16'h1511;
// @11:1721
  CFG4 RDATA_CH_B_2_sqmuxa_0_a3 (
	.A(N_3231),
	.B(APB3_0_PADDR[7]),
	.C(H0_TO_H1_WR_EN22),
	.D(RDATA_CH_B_2_sqmuxa_0_a3_2_Z),
	.Y(RDATA_CH_B_2_sqmuxa)
);
defparam RDATA_CH_B_2_sqmuxa_0_a3.INIT=16'h1000;
// @11:1721
  CFG3 RDATA_CH_B_3_sqmuxa_0_a3_0_a2_0_a3 (
	.A(RDATA_CH_B_2_sqmuxa_i_1),
	.B(H0_TO_H1_WR_EN22),
	.C(N_1930),
	.Y(RDATA_CH_B_3_sqmuxa)
);
defparam RDATA_CH_B_3_sqmuxa_0_a3_0_a2_0_a3.INIT=8'h80;
// @11:1700
  CFG4 RDATA_CH_A_3_sqmuxa_0_a3_0_a2_0_a3 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN13),
	.D(N_1930),
	.Y(RDATA_CH_A_3_sqmuxa)
);
defparam RDATA_CH_A_3_sqmuxa_0_a3_0_a2_0_a3.INIT=16'h2000;
// @11:1700
  CFG4 RDATA_CH_A_2_sqmuxa_0_a3_0_a2_0_a3 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN13),
	.D(N_1938),
	.Y(RDATA_CH_A_2_sqmuxa)
);
defparam RDATA_CH_A_2_sqmuxa_0_a3_0_a2_0_a3.INIT=16'h2000;
// @11:1700
  CFG4 RDATA_CH_A_1_sqmuxa_0_a3_0_0 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN13),
	.D(N_871),
	.Y(RDATA_CH_A_1_sqmuxa)
);
defparam RDATA_CH_A_1_sqmuxa_0_a3_0_0.INIT=16'h0222;
// @11:1469
  CFG3 un1_ctrl_b_wr_en_0_0_a2_0 (
	.A(H0_TO_H1_WR_EN22),
	.B(H0_TO_H1_WR_EN13),
	.C(N_872),
	.Y(un1_ctrl_b_wr_en_0_0_a2_0_Z)
);
defparam un1_ctrl_b_wr_en_0_0_a2_0.INIT=8'h0E;
// @11:1469
  CFG2 N_1073_i (
	.A(N_872),
	.B(H0_TO_H1_WR_EN22),
	.Y(N_1073_i_Z)
);
defparam N_1073_i.INIT=4'h4;
// @11:1469
  CFG2 N_1072_i (
	.A(N_872),
	.B(H0_TO_H1_WR_EN13),
	.Y(N_1072_i_Z)
);
defparam N_1072_i.INIT=4'h4;
// @11:1668
  CFG4 MB_RD_EN_0_0_o3 (
	.A(H0_TO_H1_WR_EN13),
	.B(N_1979),
	.C(N_135),
	.D(N_973),
	.Y(N_1102)
);
defparam MB_RD_EN_0_0_o3.INIT=16'hF8F0;
// @11:1668
  CFG4 MB_RD_EN_0_0 (
	.A(RD_EN),
	.B(H0_TO_H1_WR_EN13),
	.C(N_975),
	.D(N_1102),
	.Y(MB_RD_EN)
);
defparam MB_RD_EN_0_0.INIT=16'hFF08;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_channel_Z10 */

module miv_ihc_channel_Z11 (
  H4_TO_H1_RDATA_2_0,
  H4_TO_H1_RDATA_0,
  COMMON_MB_RAM_DOUT_2,
  COMMON_MB_RAM_DOUT_0,
  H4_TO_H1_RDATA_1_0,
  APB3_0_PWDATA,
  APB3_0_PADDR,
  N_3227,
  N_872,
  RDATA_CH_A_1_sqmuxa,
  N_1257,
  un4_wr_en_irq_mask_i_0,
  un4_wr_en_irq_mask_i,
  N_871,
  RDATA12_0,
  H0_TO_H1_WR_EN39,
  RDATA12,
  H0_TO_H1_WR_EN37,
  RDATA_CH_A_3_sqmuxa,
  RDATA_CH_A_2_sqmuxa,
  N_1938,
  N_1930,
  N_85,
  RDATA_CH_B_3_sqmuxa,
  RDATA_CH_B_2_sqmuxa,
  RDATA_CH_B_1_sqmuxa,
  N_1596_i,
  N_50_i,
  N_15_i_1z,
  H0_TO_H1_WR_EN18,
  N_1767_i_1z,
  H0_TO_H1_WR_EN23,
  N_2870_i_1z,
  RD_EN,
  H0_TO_H1_WR_EN28,
  H0_TO_H1_WR_EN27,
  H0_TO_H1_WR_EN14,
  N_2201_i,
  N_675_i,
  N_2190_i,
  N_2189_i,
  N_3231,
  RDATA5,
  m16_0_a2_0_a3_0,
  N_863,
  N_3561_i,
  b_mp_ack_1z,
  b_mp_1z,
  a_mp_ack_1z,
  a_mp_1z,
  b_ack_ie_1z,
  b_mp_ie_1z,
  a_ack_ie_1z,
  a_mp_ie_1z,
  CLK,
  dff_arst
)
;
output H4_TO_H1_RDATA_2_0 ;
output H4_TO_H1_RDATA_0 ;
input COMMON_MB_RAM_DOUT_2 ;
input COMMON_MB_RAM_DOUT_0 ;
output H4_TO_H1_RDATA_1_0 ;
input [5:0] APB3_0_PWDATA ;
input [7:0] APB3_0_PADDR ;
input N_3227 ;
input N_872 ;
output RDATA_CH_A_1_sqmuxa ;
input N_1257 ;
output un4_wr_en_irq_mask_i_0 ;
output un4_wr_en_irq_mask_i ;
input N_871 ;
output RDATA12_0 ;
input H0_TO_H1_WR_EN39 ;
output RDATA12 ;
input H0_TO_H1_WR_EN37 ;
output RDATA_CH_A_3_sqmuxa ;
output RDATA_CH_A_2_sqmuxa ;
input N_1938 ;
input N_1930 ;
output N_85 ;
output RDATA_CH_B_3_sqmuxa ;
output RDATA_CH_B_2_sqmuxa ;
output RDATA_CH_B_1_sqmuxa ;
output N_1596_i ;
output N_50_i ;
output N_15_i_1z ;
input H0_TO_H1_WR_EN18 ;
output N_1767_i_1z ;
input H0_TO_H1_WR_EN23 ;
output N_2870_i_1z ;
input RD_EN ;
input H0_TO_H1_WR_EN28 ;
input H0_TO_H1_WR_EN27 ;
input H0_TO_H1_WR_EN14 ;
output N_2201_i ;
output N_675_i ;
output N_2190_i ;
output N_2189_i ;
output N_3231 ;
output RDATA5 ;
input m16_0_a2_0_a3_0 ;
output N_863 ;
input N_3561_i ;
output b_mp_ack_1z ;
output b_mp_1z ;
output a_mp_ack_1z ;
output a_mp_1z ;
output b_ack_ie_1z ;
output b_mp_ie_1z ;
output a_ack_ie_1z ;
output a_mp_ie_1z ;
input CLK ;
input dff_arst ;
wire H4_TO_H1_RDATA_2_0 ;
wire H4_TO_H1_RDATA_0 ;
wire COMMON_MB_RAM_DOUT_2 ;
wire COMMON_MB_RAM_DOUT_0 ;
wire H4_TO_H1_RDATA_1_0 ;
wire N_3227 ;
wire N_872 ;
wire RDATA_CH_A_1_sqmuxa ;
wire N_1257 ;
wire un4_wr_en_irq_mask_i_0 ;
wire un4_wr_en_irq_mask_i ;
wire N_871 ;
wire RDATA12_0 ;
wire H0_TO_H1_WR_EN39 ;
wire RDATA12 ;
wire H0_TO_H1_WR_EN37 ;
wire RDATA_CH_A_3_sqmuxa ;
wire RDATA_CH_A_2_sqmuxa ;
wire N_1938 ;
wire N_1930 ;
wire N_85 ;
wire RDATA_CH_B_3_sqmuxa ;
wire RDATA_CH_B_2_sqmuxa ;
wire RDATA_CH_B_1_sqmuxa ;
wire N_1596_i ;
wire N_50_i ;
wire N_15_i_1z ;
wire H0_TO_H1_WR_EN18 ;
wire N_1767_i_1z ;
wire H0_TO_H1_WR_EN23 ;
wire N_2870_i_1z ;
wire RD_EN ;
wire H0_TO_H1_WR_EN28 ;
wire H0_TO_H1_WR_EN27 ;
wire H0_TO_H1_WR_EN14 ;
wire N_2201_i ;
wire N_675_i ;
wire N_2190_i ;
wire N_2189_i ;
wire N_3231 ;
wire RDATA5 ;
wire m16_0_a2_0_a3_0 ;
wire N_863 ;
wire N_3561_i ;
wire b_mp_ack_1z ;
wire b_mp_1z ;
wire a_mp_ack_1z ;
wire a_mp_1z ;
wire b_ack_ie_1z ;
wire b_mp_ie_1z ;
wire a_ack_ie_1z ;
wire a_mp_ie_1z ;
wire CLK ;
wire dff_arst ;
wire mb_rd_en_delay_1_Z ;
wire VCC ;
wire N_730_i ;
wire GND ;
wire rd_en_ch_b_delay_1_Z ;
wire N_579_i ;
wire rd_en_ch_a_delay_1_Z ;
wire N_1593_i ;
wire N_1069_i_Z ;
wire N_1071_i_Z ;
wire a_mp_34 ;
wire un1_ctrl_b_wr_en_0_0_0_Z ;
wire a_mp_ack_34 ;
wire b_mp_34 ;
wire b_mp_ack_34 ;
wire MB_RD_EN_0_a3_2_5_tz_Z ;
wire m16_0_a2_0_a3_1_Z ;
wire N_1168 ;
wire RDATA_CH_A_1_sqmuxa_0_a3_0_2_Z ;
wire MB_RD_EN_0_a3_2_2_Z ;
wire N_1282 ;
// @11:1673
  SLE mb_rd_en_delay_1 (
	.Q(mb_rd_en_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_730_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_b_delay_1 (
	.Q(rd_en_ch_b_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_579_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_a_delay_1 (
	.Q(rd_en_ch_a_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1593_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1516
  SLE a_mp_ie (
	.Q(a_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[2]),
	.EN(N_1069_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1563
  SLE a_ack_ie (
	.Q(a_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[5]),
	.EN(N_1069_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1606
  SLE b_mp_ie (
	.Q(b_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[2]),
	.EN(N_1071_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1653
  SLE b_ack_ie (
	.Q(b_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[5]),
	.EN(N_1071_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1529
  SLE a_mp (
	.Q(a_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_34),
	.EN(un1_ctrl_b_wr_en_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1546
  SLE a_mp_ack (
	.Q(a_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_ack_34),
	.EN(un1_ctrl_b_wr_en_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1619
  SLE b_mp (
	.Q(b_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_34),
	.EN(un1_ctrl_b_wr_en_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1636
  SLE b_mp_ack (
	.Q(b_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_ack_34),
	.EN(un1_ctrl_b_wr_en_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1668
  CFG4 MB_RD_EN_0_a3_2_5_tz (
	.A(APB3_0_PADDR[2]),
	.B(APB3_0_PADDR[1]),
	.C(APB3_0_PADDR[6]),
	.D(N_3561_i),
	.Y(MB_RD_EN_0_a3_2_5_tz_Z)
);
defparam MB_RD_EN_0_a3_2_5_tz.INIT=16'h0001;
// @11:1700
  CFG3 RDATA_CH_A_1_sqmuxa_0_a3_0_a2_0_o2 (
	.A(APB3_0_PADDR[0]),
	.B(APB3_0_PADDR[1]),
	.C(APB3_0_PADDR[6]),
	.Y(N_863)
);
defparam RDATA_CH_A_1_sqmuxa_0_a3_0_a2_0_o2.INIT=8'hFE;
  CFG4 m16_0_a2_0_a3 (
	.A(APB3_0_PADDR[2]),
	.B(APB3_0_PADDR[3]),
	.C(m16_0_a2_0_a3_1_Z),
	.D(m16_0_a2_0_a3_0),
	.Y(RDATA5)
);
defparam m16_0_a2_0_a3.INIT=16'h0800;
  CFG3 m16_0_a2_0_a3_1 (
	.A(N_3561_i),
	.B(APB3_0_PADDR[7]),
	.C(APB3_0_PADDR[6]),
	.Y(m16_0_a2_0_a3_1_Z)
);
defparam m16_0_a2_0_a3_1.INIT=8'h7F;
// @11:1700
  CFG4 RDATA_CH_A_1_sqmuxa_0_a3_0_2 (
	.A(APB3_0_PADDR[5]),
	.B(N_863),
	.C(N_1168),
	.D(APB3_0_PADDR[3]),
	.Y(RDATA_CH_A_1_sqmuxa_0_a3_0_2_Z)
);
defparam RDATA_CH_A_1_sqmuxa_0_a3_0_2.INIT=16'h0001;
// @11:1589
  CFG2 \mb_b_rd_en_4_0_0_o2[0]  (
	.A(APB3_0_PADDR[6]),
	.B(N_3561_i),
	.Y(N_3231)
);
defparam \mb_b_rd_en_4_0_0_o2[0] .INIT=4'hE;
// @11:1700
  CFG2 RDATA_CH_A_2_sqmuxa_0_a2_i_o3 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(N_1168)
);
defparam RDATA_CH_A_2_sqmuxa_0_a2_i_o3.INIT=4'hB;
// @11:1826
  CFG2 b_ack_ie_RNINMRM (
	.A(b_mp_ack_1z),
	.B(b_ack_ie_1z),
	.Y(N_2189_i)
);
defparam b_ack_ie_RNINMRM.INIT=4'h8;
// @11:1826
  CFG2 b_mp_ie_RNINR54 (
	.A(b_mp_1z),
	.B(b_mp_ie_1z),
	.Y(N_2190_i)
);
defparam b_mp_ie_RNINR54.INIT=4'h8;
// @11:1826
  CFG2 a_mp_ie_RNILIJE (
	.A(a_mp_1z),
	.B(a_mp_ie_1z),
	.Y(N_675_i)
);
defparam a_mp_ie_RNILIJE.INIT=4'h8;
// @11:1826
  CFG2 a_ack_ie_RNIL8HF (
	.A(a_mp_ack_1z),
	.B(a_ack_ie_1z),
	.Y(N_2201_i)
);
defparam a_ack_ie_RNIL8HF.INIT=4'h8;
// @11:1531
  CFG3 a_mp_34_0_0_1 (
	.A(APB3_0_PWDATA[0]),
	.B(APB3_0_PWDATA[1]),
	.C(H0_TO_H1_WR_EN14),
	.Y(a_mp_34)
);
defparam a_mp_34_0_0_1.INIT=8'hCA;
// @11:1548
  CFG3 a_mp_ack_34_0_0_1 (
	.A(APB3_0_PWDATA[3]),
	.B(APB3_0_PWDATA[4]),
	.C(H0_TO_H1_WR_EN14),
	.Y(a_mp_ack_34)
);
defparam a_mp_ack_34_0_0_1.INIT=8'hCA;
// @11:1621
  CFG3 b_mp_34_0_0_1 (
	.A(APB3_0_PWDATA[0]),
	.B(APB3_0_PWDATA[1]),
	.C(H0_TO_H1_WR_EN27),
	.Y(b_mp_34)
);
defparam b_mp_34_0_0_1.INIT=8'hCA;
// @11:1638
  CFG3 b_mp_ack_34_0_0_1 (
	.A(APB3_0_PWDATA[3]),
	.B(APB3_0_PWDATA[4]),
	.C(H0_TO_H1_WR_EN27),
	.Y(b_mp_ack_34)
);
defparam b_mp_ack_34_0_0_1.INIT=8'hCA;
// @11:1673
  CFG2 N_2870_i (
	.A(H0_TO_H1_WR_EN28),
	.B(RD_EN),
	.Y(N_2870_i_1z)
);
defparam N_2870_i.INIT=4'h8;
// @11:1673
  CFG2 N_1767_i (
	.A(H0_TO_H1_WR_EN23),
	.B(RD_EN),
	.Y(N_1767_i_1z)
);
defparam N_1767_i.INIT=4'h8;
// @11:1673
  CFG2 N_15_i (
	.A(H0_TO_H1_WR_EN18),
	.B(RD_EN),
	.Y(N_15_i_1z)
);
defparam N_15_i.INIT=4'h8;
// @11:1673
  CFG2 rd_en_ch_b_delay_1_RNO (
	.A(H0_TO_H1_WR_EN27),
	.B(RD_EN),
	.Y(N_579_i)
);
defparam rd_en_ch_b_delay_1_RNO.INIT=4'h8;
// @11:1673
  CFG2 rd_en_ch_a_delay_1_RNO (
	.A(H0_TO_H1_WR_EN14),
	.B(RD_EN),
	.Y(N_1593_i)
);
defparam rd_en_ch_a_delay_1_RNO.INIT=4'h8;
// @11:1713
  CFG2 rd_en_ch_b_delay_1_RNIJFKI (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_b_delay_1_Z),
	.Y(N_50_i)
);
defparam rd_en_ch_b_delay_1_RNIJFKI.INIT=4'h8;
// @11:1692
  CFG2 rd_en_ch_a_delay_1_RNII7O9 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(N_1596_i)
);
defparam rd_en_ch_a_delay_1_RNII7O9.INIT=4'h8;
// @11:1713
  CFG4 \RDATA_CH_B_1[2]  (
	.A(N_50_i),
	.B(b_mp_ie_1z),
	.C(RDATA_CH_B_1_sqmuxa),
	.D(COMMON_MB_RAM_DOUT_2),
	.Y(H4_TO_H1_RDATA_1_0)
);
defparam \RDATA_CH_B_1[2] .INIT=16'hCAC0;
// @11:1668
  CFG4 MB_RD_EN_0_a3_2_2 (
	.A(APB3_0_PADDR[3]),
	.B(APB3_0_PADDR[5]),
	.C(APB3_0_PADDR[0]),
	.D(RD_EN),
	.Y(MB_RD_EN_0_a3_2_2_Z)
);
defparam MB_RD_EN_0_a3_2_2.INIT=16'h0800;
// @11:1713
  CFG4 \RDATA_CH_B_0_0[0]  (
	.A(N_50_i),
	.B(a_mp_1z),
	.C(RDATA_CH_B_1_sqmuxa),
	.D(COMMON_MB_RAM_DOUT_0),
	.Y(H4_TO_H1_RDATA_0)
);
defparam \RDATA_CH_B_0_0[0] .INIT=16'hCAC0;
// @11:1668
  CFG4 MB_RD_EN_0_i_o2 (
	.A(APB3_0_PADDR[2]),
	.B(APB3_0_PADDR[3]),
	.C(H0_TO_H1_WR_EN27),
	.D(APB3_0_PADDR[7]),
	.Y(N_1282)
);
defparam MB_RD_EN_0_i_o2.INIT=16'h0F4F;
// @11:1713
  CFG4 \RDATA_CH_B_2[2]  (
	.A(RDATA_CH_B_2_sqmuxa),
	.B(N_50_i),
	.C(RDATA_CH_B_1_sqmuxa),
	.D(RDATA_CH_B_3_sqmuxa),
	.Y(H4_TO_H1_RDATA_2_0)
);
defparam \RDATA_CH_B_2[2] .INIT=16'h0302;
// @11:1668
  CFG4 MB_RD_EN_0_a3_2 (
	.A(MB_RD_EN_0_a3_2_2_Z),
	.B(APB3_0_PADDR[7]),
	.C(H0_TO_H1_WR_EN27),
	.D(MB_RD_EN_0_a3_2_5_tz_Z),
	.Y(N_85)
);
defparam MB_RD_EN_0_a3_2.INIT=16'h2000;
// @11:1721
  CFG4 RDATA_CH_B_3_sqmuxa_0_a3_0_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN27),
	.D(N_1930),
	.Y(RDATA_CH_B_3_sqmuxa)
);
defparam RDATA_CH_B_3_sqmuxa_0_a3_0_a3.INIT=16'h2000;
// @11:1700
  CFG3 RDATA_CH_A_2_sqmuxa_0_a3_0_a2_0_a3 (
	.A(N_1938),
	.B(N_1168),
	.C(H0_TO_H1_WR_EN14),
	.Y(RDATA_CH_A_2_sqmuxa)
);
defparam RDATA_CH_A_2_sqmuxa_0_a3_0_a2_0_a3.INIT=8'h20;
// @11:1700
  CFG3 RDATA_CH_A_3_sqmuxa_0_a3_0_a2_0_a3 (
	.A(N_1930),
	.B(N_1168),
	.C(H0_TO_H1_WR_EN14),
	.Y(RDATA_CH_A_3_sqmuxa)
);
defparam RDATA_CH_A_3_sqmuxa_0_a3_0_a2_0_a3.INIT=8'h20;
// @11:1721
  CFG4 RDATA_CH_B_2_sqmuxa_0_a3_0_a2_6_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN27),
	.D(N_1938),
	.Y(RDATA_CH_B_2_sqmuxa)
);
defparam RDATA_CH_B_2_sqmuxa_0_a3_0_a2_6_a3.INIT=16'h2000;
  CFG2 m19_0_a2_0_a3 (
	.A(N_1930),
	.B(H0_TO_H1_WR_EN37),
	.Y(RDATA12)
);
defparam m19_0_a2_0_a3.INIT=4'h2;
  CFG2 m8_0_a2_0_a3 (
	.A(N_1930),
	.B(H0_TO_H1_WR_EN39),
	.Y(RDATA12_0)
);
defparam m8_0_a2_0_a3.INIT=4'h2;
  CFG2 m10_0_0 (
	.A(N_871),
	.B(H0_TO_H1_WR_EN39),
	.Y(un4_wr_en_irq_mask_i)
);
defparam m10_0_0.INIT=4'hD;
  CFG2 m22_0_0 (
	.A(N_871),
	.B(H0_TO_H1_WR_EN37),
	.Y(un4_wr_en_irq_mask_i_0)
);
defparam m22_0_0.INIT=4'hD;
// @11:1700
  CFG4 RDATA_CH_A_1_sqmuxa_0_0 (
	.A(N_1257),
	.B(N_1168),
	.C(H0_TO_H1_WR_EN14),
	.D(RDATA_CH_A_1_sqmuxa_0_a3_0_2_Z),
	.Y(RDATA_CH_A_1_sqmuxa)
);
defparam RDATA_CH_A_1_sqmuxa_0_0.INIT=16'h5703;
// @11:1721
  CFG4 RDATA_CH_B_1_sqmuxa_0_a3_0_0 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN27),
	.D(N_871),
	.Y(RDATA_CH_B_1_sqmuxa)
);
defparam RDATA_CH_B_1_sqmuxa_0_a3_0_0.INIT=16'h0222;
// @11:1469
  CFG3 un1_ctrl_b_wr_en_0_0_0 (
	.A(H0_TO_H1_WR_EN27),
	.B(H0_TO_H1_WR_EN14),
	.C(N_872),
	.Y(un1_ctrl_b_wr_en_0_0_0_Z)
);
defparam un1_ctrl_b_wr_en_0_0_0.INIT=8'h0E;
// @11:1469
  CFG2 N_1071_i (
	.A(N_872),
	.B(H0_TO_H1_WR_EN27),
	.Y(N_1071_i_Z)
);
defparam N_1071_i.INIT=4'h4;
// @11:1469
  CFG2 N_1069_i (
	.A(N_872),
	.B(H0_TO_H1_WR_EN14),
	.Y(N_1069_i_Z)
);
defparam N_1069_i.INIT=4'h4;
// @11:1673
  CFG4 mb_rd_en_delay_1_RNO (
	.A(N_1282),
	.B(N_85),
	.C(H0_TO_H1_WR_EN14),
	.D(N_3227),
	.Y(N_730_i)
);
defparam mb_rd_en_delay_1_RNO.INIT=16'h00FD;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_channel_Z11 */

module miv_ihc_channel_Z12 (
  H3_TO_H2_RDATA_0,
  H2_TO_H3_RDATA_0,
  COMMON_MB_RAM_DOUT_2,
  COMMON_MB_RAM_DOUT_9,
  COMMON_MB_RAM_DOUT_0,
  COMMON_MB_RAM_DOUT_3,
  H3_TO_H2_RDATA_2_0,
  APB3_0_PWDATA_2,
  APB3_0_PWDATA_5,
  APB3_0_PWDATA_3,
  APB3_0_PWDATA_0,
  N_2869_i_1z,
  N_975,
  N_1945,
  N_1943,
  N_3227,
  N_3219,
  N_872,
  H0_TO_H1_WR_EN8,
  WR_EN,
  H0_TO_H1_WR_EN21,
  N_871,
  RDATA_CH_A_2_sqmuxa,
  N_1938,
  RDATA_CH_A_3_sqmuxa,
  N_1930,
  N_3193,
  N_867,
  N_3373,
  H0_TO_H1_WR_EN17,
  H0_TO_H1_WR_EN16,
  N_469,
  N_1083,
  H0_TO_H1_WR_EN24,
  N_2016,
  N_3201,
  RDATA_CH_B_3_sqmuxa,
  RDATA_CH_A_1_sqmuxa,
  N_683,
  RDATA_CH_B_2_sqmuxa,
  N_573_i,
  N_1130,
  H0_TO_H1_WR_EN23,
  H0_TO_H1_WR_EN18,
  N_575_i,
  RDATA_CH_B_1_sqmuxa,
  b_mp_ack_1z,
  b_mp_1z,
  a_mp_ack_1z,
  a_mp_1z,
  b_ack_ie_1z,
  b_mp_ie_1z,
  a_ack_ie_1z,
  a_mp_ie_1z,
  N_15_i,
  N_1767_i,
  CLK,
  dff_arst
)
;
output H3_TO_H2_RDATA_0 ;
output H2_TO_H3_RDATA_0 ;
input COMMON_MB_RAM_DOUT_2 ;
input COMMON_MB_RAM_DOUT_9 ;
input COMMON_MB_RAM_DOUT_0 ;
input COMMON_MB_RAM_DOUT_3 ;
output H3_TO_H2_RDATA_2_0 ;
input APB3_0_PWDATA_2 ;
input APB3_0_PWDATA_5 ;
input APB3_0_PWDATA_3 ;
input APB3_0_PWDATA_0 ;
output N_2869_i_1z ;
input N_975 ;
input N_1945 ;
input N_1943 ;
input N_3227 ;
input N_3219 ;
input N_872 ;
input H0_TO_H1_WR_EN8 ;
input WR_EN ;
input H0_TO_H1_WR_EN21 ;
input N_871 ;
output RDATA_CH_A_2_sqmuxa ;
input N_1938 ;
output RDATA_CH_A_3_sqmuxa ;
input N_1930 ;
input N_3193 ;
input N_867 ;
output N_3373 ;
input H0_TO_H1_WR_EN17 ;
input H0_TO_H1_WR_EN16 ;
input N_469 ;
input N_1083 ;
input H0_TO_H1_WR_EN24 ;
input N_2016 ;
input N_3201 ;
output RDATA_CH_B_3_sqmuxa ;
output RDATA_CH_A_1_sqmuxa ;
output N_683 ;
output RDATA_CH_B_2_sqmuxa ;
output N_573_i ;
output N_1130 ;
input H0_TO_H1_WR_EN23 ;
input H0_TO_H1_WR_EN18 ;
output N_575_i ;
output RDATA_CH_B_1_sqmuxa ;
output b_mp_ack_1z ;
output b_mp_1z ;
output a_mp_ack_1z ;
output a_mp_1z ;
output b_ack_ie_1z ;
output b_mp_ie_1z ;
output a_ack_ie_1z ;
output a_mp_ie_1z ;
input N_15_i ;
input N_1767_i ;
input CLK ;
input dff_arst ;
wire H3_TO_H2_RDATA_0 ;
wire H2_TO_H3_RDATA_0 ;
wire COMMON_MB_RAM_DOUT_2 ;
wire COMMON_MB_RAM_DOUT_9 ;
wire COMMON_MB_RAM_DOUT_0 ;
wire COMMON_MB_RAM_DOUT_3 ;
wire H3_TO_H2_RDATA_2_0 ;
wire APB3_0_PWDATA_2 ;
wire APB3_0_PWDATA_5 ;
wire APB3_0_PWDATA_3 ;
wire APB3_0_PWDATA_0 ;
wire N_2869_i_1z ;
wire N_975 ;
wire N_1945 ;
wire N_1943 ;
wire N_3227 ;
wire N_3219 ;
wire N_872 ;
wire H0_TO_H1_WR_EN8 ;
wire WR_EN ;
wire H0_TO_H1_WR_EN21 ;
wire N_871 ;
wire RDATA_CH_A_2_sqmuxa ;
wire N_1938 ;
wire RDATA_CH_A_3_sqmuxa ;
wire N_1930 ;
wire N_3193 ;
wire N_867 ;
wire N_3373 ;
wire H0_TO_H1_WR_EN17 ;
wire H0_TO_H1_WR_EN16 ;
wire N_469 ;
wire N_1083 ;
wire H0_TO_H1_WR_EN24 ;
wire N_2016 ;
wire N_3201 ;
wire RDATA_CH_B_3_sqmuxa ;
wire RDATA_CH_A_1_sqmuxa ;
wire N_683 ;
wire RDATA_CH_B_2_sqmuxa ;
wire N_573_i ;
wire N_1130 ;
wire H0_TO_H1_WR_EN23 ;
wire H0_TO_H1_WR_EN18 ;
wire N_575_i ;
wire RDATA_CH_B_1_sqmuxa ;
wire b_mp_ack_1z ;
wire b_mp_1z ;
wire a_mp_ack_1z ;
wire a_mp_1z ;
wire b_ack_ie_1z ;
wire b_mp_ie_1z ;
wire a_ack_ie_1z ;
wire a_mp_ie_1z ;
wire N_15_i ;
wire N_1767_i ;
wire CLK ;
wire dff_arst ;
wire [2:2] H3_TO_H2_RDATA_2;
wire mb_rd_en_delay_1_Z ;
wire VCC ;
wire N_584_i ;
wire GND ;
wire rd_en_ch_b_delay_1_Z ;
wire rd_en_ch_a_delay_1_Z ;
wire N_3241_i_Z ;
wire N_3242_i_Z ;
wire a_mp_39 ;
wire N_1595 ;
wire a_mp_ack_39 ;
wire b_mp_39 ;
wire b_mp_ack_39 ;
wire b_mp_ack_39_0_0_1_a3_0_Z ;
wire a_mp_ack_39_0_0_1_a3_0_Z ;
wire b_mp_39_0_0_1_a3_0_Z ;
wire a_mp_39_0_0_1_a3_0_Z ;
wire N_2045 ;
wire N_1965_i_i_0_a2_1_2_Z ;
wire N_1662 ;
// @11:1673
  SLE mb_rd_en_delay_1 (
	.Q(mb_rd_en_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_584_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_b_delay_1 (
	.Q(rd_en_ch_b_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1767_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_a_delay_1 (
	.Q(rd_en_ch_a_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_15_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1516
  SLE a_mp_ie (
	.Q(a_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA_2),
	.EN(N_3241_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1563
  SLE a_ack_ie (
	.Q(a_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA_5),
	.EN(N_3241_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1606
  SLE b_mp_ie (
	.Q(b_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA_2),
	.EN(N_3242_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1653
  SLE b_ack_ie (
	.Q(b_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA_5),
	.EN(N_3242_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1529
  SLE a_mp (
	.Q(a_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_39),
	.EN(N_1595),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1546
  SLE a_mp_ack (
	.Q(a_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_ack_39),
	.EN(N_1595),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1619
  SLE b_mp (
	.Q(b_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_39),
	.EN(N_1595),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1636
  SLE b_mp_ack (
	.Q(b_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_ack_39),
	.EN(N_1595),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1713
  CFG4 \RDATA_CH_B_2[2]  (
	.A(COMMON_MB_RAM_DOUT_2),
	.B(RDATA_CH_B_1_sqmuxa),
	.C(b_mp_ie_1z),
	.D(N_575_i),
	.Y(H3_TO_H2_RDATA_2[2])
);
defparam \RDATA_CH_B_2[2] .INIT=16'hE2C0;
// @11:1638
  CFG2 b_mp_ack_39_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN18),
	.B(APB3_0_PWDATA_3),
	.Y(b_mp_ack_39_0_0_1_a3_0_Z)
);
defparam b_mp_ack_39_0_0_1_a3_0.INIT=4'h8;
// @11:1548
  CFG2 a_mp_ack_39_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN23),
	.B(APB3_0_PWDATA_3),
	.Y(a_mp_ack_39_0_0_1_a3_0_Z)
);
defparam a_mp_ack_39_0_0_1_a3_0.INIT=4'h8;
// @11:1621
  CFG2 b_mp_39_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN18),
	.B(APB3_0_PWDATA_0),
	.Y(b_mp_39_0_0_1_a3_0_Z)
);
defparam b_mp_39_0_0_1_a3_0.INIT=4'h8;
// @11:1531
  CFG2 a_mp_39_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN23),
	.B(APB3_0_PWDATA_0),
	.Y(a_mp_39_0_0_1_a3_0_Z)
);
defparam a_mp_39_0_0_1_a3_0.INIT=4'h8;
// @11:1700
  CFG2 RDATA_CH_A_1_sqmuxa_0_0_1_a2 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(N_2045)
);
defparam RDATA_CH_A_1_sqmuxa_0_0_1_a2.INIT=4'h4;
// @11:1669
  CFG2 RDATA_CH_B_1_sqmuxa_0_0_1_RNID98P (
	.A(RDATA_CH_B_1_sqmuxa),
	.B(N_575_i),
	.Y(N_1130)
);
defparam RDATA_CH_B_1_sqmuxa_0_0_1_RNID98P.INIT=4'hE;
// @11:1713
  CFG2 rd_en_ch_b_delay_1_RNIJREJ (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_b_delay_1_Z),
	.Y(N_575_i)
);
defparam rd_en_ch_b_delay_1_RNIJREJ.INIT=4'h8;
// @11:1692
  CFG2 rd_en_ch_a_delay_1_RNIIJIA (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(N_573_i)
);
defparam rd_en_ch_a_delay_1_RNIIJIA.INIT=4'h8;
// @11:1713
  CFG4 \RDATA_CH_B_i[9]  (
	.A(N_575_i),
	.B(COMMON_MB_RAM_DOUT_9),
	.C(RDATA_CH_B_2_sqmuxa),
	.D(RDATA_CH_B_1_sqmuxa),
	.Y(N_683)
);
defparam \RDATA_CH_B_i[9] .INIT=16'hFF27;
// @11:1713
  CFG4 \RDATA_CH_B_2[0]  (
	.A(RDATA_CH_B_1_sqmuxa),
	.B(N_1130),
	.C(a_mp_1z),
	.D(COMMON_MB_RAM_DOUT_0),
	.Y(H3_TO_H2_RDATA_2_0)
);
defparam \RDATA_CH_B_2[0] .INIT=16'hC480;
// @11:1692
  CFG4 \RDATA_CH_A_1[3]  (
	.A(N_573_i),
	.B(b_mp_ack_1z),
	.C(RDATA_CH_A_1_sqmuxa),
	.D(COMMON_MB_RAM_DOUT_3),
	.Y(H2_TO_H3_RDATA_0)
);
defparam \RDATA_CH_A_1[3] .INIT=16'hCAC0;
// @11:1713
  CFG3 \RDATA_CH_B[2]  (
	.A(N_1130),
	.B(RDATA_CH_B_3_sqmuxa),
	.C(H3_TO_H2_RDATA_2[2]),
	.Y(H3_TO_H2_RDATA_0)
);
defparam \RDATA_CH_B[2] .INIT=8'hF4;
// @11:3288
  CFG4 N_1965_i_i_0_a2_1_2 (
	.A(N_3201),
	.B(N_2016),
	.C(H0_TO_H1_WR_EN24),
	.D(N_1083),
	.Y(N_1965_i_i_0_a2_1_2_Z)
);
defparam N_1965_i_i_0_a2_1_2.INIT=16'h0004;
// @11:3288
  CFG4 N_1965_i_i_0_a2_1 (
	.A(N_1965_i_i_0_a2_1_2_Z),
	.B(N_469),
	.C(H0_TO_H1_WR_EN16),
	.D(H0_TO_H1_WR_EN17),
	.Y(N_3373)
);
defparam N_1965_i_i_0_a2_1.INIT=16'h0008;
// @11:1700
  CFG4 RDATA_CH_A_1_sqmuxa_0_0_tz_0 (
	.A(N_867),
	.B(H0_TO_H1_WR_EN18),
	.C(N_2045),
	.D(N_3193),
	.Y(RDATA_CH_A_1_sqmuxa)
);
defparam RDATA_CH_A_1_sqmuxa_0_0_tz_0.INIT=16'h3070;
// @11:1700
  CFG3 RDATA_CH_A_3_sqmuxa_0_a3_0_a2_1_a3 (
	.A(H0_TO_H1_WR_EN18),
	.B(N_1930),
	.C(N_2045),
	.Y(RDATA_CH_A_3_sqmuxa)
);
defparam RDATA_CH_A_3_sqmuxa_0_a3_0_a2_1_a3.INIT=8'h80;
// @11:1700
  CFG3 RDATA_CH_A_2_sqmuxa_0_a3_0_a2_0_a3 (
	.A(H0_TO_H1_WR_EN18),
	.B(N_1938),
	.C(N_2045),
	.Y(RDATA_CH_A_2_sqmuxa)
);
defparam RDATA_CH_A_2_sqmuxa_0_a3_0_a2_0_a3.INIT=8'h80;
// @11:1721
  CFG4 RDATA_CH_B_3_sqmuxa_0_a3_0_a2_0_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN23),
	.D(N_1930),
	.Y(RDATA_CH_B_3_sqmuxa)
);
defparam RDATA_CH_B_3_sqmuxa_0_a3_0_a2_0_a3.INIT=16'h2000;
// @11:1721
  CFG4 RDATA_CH_B_2_sqmuxa_0_a3_0_a2_1_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN23),
	.D(N_1938),
	.Y(RDATA_CH_B_2_sqmuxa)
);
defparam RDATA_CH_B_2_sqmuxa_0_a3_0_a2_1_a3.INIT=16'h2000;
// @11:1721
  CFG4 RDATA_CH_B_1_sqmuxa_0_0_1 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN23),
	.D(N_871),
	.Y(RDATA_CH_B_1_sqmuxa)
);
defparam RDATA_CH_B_1_sqmuxa_0_0_1.INIT=16'h0222;
// @11:3288
  CFG4 N_1965_i_i_0_a3 (
	.A(H0_TO_H1_WR_EN21),
	.B(WR_EN),
	.C(N_3373),
	.D(H0_TO_H1_WR_EN8),
	.Y(N_1662)
);
defparam N_1965_i_i_0_a3.INIT=16'h3070;
// @11:1469
  CFG2 un1_ctrl_b_wr_en_0_i_i_a3 (
	.A(N_872),
	.B(N_3219),
	.Y(N_1595)
);
defparam un1_ctrl_b_wr_en_0_i_i_a3.INIT=4'h4;
// @11:1673
  CFG2 mb_rd_en_delay_1_RNO (
	.A(N_3219),
	.B(N_3227),
	.Y(N_584_i)
);
defparam mb_rd_en_delay_1_RNO.INIT=4'h2;
// @11:1516
  CFG2 N_3241_i (
	.A(N_872),
	.B(H0_TO_H1_WR_EN18),
	.Y(N_3241_i_Z)
);
defparam N_3241_i.INIT=4'h4;
// @11:1606
  CFG2 N_3242_i (
	.A(N_872),
	.B(H0_TO_H1_WR_EN23),
	.Y(N_3242_i_Z)
);
defparam N_3242_i.INIT=4'h4;
// @11:1638
  CFG4 b_mp_ack_39_0_0_1 (
	.A(H0_TO_H1_WR_EN23),
	.B(b_mp_ack_39_0_0_1_a3_0_Z),
	.C(N_872),
	.D(N_1943),
	.Y(b_mp_ack_39)
);
defparam b_mp_ack_39_0_0_1.INIT=16'hEEC4;
// @11:1548
  CFG4 a_mp_ack_39_0_0_1 (
	.A(H0_TO_H1_WR_EN18),
	.B(a_mp_ack_39_0_0_1_a3_0_Z),
	.C(N_1943),
	.D(N_872),
	.Y(a_mp_ack_39)
);
defparam a_mp_ack_39_0_0_1.INIT=16'hECE4;
// @11:1531
  CFG4 a_mp_39_0_0_1 (
	.A(H0_TO_H1_WR_EN18),
	.B(a_mp_39_0_0_1_a3_0_Z),
	.C(N_1945),
	.D(N_872),
	.Y(a_mp_39)
);
defparam a_mp_39_0_0_1.INIT=16'hECE4;
// @11:1621
  CFG4 b_mp_39_0_0_1 (
	.A(H0_TO_H1_WR_EN23),
	.B(b_mp_39_0_0_1_a3_0_Z),
	.C(N_872),
	.D(N_1945),
	.Y(b_mp_39)
);
defparam b_mp_39_0_0_1.INIT=16'hEEC4;
// @11:1319
  CFG3 N_2869_i (
	.A(N_1662),
	.B(WR_EN),
	.C(N_975),
	.Y(N_2869_i_1z)
);
defparam N_2869_i.INIT=8'h04;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_channel_Z12 */

module miv_ihc_channel_Z13 (
  APB3_0_PWDATA,
  H4_TO_H2_RDATA_1_0,
  H4_TO_H2_RDATA_2_0,
  COMMON_MB_RAM_DOUT_2,
  COMMON_MB_RAM_DOUT_7,
  COMMON_MB_RAM_DOUT_0,
  N_66_mux_i_1z,
  N_67_mux_i_1z,
  N_1945,
  N_1943,
  N_3227,
  RDATA_CH_A_1_sqmuxa,
  N_872,
  RDATA_CH_A_3_sqmuxa,
  N_1930,
  RDATA_CH_A_2_sqmuxa,
  N_1938,
  RDATA_CH_B_3_sqmuxa,
  N_606_i,
  N_2048_i_1z,
  RD_EN,
  H0_TO_H1_WR_EN29,
  N_2193_i,
  N_2286,
  N_604_i,
  N_214,
  RDATA_CH_B_1_sqmuxa,
  H0_TO_H1_WR_EN28,
  H0_TO_H1_WR_EN19,
  ctrl_a_wr_en,
  WR_EN,
  N_871,
  H0_TO_H1_WR_EN24,
  b_mp_ack_1z,
  b_mp_1z,
  a_mp_ack_1z,
  a_mp_1z,
  N_203_i,
  b_ack_ie_1z,
  N_205_i,
  b_mp_ie_1z,
  N_719_i,
  a_ack_ie_1z,
  N_721_i,
  a_mp_ie_1z,
  N_2870_i,
  CLK,
  dff_arst
)
;
input [4:0] APB3_0_PWDATA ;
output H4_TO_H2_RDATA_1_0 ;
output H4_TO_H2_RDATA_2_0 ;
input COMMON_MB_RAM_DOUT_2 ;
input COMMON_MB_RAM_DOUT_7 ;
input COMMON_MB_RAM_DOUT_0 ;
output N_66_mux_i_1z ;
output N_67_mux_i_1z ;
input N_1945 ;
input N_1943 ;
input N_3227 ;
output RDATA_CH_A_1_sqmuxa ;
output N_872 ;
output RDATA_CH_A_3_sqmuxa ;
input N_1930 ;
output RDATA_CH_A_2_sqmuxa ;
input N_1938 ;
output RDATA_CH_B_3_sqmuxa ;
output N_606_i ;
output N_2048_i_1z ;
input RD_EN ;
input H0_TO_H1_WR_EN29 ;
output N_2193_i ;
output N_2286 ;
output N_604_i ;
output N_214 ;
output RDATA_CH_B_1_sqmuxa ;
input H0_TO_H1_WR_EN28 ;
input H0_TO_H1_WR_EN19 ;
output ctrl_a_wr_en ;
input WR_EN ;
input N_871 ;
input H0_TO_H1_WR_EN24 ;
output b_mp_ack_1z ;
output b_mp_1z ;
output a_mp_ack_1z ;
output a_mp_1z ;
input N_203_i ;
output b_ack_ie_1z ;
input N_205_i ;
output b_mp_ie_1z ;
input N_719_i ;
output a_ack_ie_1z ;
input N_721_i ;
output a_mp_ie_1z ;
input N_2870_i ;
input CLK ;
input dff_arst ;
wire H4_TO_H2_RDATA_1_0 ;
wire H4_TO_H2_RDATA_2_0 ;
wire COMMON_MB_RAM_DOUT_2 ;
wire COMMON_MB_RAM_DOUT_7 ;
wire COMMON_MB_RAM_DOUT_0 ;
wire N_66_mux_i_1z ;
wire N_67_mux_i_1z ;
wire N_1945 ;
wire N_1943 ;
wire N_3227 ;
wire RDATA_CH_A_1_sqmuxa ;
wire N_872 ;
wire RDATA_CH_A_3_sqmuxa ;
wire N_1930 ;
wire RDATA_CH_A_2_sqmuxa ;
wire N_1938 ;
wire RDATA_CH_B_3_sqmuxa ;
wire N_606_i ;
wire N_2048_i_1z ;
wire RD_EN ;
wire H0_TO_H1_WR_EN29 ;
wire N_2193_i ;
wire N_2286 ;
wire N_604_i ;
wire N_214 ;
wire RDATA_CH_B_1_sqmuxa ;
wire H0_TO_H1_WR_EN28 ;
wire H0_TO_H1_WR_EN19 ;
wire ctrl_a_wr_en ;
wire WR_EN ;
wire N_871 ;
wire H0_TO_H1_WR_EN24 ;
wire b_mp_ack_1z ;
wire b_mp_1z ;
wire a_mp_ack_1z ;
wire a_mp_1z ;
wire N_203_i ;
wire b_ack_ie_1z ;
wire N_205_i ;
wire b_mp_ie_1z ;
wire N_719_i ;
wire a_ack_ie_1z ;
wire N_721_i ;
wire a_mp_ie_1z ;
wire N_2870_i ;
wire CLK ;
wire dff_arst ;
wire mb_rd_en_delay_1_Z ;
wire VCC ;
wire N_506_i ;
wire GND ;
wire rd_en_ch_b_delay_1_Z ;
wire rd_en_ch_a_delay_1_Z ;
wire N_2883_i ;
wire N_3239_i ;
wire N_3240_i ;
wire a_mp_44 ;
wire N_2888_i ;
wire a_mp_ack_44 ;
wire b_mp_44 ;
wire b_mp_ack_44 ;
wire b_mp_ack_44_0_0_1_a3_0_Z ;
wire a_mp_44_0_0_1_a3_0_Z ;
wire a_mp_ack_44_0_0_1_a3_0_Z ;
wire b_mp_44_0_0_1_a3_0_Z ;
wire RDATA_CH_B_2_sqmuxa ;
// @11:1673
  SLE mb_rd_en_delay_1 (
	.Q(mb_rd_en_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_506_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_b_delay_1 (
	.Q(rd_en_ch_b_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2870_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_a_delay_1 (
	.Q(rd_en_ch_a_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2883_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1516
  SLE a_mp_ie (
	.Q(a_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_721_i),
	.EN(N_3239_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1563
  SLE a_ack_ie (
	.Q(a_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_719_i),
	.EN(N_3239_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1606
  SLE b_mp_ie (
	.Q(b_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_205_i),
	.EN(N_3240_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1653
  SLE b_ack_ie (
	.Q(b_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_203_i),
	.EN(N_3240_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1529
  SLE a_mp (
	.Q(a_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_44),
	.EN(N_2888_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1546
  SLE a_mp_ack (
	.Q(a_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(a_mp_ack_44),
	.EN(N_2888_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1619
  SLE b_mp (
	.Q(b_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_44),
	.EN(N_2888_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1636
  SLE b_mp_ack (
	.Q(b_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_ack_44),
	.EN(N_2888_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 m10 (
	.A(H0_TO_H1_WR_EN24),
	.B(N_871),
	.C(WR_EN),
	.Y(ctrl_a_wr_en)
);
defparam m10.INIT=8'h20;
// @11:1638
  CFG2 b_mp_ack_44_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN19),
	.B(APB3_0_PWDATA[3]),
	.Y(b_mp_ack_44_0_0_1_a3_0_Z)
);
defparam b_mp_ack_44_0_0_1_a3_0.INIT=4'h8;
// @11:1531
  CFG2 a_mp_44_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN28),
	.B(APB3_0_PWDATA[0]),
	.Y(a_mp_44_0_0_1_a3_0_Z)
);
defparam a_mp_44_0_0_1_a3_0.INIT=4'h8;
// @11:1548
  CFG2 a_mp_ack_44_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN28),
	.B(APB3_0_PWDATA[3]),
	.Y(a_mp_ack_44_0_0_1_a3_0_Z)
);
defparam a_mp_ack_44_0_0_1_a3_0.INIT=4'h8;
// @11:1621
  CFG2 b_mp_44_0_0_1_a3_0 (
	.A(H0_TO_H1_WR_EN19),
	.B(APB3_0_PWDATA[0]),
	.Y(b_mp_44_0_0_1_a3_0_Z)
);
defparam b_mp_44_0_0_1_a3_0.INIT=4'h8;
// @11:1713
  CFG3 \RDATA_CH_B_0_i_m2[4]  (
	.A(RDATA_CH_B_1_sqmuxa),
	.B(b_mp_ack_1z),
	.C(COMMON_MB_RAM_DOUT_2),
	.Y(N_214)
);
defparam \RDATA_CH_B_0_i_m2[4] .INIT=8'hD8;
// @11:1713
  CFG3 \RDATA_CH_B_i_m3[9]  (
	.A(COMMON_MB_RAM_DOUT_7),
	.B(RDATA_CH_B_2_sqmuxa),
	.C(N_604_i),
	.Y(N_2286)
);
defparam \RDATA_CH_B_i_m3[9] .INIT=8'hAC;
// @11:1826
  CFG2 a_ack_ie_RNIPARC (
	.A(a_mp_ack_1z),
	.B(a_ack_ie_1z),
	.Y(N_2193_i)
);
defparam a_ack_ie_RNIPARC.INIT=4'h8;
// @11:1673
  CFG2 N_2048_i (
	.A(H0_TO_H1_WR_EN29),
	.B(RD_EN),
	.Y(N_2048_i_1z)
);
defparam N_2048_i.INIT=4'h8;
// @11:1673
  CFG2 rd_en_ch_a_delay_1_RNO (
	.A(H0_TO_H1_WR_EN19),
	.B(RD_EN),
	.Y(N_2883_i)
);
defparam rd_en_ch_a_delay_1_RNO.INIT=4'h8;
// @11:1713
  CFG2 rd_en_ch_b_delay_1_RNINL38 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_b_delay_1_Z),
	.Y(N_604_i)
);
defparam rd_en_ch_b_delay_1_RNINL38.INIT=4'h8;
// @11:1692
  CFG2 rd_en_ch_a_delay_1_RNIMD7F (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(N_606_i)
);
defparam rd_en_ch_a_delay_1_RNIMD7F.INIT=4'h8;
// @11:1713
  CFG4 \RDATA_CH_B_2[2]  (
	.A(N_604_i),
	.B(b_mp_ie_1z),
	.C(RDATA_CH_B_1_sqmuxa),
	.D(COMMON_MB_RAM_DOUT_0),
	.Y(H4_TO_H2_RDATA_2_0)
);
defparam \RDATA_CH_B_2[2] .INIT=16'hCAC0;
// @11:1713
  CFG4 \RDATA_CH_B_1[2]  (
	.A(RDATA_CH_B_2_sqmuxa),
	.B(N_604_i),
	.C(RDATA_CH_B_1_sqmuxa),
	.D(RDATA_CH_B_3_sqmuxa),
	.Y(H4_TO_H2_RDATA_1_0)
);
defparam \RDATA_CH_B_1[2] .INIT=16'h0302;
// @11:1700
  CFG4 RDATA_CH_A_2_sqmuxa_0_a2_5_a2_1_a3 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN19),
	.D(N_1938),
	.Y(RDATA_CH_A_2_sqmuxa)
);
defparam RDATA_CH_A_2_sqmuxa_0_a2_5_a2_1_a3.INIT=16'h2000;
// @11:1700
  CFG4 RDATA_CH_A_3_sqmuxa_0_a2_0_a2_0_a3 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN19),
	.D(N_1930),
	.Y(RDATA_CH_A_3_sqmuxa)
);
defparam RDATA_CH_A_3_sqmuxa_0_a2_0_a2_0_a3.INIT=16'h2000;
// @11:1721
  CFG4 RDATA_CH_B_3_sqmuxa_0_a2_0_a2_1_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN28),
	.D(N_1930),
	.Y(RDATA_CH_B_3_sqmuxa)
);
defparam RDATA_CH_B_3_sqmuxa_0_a2_0_a2_1_a3.INIT=16'h2000;
// @11:1721
  CFG4 RDATA_CH_B_2_sqmuxa_0_a2_2_a2_0_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN28),
	.D(N_1938),
	.Y(RDATA_CH_B_2_sqmuxa)
);
defparam RDATA_CH_B_2_sqmuxa_0_a2_2_a2_0_a3.INIT=16'h2000;
// @11:1469
  CFG2 un1_ctrl_b_wr_en_0_i_0_o3 (
	.A(N_871),
	.B(WR_EN),
	.Y(N_872)
);
defparam un1_ctrl_b_wr_en_0_i_0_o3.INIT=4'hB;
// @11:1700
  CFG4 RDATA_CH_A_1_sqmuxa_0_0_1 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN19),
	.D(N_871),
	.Y(RDATA_CH_A_1_sqmuxa)
);
defparam RDATA_CH_A_1_sqmuxa_0_0_1.INIT=16'h0222;
// @11:1721
  CFG4 RDATA_CH_B_1_sqmuxa_0_a2_0_0 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN28),
	.D(N_871),
	.Y(RDATA_CH_B_1_sqmuxa)
);
defparam RDATA_CH_B_1_sqmuxa_0_a2_0_0.INIT=16'h0222;
// @11:1673
  CFG3 mb_rd_en_delay_1_RNO (
	.A(H0_TO_H1_WR_EN28),
	.B(H0_TO_H1_WR_EN19),
	.C(N_3227),
	.Y(N_506_i)
);
defparam mb_rd_en_delay_1_RNO.INIT=8'h0E;
// @11:1516
  CFG2 un1_ctrl_b_wr_en_0_i_0_o3_RNIQLIH (
	.A(N_872),
	.B(H0_TO_H1_WR_EN19),
	.Y(N_3239_i)
);
defparam un1_ctrl_b_wr_en_0_i_0_o3_RNIQLIH.INIT=4'h4;
// @11:1606
  CFG2 un1_ctrl_b_wr_en_0_i_0_o3_RNIQMIH (
	.A(N_872),
	.B(H0_TO_H1_WR_EN28),
	.Y(N_3240_i)
);
defparam un1_ctrl_b_wr_en_0_i_0_o3_RNIQMIH.INIT=4'h4;
// @11:1529
  CFG3 un1_ctrl_b_wr_en_0_i_0_o3_RNI1PUN (
	.A(H0_TO_H1_WR_EN28),
	.B(H0_TO_H1_WR_EN19),
	.C(N_872),
	.Y(N_2888_i)
);
defparam un1_ctrl_b_wr_en_0_i_0_o3_RNI1PUN.INIT=8'h0E;
// @11:1638
  CFG4 b_mp_ack_44_0_0_1 (
	.A(H0_TO_H1_WR_EN28),
	.B(b_mp_ack_44_0_0_1_a3_0_Z),
	.C(N_872),
	.D(N_1943),
	.Y(b_mp_ack_44)
);
defparam b_mp_ack_44_0_0_1.INIT=16'hEEC4;
// @11:1548
  CFG4 a_mp_ack_44_0_0_1 (
	.A(H0_TO_H1_WR_EN19),
	.B(a_mp_ack_44_0_0_1_a3_0_Z),
	.C(N_1943),
	.D(N_872),
	.Y(a_mp_ack_44)
);
defparam a_mp_ack_44_0_0_1.INIT=16'hECE4;
// @11:1621
  CFG4 b_mp_44_0_0_1 (
	.A(H0_TO_H1_WR_EN28),
	.B(b_mp_44_0_0_1_a3_0_Z),
	.C(N_872),
	.D(N_1945),
	.Y(b_mp_44)
);
defparam b_mp_44_0_0_1.INIT=16'hEEC4;
// @11:1531
  CFG4 a_mp_44_0_0_1 (
	.A(H0_TO_H1_WR_EN19),
	.B(a_mp_44_0_0_1_a3_0_Z),
	.C(N_1945),
	.D(N_872),
	.Y(a_mp_44)
);
defparam a_mp_44_0_0_1.INIT=16'hECE4;
// @11:1529
  CFG4 N_67_mux_i (
	.A(APB3_0_PWDATA[0]),
	.B(APB3_0_PWDATA[1]),
	.C(H0_TO_H1_WR_EN29),
	.D(ctrl_a_wr_en),
	.Y(N_67_mux_i_1z)
);
defparam N_67_mux_i.INIT=16'hCCA0;
// @11:1546
  CFG4 N_66_mux_i (
	.A(APB3_0_PWDATA[3]),
	.B(APB3_0_PWDATA[4]),
	.C(H0_TO_H1_WR_EN29),
	.D(ctrl_a_wr_en),
	.Y(N_66_mux_i_1z)
);
defparam N_66_mux_i.INIT=16'hCCA0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_channel_Z13 */

module miv_ihc_channel_Z14 (
  APB3_0_PWDATA,
  APB3_0_PADDR_0,
  APB3_0_PADDR_1,
  APB3_0_PADDR_5,
  APB3_0_PADDR_3,
  MP_ACK_H3_H4_0,
  RDATA_CH_A_1_sqmuxa,
  RDATA_CH_B_1_sqmuxa,
  RDATA_CH_A_2_sqmuxa,
  RDATA_CH_B_3_sqmuxa,
  RDATA_CH_B_2_sqmuxa,
  N_1938,
  RDATA_CH_A_3_sqmuxa,
  N_1930,
  H0_TO_H1_WR_EN24,
  N_3227,
  RD_EN,
  N_993,
  N_610_i,
  N_608_i,
  N_743_i,
  N_2187_i,
  N_2186_i,
  N_867,
  WR_EN,
  N_871,
  H0_TO_H1_WR_EN29,
  b_mp_ack_1z,
  b_mp_1z,
  N_66_mux_i,
  a_mp_ack_1z,
  N_67_mux_i,
  a_mp_1z,
  N_2051_i,
  b_ack_ie_1z,
  N_2052_i,
  b_mp_ie_1z,
  a_ack_ie_1z,
  ctrl_a_wr_en,
  a_mp_ie_1z,
  N_2887_i,
  N_2048_i,
  CLK,
  dff_arst
)
;
input [5:0] APB3_0_PWDATA ;
input APB3_0_PADDR_0 ;
input APB3_0_PADDR_1 ;
input APB3_0_PADDR_5 ;
input APB3_0_PADDR_3 ;
output MP_ACK_H3_H4_0 ;
output RDATA_CH_A_1_sqmuxa ;
output RDATA_CH_B_1_sqmuxa ;
output RDATA_CH_A_2_sqmuxa ;
output RDATA_CH_B_3_sqmuxa ;
output RDATA_CH_B_2_sqmuxa ;
input N_1938 ;
output RDATA_CH_A_3_sqmuxa ;
input N_1930 ;
input H0_TO_H1_WR_EN24 ;
output N_3227 ;
input RD_EN ;
input N_993 ;
output N_610_i ;
output N_608_i ;
output N_743_i ;
output N_2187_i ;
output N_2186_i ;
input N_867 ;
input WR_EN ;
output N_871 ;
input H0_TO_H1_WR_EN29 ;
output b_mp_ack_1z ;
output b_mp_1z ;
input N_66_mux_i ;
output a_mp_ack_1z ;
input N_67_mux_i ;
output a_mp_1z ;
input N_2051_i ;
output b_ack_ie_1z ;
input N_2052_i ;
output b_mp_ie_1z ;
output a_ack_ie_1z ;
input ctrl_a_wr_en ;
output a_mp_ie_1z ;
input N_2887_i ;
input N_2048_i ;
input CLK ;
input dff_arst ;
wire APB3_0_PADDR_0 ;
wire APB3_0_PADDR_1 ;
wire APB3_0_PADDR_5 ;
wire APB3_0_PADDR_3 ;
wire MP_ACK_H3_H4_0 ;
wire RDATA_CH_A_1_sqmuxa ;
wire RDATA_CH_B_1_sqmuxa ;
wire RDATA_CH_A_2_sqmuxa ;
wire RDATA_CH_B_3_sqmuxa ;
wire RDATA_CH_B_2_sqmuxa ;
wire N_1938 ;
wire RDATA_CH_A_3_sqmuxa ;
wire N_1930 ;
wire H0_TO_H1_WR_EN24 ;
wire N_3227 ;
wire RD_EN ;
wire N_993 ;
wire N_610_i ;
wire N_608_i ;
wire N_743_i ;
wire N_2187_i ;
wire N_2186_i ;
wire N_867 ;
wire WR_EN ;
wire N_871 ;
wire H0_TO_H1_WR_EN29 ;
wire b_mp_ack_1z ;
wire b_mp_1z ;
wire N_66_mux_i ;
wire a_mp_ack_1z ;
wire N_67_mux_i ;
wire a_mp_1z ;
wire N_2051_i ;
wire b_ack_ie_1z ;
wire N_2052_i ;
wire b_mp_ie_1z ;
wire a_ack_ie_1z ;
wire ctrl_a_wr_en ;
wire a_mp_ie_1z ;
wire N_2887_i ;
wire N_2048_i ;
wire CLK ;
wire dff_arst ;
wire mb_rd_en_delay_1_Z ;
wire VCC ;
wire N_2885_i ;
wire GND ;
wire rd_en_ch_b_delay_1_Z ;
wire rd_en_ch_a_delay_1_Z ;
wire ctrl_b_wr_en_0_o2_i_a2_0_a3_Z ;
wire un1_ctrl_b_wr_en_Z ;
wire b_mp_49 ;
wire b_mp_ack_49 ;
// @11:1673
  SLE mb_rd_en_delay_1 (
	.Q(mb_rd_en_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2885_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_b_delay_1 (
	.Q(rd_en_ch_b_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2048_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1673
  SLE rd_en_ch_a_delay_1 (
	.Q(rd_en_ch_a_delay_1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2887_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1516
  SLE a_mp_ie (
	.Q(a_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[2]),
	.EN(ctrl_a_wr_en),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1563
  SLE a_ack_ie (
	.Q(a_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[5]),
	.EN(ctrl_a_wr_en),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1606
  SLE b_mp_ie (
	.Q(b_mp_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2052_i),
	.EN(ctrl_b_wr_en_0_o2_i_a2_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1653
  SLE b_ack_ie (
	.Q(b_ack_ie_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2051_i),
	.EN(ctrl_b_wr_en_0_o2_i_a2_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1529
  SLE a_mp (
	.Q(a_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_67_mux_i),
	.EN(un1_ctrl_b_wr_en_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1546
  SLE a_mp_ack (
	.Q(a_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_66_mux_i),
	.EN(un1_ctrl_b_wr_en_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1619
  SLE b_mp (
	.Q(b_mp_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_49),
	.EN(un1_ctrl_b_wr_en_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1636
  SLE b_mp_ack (
	.Q(b_mp_ack_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(b_mp_ack_49),
	.EN(un1_ctrl_b_wr_en_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1584
  CFG3 ctrl_b_wr_en_0_o2_i_a2_0_a3 (
	.A(H0_TO_H1_WR_EN29),
	.B(N_871),
	.C(WR_EN),
	.Y(ctrl_b_wr_en_0_o2_i_a2_0_a3_Z)
);
defparam ctrl_b_wr_en_0_o2_i_a2_0_a3.INIT=8'h20;
// @11:1494
  CFG3 N_824_i_0_o2 (
	.A(APB3_0_PADDR_0),
	.B(N_867),
	.C(APB3_0_PADDR_1),
	.Y(N_871)
);
defparam N_824_i_0_o2.INIT=8'hFE;
// @11:1477
  CFG2 \MP_ACK_1[0]  (
	.A(a_mp_ack_1z),
	.B(a_ack_ie_1z),
	.Y(MP_ACK_H3_H4_0)
);
defparam \MP_ACK_1[0] .INIT=4'h8;
// @11:1826
  CFG2 b_ack_ie_RNIVQFH (
	.A(b_mp_ack_1z),
	.B(b_ack_ie_1z),
	.Y(N_2186_i)
);
defparam b_ack_ie_RNIVQFH.INIT=4'h8;
// @11:1826
  CFG2 b_mp_ie_RNIVBRF (
	.A(b_mp_1z),
	.B(b_mp_ie_1z),
	.Y(N_2187_i)
);
defparam b_mp_ie_RNIVBRF.INIT=4'h8;
// @11:1826
  CFG2 a_mp_ie_RNIT29Q (
	.A(a_mp_1z),
	.B(a_mp_ie_1z),
	.Y(N_743_i)
);
defparam a_mp_ie_RNIT29Q.INIT=4'h8;
// @11:1713
  CFG2 rd_en_ch_b_delay_1_RNIRRID (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_b_delay_1_Z),
	.Y(N_608_i)
);
defparam rd_en_ch_b_delay_1_RNIRRID.INIT=4'h8;
// @11:1692
  CFG2 rd_en_ch_a_delay_1_RNIQJM4 (
	.A(mb_rd_en_delay_1_Z),
	.B(rd_en_ch_a_delay_1_Z),
	.Y(N_610_i)
);
defparam rd_en_ch_a_delay_1_RNIQJM4.INIT=4'h8;
// @11:1668
  CFG4 MB_RD_EN_0_i_0_o3 (
	.A(APB3_0_PADDR_5),
	.B(N_993),
	.C(RD_EN),
	.D(APB3_0_PADDR_3),
	.Y(N_3227)
);
defparam MB_RD_EN_0_i_0_o3.INIT=16'hEFDF;
// @11:1700
  CFG4 RDATA_CH_A_3_sqmuxa_0_a3_0_a2_0_a3 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN24),
	.D(N_1930),
	.Y(RDATA_CH_A_3_sqmuxa)
);
defparam RDATA_CH_A_3_sqmuxa_0_a3_0_a2_0_a3.INIT=16'h2000;
// @11:1721
  CFG4 RDATA_CH_B_2_sqmuxa_0_a3_0_a2_1_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN29),
	.D(N_1938),
	.Y(RDATA_CH_B_2_sqmuxa)
);
defparam RDATA_CH_B_2_sqmuxa_0_a3_0_a2_1_a3.INIT=16'h2000;
// @11:1721
  CFG4 RDATA_CH_B_3_sqmuxa_0_a3_0_a2_0_a3 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN29),
	.D(N_1930),
	.Y(RDATA_CH_B_3_sqmuxa)
);
defparam RDATA_CH_B_3_sqmuxa_0_a3_0_a2_0_a3.INIT=16'h2000;
// @11:1700
  CFG4 RDATA_CH_A_2_sqmuxa_0_a3_0_a2_1_a3 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN24),
	.D(N_1938),
	.Y(RDATA_CH_A_2_sqmuxa)
);
defparam RDATA_CH_A_2_sqmuxa_0_a3_0_a2_1_a3.INIT=16'h2000;
// @11:1721
  CFG4 RDATA_CH_B_1_sqmuxa_0_0_1 (
	.A(rd_en_ch_b_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN29),
	.D(N_871),
	.Y(RDATA_CH_B_1_sqmuxa)
);
defparam RDATA_CH_B_1_sqmuxa_0_0_1.INIT=16'h0222;
// @11:1700
  CFG4 RDATA_CH_A_1_sqmuxa_0_a3_0_0 (
	.A(rd_en_ch_a_delay_1_Z),
	.B(mb_rd_en_delay_1_Z),
	.C(H0_TO_H1_WR_EN24),
	.D(N_871),
	.Y(RDATA_CH_A_1_sqmuxa)
);
defparam RDATA_CH_A_1_sqmuxa_0_a3_0_0.INIT=16'h0222;
// @11:1673
  CFG3 mb_rd_en_delay_1_RNO (
	.A(H0_TO_H1_WR_EN29),
	.B(H0_TO_H1_WR_EN24),
	.C(N_3227),
	.Y(N_2885_i)
);
defparam mb_rd_en_delay_1_RNO.INIT=8'h0E;
// @11:1469
  CFG2 un1_ctrl_b_wr_en (
	.A(ctrl_b_wr_en_0_o2_i_a2_0_a3_Z),
	.B(ctrl_a_wr_en),
	.Y(un1_ctrl_b_wr_en_Z)
);
defparam un1_ctrl_b_wr_en.INIT=4'hE;
// @11:1638
  CFG3 b_mp_ack_49_0_0 (
	.A(APB3_0_PWDATA[3]),
	.B(APB3_0_PWDATA[4]),
	.C(ctrl_b_wr_en_0_o2_i_a2_0_a3_Z),
	.Y(b_mp_ack_49)
);
defparam b_mp_ack_49_0_0.INIT=8'hCA;
// @11:1621
  CFG3 b_mp_49_0_0 (
	.A(APB3_0_PWDATA[0]),
	.B(APB3_0_PWDATA[1]),
	.C(ctrl_b_wr_en_0_o2_i_a2_0_a3_Z),
	.Y(b_mp_49)
);
defparam b_mp_49_0_0.INIT=8'hCA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_channel_Z14 */

module miv_ihc_ram_singleport_addreg_128s_7s_32s (
  COMMON_MB_RAM_DOUT,
  APB3_0_PWDATA,
  COMMON_MB_ADDR_OUT,
  un1_ADDR_IN_1_0_i_i_RNIU0L85_Y_0,
  N_2869_i,
  CLK
)
;
output [31:0] COMMON_MB_RAM_DOUT ;
input [31:0] APB3_0_PWDATA ;
input [6:0] COMMON_MB_ADDR_OUT ;
input un1_ADDR_IN_1_0_i_i_RNIU0L85_Y_0 ;
input N_2869_i ;
input CLK ;
wire un1_ADDR_IN_1_0_i_i_RNIU0L85_Y_0 ;
wire N_2869_i ;
wire CLK ;
wire [19:0] mem_mem_0_0_B_DOUT;
wire [19:12] mem_mem_0_1_A_DOUT;
wire [19:0] mem_mem_0_1_B_DOUT;
wire GND ;
wire VCC ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
// @11:1319
  RAM1K20 mem_mem_0_0 (
	.A_ADDR({GND, GND, GND, COMMON_MB_ADDR_OUT[6:3], un1_ADDR_IN_1_0_i_i_RNIU0L85_Y_0, COMMON_MB_ADDR_OUT[1:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN(APB3_0_PWDATA[19:0]),
	.A_DOUT(COMMON_MB_RAM_DOUT[19:0]),
	.A_WEN({N_2869_i, N_2869_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(mem_mem_0_0_B_DOUT[19:0]),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC0),
	.DB_DETECT(NC1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC2)
);
defparam mem_mem_0_0.RAMINDEX="mem[31:0]%128-128%32-32%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @11:1319
  RAM1K20 mem_mem_0_1 (
	.A_ADDR({GND, GND, GND, COMMON_MB_ADDR_OUT[6:3], un1_ADDR_IN_1_0_i_i_RNIU0L85_Y_0, COMMON_MB_ADDR_OUT[1:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, APB3_0_PWDATA[31:20]}),
	.A_DOUT({mem_mem_0_1_A_DOUT[19:12], COMMON_MB_RAM_DOUT[31:20]}),
	.A_WEN({N_2869_i, N_2869_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(mem_mem_0_1_B_DOUT[19:0]),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC3),
	.DB_DETECT(NC4),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC5)
);
defparam mem_mem_0_1.RAMINDEX="mem[31:0]%128-128%32-32%SPEED%0%1%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_ram_singleport_addreg_128s_7s_32s */

module miv_ihc_mailbox_address_decoder_Z3 (
  COMMON_MB_ADDR_OUT,
  APB3_0_PADDR,
  un1_ADDR_IN_1_0_i_i_RNIU0L85_Y_0,
  N_1102,
  N_885,
  N_3373,
  MB_RD_EN,
  N_973,
  N_926,
  N_85,
  H0_TO_H1_WR_EN27,
  N_469,
  H0_TO_H1_WR_EN16,
  N_3194,
  N_2138,
  N_863,
  H0_TO_H1_WR_EN6,
  N_3196,
  N_2875_i_1z,
  N_2887_i_1z,
  H0_TO_H1_WR_EN28,
  H0_TO_H1_WR_EN7,
  N_3201,
  H0_TO_H1_WR_EN24,
  H0_TO_H1_WR_EN29,
  N_3219,
  H0_TO_H1_WR_EN23,
  H0_TO_H1_WR_EN22,
  H0_TO_H1_WR_EN11,
  WR_EN,
  H0_TO_H1_WR_EN17,
  N_975,
  N_861,
  N_135,
  N_1936,
  N_785_2,
  N_2016,
  N_880,
  H0_TO_H1_WR_EN13,
  N_3231,
  H0_TO_H1_WR_EN12,
  N_1083,
  H0_TO_H1_WR_EN14,
  H0_TO_H1_WR_EN18,
  H0_TO_H1_WR_EN19,
  H0_TO_H1_WR_EN9,
  N_3561_i,
  RD_EN,
  N_896,
  H0_TO_H1_WR_EN21,
  H0_TO_H1_WR_EN8,
  N_1979,
  N_3226,
  N_3179
)
;
output [6:0] COMMON_MB_ADDR_OUT ;
input [7:0] APB3_0_PADDR ;
output un1_ADDR_IN_1_0_i_i_RNIU0L85_Y_0 ;
input N_1102 ;
input N_885 ;
input N_3373 ;
output MB_RD_EN ;
input N_973 ;
input N_926 ;
input N_85 ;
input H0_TO_H1_WR_EN27 ;
input N_469 ;
input H0_TO_H1_WR_EN16 ;
input N_3194 ;
output N_2138 ;
input N_863 ;
input H0_TO_H1_WR_EN6 ;
input N_3196 ;
output N_2875_i_1z ;
output N_2887_i_1z ;
input H0_TO_H1_WR_EN28 ;
input H0_TO_H1_WR_EN7 ;
input N_3201 ;
input H0_TO_H1_WR_EN24 ;
input H0_TO_H1_WR_EN29 ;
output N_3219 ;
input H0_TO_H1_WR_EN23 ;
input H0_TO_H1_WR_EN22 ;
input H0_TO_H1_WR_EN11 ;
input WR_EN ;
input H0_TO_H1_WR_EN17 ;
input N_975 ;
input N_861 ;
input N_135 ;
input N_1936 ;
input N_785_2 ;
output N_2016 ;
input N_880 ;
input H0_TO_H1_WR_EN13 ;
input N_3231 ;
input H0_TO_H1_WR_EN12 ;
output N_1083 ;
input H0_TO_H1_WR_EN14 ;
input H0_TO_H1_WR_EN18 ;
input H0_TO_H1_WR_EN19 ;
input H0_TO_H1_WR_EN9 ;
input N_3561_i ;
input RD_EN ;
input N_896 ;
input H0_TO_H1_WR_EN21 ;
input H0_TO_H1_WR_EN8 ;
output N_1979 ;
input N_3226 ;
input N_3179 ;
wire un1_ADDR_IN_1_0_i_i_RNIU0L85_Y_0 ;
wire N_1102 ;
wire N_885 ;
wire N_3373 ;
wire MB_RD_EN ;
wire N_973 ;
wire N_926 ;
wire N_85 ;
wire H0_TO_H1_WR_EN27 ;
wire N_469 ;
wire H0_TO_H1_WR_EN16 ;
wire N_3194 ;
wire N_2138 ;
wire N_863 ;
wire H0_TO_H1_WR_EN6 ;
wire N_3196 ;
wire N_2875_i_1z ;
wire N_2887_i_1z ;
wire H0_TO_H1_WR_EN28 ;
wire H0_TO_H1_WR_EN7 ;
wire N_3201 ;
wire H0_TO_H1_WR_EN24 ;
wire H0_TO_H1_WR_EN29 ;
wire N_3219 ;
wire H0_TO_H1_WR_EN23 ;
wire H0_TO_H1_WR_EN22 ;
wire H0_TO_H1_WR_EN11 ;
wire WR_EN ;
wire H0_TO_H1_WR_EN17 ;
wire N_975 ;
wire N_861 ;
wire N_135 ;
wire N_1936 ;
wire N_785_2 ;
wire N_2016 ;
wire N_880 ;
wire H0_TO_H1_WR_EN13 ;
wire N_3231 ;
wire H0_TO_H1_WR_EN12 ;
wire N_1083 ;
wire H0_TO_H1_WR_EN14 ;
wire H0_TO_H1_WR_EN18 ;
wire H0_TO_H1_WR_EN19 ;
wire H0_TO_H1_WR_EN9 ;
wire N_3561_i ;
wire RD_EN ;
wire N_896 ;
wire H0_TO_H1_WR_EN21 ;
wire H0_TO_H1_WR_EN8 ;
wire N_1979 ;
wire N_3226 ;
wire N_3179 ;
wire [2:2] un1_ADDR_IN_1_0_i_i_RNIU0L85_S;
wire [2:2] un1_ADDR_IN_1_0_i_i_Z;
wire [3:3] A_BUF_PTR_m8_RNIEPQF8_Y;
wire [5:3] un1_ADDR_IN_1_Z;
wire [4:3] A_BUF_PTR_m8_Z;
wire [4:4] A_BUF_PTR_m8_RNI0K0NB_Y;
wire [6:6] A_BUF_PTR_i_i_0_a3_1_RNITEKDH_FCO;
wire [6:6] A_BUF_PTR_i_i_0_a3_1_RNITEKDH_Y;
wire [6:6] A_BUF_PTR_i_i_0_a3_1_Z;
wire [5:5] un1_ADDR_IN_1_RNI7M1HE_Y;
wire [5:5] A_BUF_PTR_i_0_0_0_Z;
wire [5:5] A_BUF_PTR_m6_Z;
wire [6:6] A_BUF_PTR_i_i_0_a2_3_0_0_Z;
wire [2:2] un1_ADDR_IN_1_0_i_i_tz_2_Z;
wire [6:6] A_BUF_PTR_i_i_0_a2_3_0_1_Z;
wire [4:4] A_BUF_PTR_m5_0_i_i_a3_2_0_Z;
wire [6:6] A_BUF_PTR_i_i_0_a2_0_Z;
wire [6:6] A_BUF_PTR_i_i_0_o2_1_Z;
wire [4:4] A_BUF_PTR_m5_0_i_i_1_Z;
wire [6:6] A_BUF_PTR_i_i_0_o2_2_Z;
wire COMMON_MB_ADDR_OUT_cry_2 ;
wire N_1127_i ;
wire un2_MB_A_WR_EN_1_i_x2_i_i_a3_2_1_RNIEK4S1_Z ;
wire N_3413_mux ;
wire GND ;
wire COMMON_MB_ADDR_OUT_cry_3 ;
wire COMMON_MB_ADDR_OUT_cry_4 ;
wire N_970 ;
wire COMMON_MB_ADDR_OUT_cry_5 ;
wire N_2022 ;
wire N_1942 ;
wire N_3199 ;
wire N_3356 ;
wire A_BUF_PTR_ss6_i_0_o3_0_0_a2_15_1_Z ;
wire A_BUF_PTR_ss3_i_i_i_a3_2_0_Z ;
wire N_3327 ;
wire un2_MB_A_WR_EN_1_i_x2_i_i_a2_3_1_Z ;
wire N_1781 ;
wire N_2905 ;
wire A_BUF_PTR_ss6_i_0_o3_0_0_o2_2_1_0_Z ;
wire A_BUF_PTR_ss6_i_0_o3_0_0_o2_2_1_Z ;
wire N_1773 ;
wire N_857 ;
wire N_1771 ;
wire A_BUF_PTR_ss6_i_0_o3_0_0_a2_9_1_Z ;
wire A_BUF_PTR_ss3_i_i_i_1_0_Z ;
wire N_1544 ;
wire N_380 ;
wire A_BUF_PTR_ss3_i_i_i_3_1_Z ;
wire N_1103 ;
wire A_BUF_PTR_ss3_i_i_i_1_1_Z ;
wire N_1429_1 ;
wire N_977 ;
wire un2_COMMON_MB_ADDR_OUT_1_i_o2_i_o2_1_a2_0_Z ;
wire un2_MB_A_WR_EN_1_i_x2_i_i_a3_2_1_Z ;
wire N_3550_tz ;
wire A_BUF_PTR_ss6_i_0_o3_0_0_a2_16_0_Z ;
wire N_3214 ;
wire N_980 ;
wire N_3197 ;
wire N_883 ;
wire un1_MB_A_WR_EN_i_a3_0_0_a3_1_Z ;
wire N_1290 ;
wire N_1447 ;
wire un1_MB_A_WR_EN_i_a3_0_0_a3_2_Z ;
wire N_3413 ;
wire A_BUF_PTR_ss6_i_0_o3_0_0_a3_0_0 ;
wire N_1989 ;
wire N_1748 ;
wire N_1663 ;
wire N_650 ;
wire N_3229 ;
wire N_39 ;
wire N_2001 ;
wire N_3267_1 ;
wire A_BUF_PTR_ss6_i_0_o3_0_0_a2_3_0_Z ;
wire A_BUF_PTR_ss6_i_0_o3_0_0_a2_8_1_Z ;
wire N_1996 ;
wire N_3184 ;
wire N_3363 ;
wire N_1779 ;
wire un2_MB_A_WR_EN_1_i_x2_i_i_o2_3_1_Z ;
wire N_1097 ;
wire A_BUF_PTR_ss6_i_0_o3_0_0_a3_1_Z ;
wire N_2123 ;
wire A_BUF_PTR_sm6 ;
wire N_3175 ;
wire N_1449 ;
wire A_BUF_PTR_ss6_i_0 ;
wire VCC ;
// @11:5117
  ARI1 \un1_ADDR_IN_1_0_i_i_RNIU0L85[2]  (
	.FCO(COMMON_MB_ADDR_OUT_cry_2),
	.S(un1_ADDR_IN_1_0_i_i_RNIU0L85_S[2]),
	.Y(un1_ADDR_IN_1_0_i_i_RNIU0L85_Y_0),
	.B(un1_ADDR_IN_1_0_i_i_Z[2]),
	.C(N_1127_i),
	.D(un2_MB_A_WR_EN_1_i_x2_i_i_a3_2_1_RNIEK4S1_Z),
	.A(N_3413_mux),
	.FCI(GND)
);
defparam \un1_ADDR_IN_1_0_i_i_RNIU0L85[2] .INIT=20'h58488;
// @11:5117
  ARI1 \A_BUF_PTR_m8_RNIEPQF8[3]  (
	.FCO(COMMON_MB_ADDR_OUT_cry_3),
	.S(COMMON_MB_ADDR_OUT[3]),
	.Y(A_BUF_PTR_m8_RNIEPQF8_Y[3]),
	.B(un1_ADDR_IN_1_Z[3]),
	.C(N_1127_i),
	.D(A_BUF_PTR_m8_Z[3]),
	.A(N_3179),
	.FCI(COMMON_MB_ADDR_OUT_cry_2)
);
defparam \A_BUF_PTR_m8_RNIEPQF8[3] .INIT=20'h54888;
// @11:5117
  ARI1 \A_BUF_PTR_m8_RNI0K0NB[4]  (
	.FCO(COMMON_MB_ADDR_OUT_cry_4),
	.S(COMMON_MB_ADDR_OUT[4]),
	.Y(A_BUF_PTR_m8_RNI0K0NB_Y[4]),
	.B(un1_ADDR_IN_1_Z[4]),
	.C(N_1127_i),
	.D(A_BUF_PTR_m8_Z[4]),
	.A(N_3179),
	.FCI(COMMON_MB_ADDR_OUT_cry_3)
);
defparam \A_BUF_PTR_m8_RNI0K0NB[4] .INIT=20'h54888;
// @11:5117
  ARI1 \A_BUF_PTR_i_i_0_a3_1_RNITEKDH[6]  (
	.FCO(A_BUF_PTR_i_i_0_a3_1_RNITEKDH_FCO[6]),
	.S(COMMON_MB_ADDR_OUT[6]),
	.Y(A_BUF_PTR_i_i_0_a3_1_RNITEKDH_Y[6]),
	.B(N_970),
	.C(N_1127_i),
	.D(N_3226),
	.A(A_BUF_PTR_i_i_0_a3_1_Z[6]),
	.FCI(COMMON_MB_ADDR_OUT_cry_5)
);
defparam \A_BUF_PTR_i_i_0_a3_1_RNITEKDH[6] .INIT=20'h4C8C0;
// @11:5117
  ARI1 \un1_ADDR_IN_1_RNI7M1HE[5]  (
	.FCO(COMMON_MB_ADDR_OUT_cry_5),
	.S(COMMON_MB_ADDR_OUT[5]),
	.Y(un1_ADDR_IN_1_RNI7M1HE_Y[5]),
	.B(N_1127_i),
	.C(A_BUF_PTR_i_0_0_0_Z[5]),
	.D(A_BUF_PTR_m6_Z[5]),
	.A(un1_ADDR_IN_1_Z[5]),
	.FCI(COMMON_MB_ADDR_OUT_cry_4)
);
defparam \un1_ADDR_IN_1_RNI7M1HE[5] .INIT=20'h58A20;
// @11:3255
  CFG4 A_BUF_PTR_ss3_i_i_i_a2 (
	.A(APB3_0_PADDR[6]),
	.B(N_1979),
	.C(APB3_0_PADDR[1]),
	.D(APB3_0_PADDR[0]),
	.Y(N_2022)
);
defparam A_BUF_PTR_ss3_i_i_i_a2.INIT=16'h0004;
// @11:3255
  CFG4 \A_BUF_PTR_i_0_0_o2_3[5]  (
	.A(H0_TO_H1_WR_EN8),
	.B(H0_TO_H1_WR_EN21),
	.C(N_1942),
	.D(N_896),
	.Y(N_3199)
);
defparam \A_BUF_PTR_i_0_0_o2_3[5] .INIT=16'hFEF0;
// @11:3255
  CFG4 A_BUF_PTR_ss3_i_i_i_a2_1 (
	.A(RD_EN),
	.B(APB3_0_PADDR[5]),
	.C(N_3561_i),
	.D(APB3_0_PADDR[7]),
	.Y(N_1979)
);
defparam A_BUF_PTR_ss3_i_i_i_a2_1.INIT=16'h0008;
// @11:3287
  CFG4 un2_MB_A_WR_EN_1_i_x2_i_i_o2_2 (
	.A(H0_TO_H1_WR_EN9),
	.B(H0_TO_H1_WR_EN19),
	.C(H0_TO_H1_WR_EN18),
	.D(H0_TO_H1_WR_EN14),
	.Y(N_1083)
);
defparam un2_MB_A_WR_EN_1_i_x2_i_i_o2_2.INIT=16'hFFFE;
// @11:3255
  CFG3 A_BUF_PTR_ss6_i_0_o3_0_0_a2_4 (
	.A(H0_TO_H1_WR_EN12),
	.B(APB3_0_PADDR[5]),
	.C(APB3_0_PADDR[7]),
	.Y(N_3356)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a2_4.INIT=8'h07;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0_a2_15_1 (
	.A(APB3_0_PADDR[0]),
	.B(APB3_0_PADDR[1]),
	.C(APB3_0_PADDR[5]),
	.D(N_3231),
	.Y(A_BUF_PTR_ss6_i_0_o3_0_0_a2_15_1_Z)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a2_15_1.INIT=16'h00E0;
// @11:3255
  CFG3 A_BUF_PTR_ss3_i_i_i_a3_2_0 (
	.A(APB3_0_PADDR[2]),
	.B(APB3_0_PADDR[7]),
	.C(APB3_0_PADDR[3]),
	.Y(A_BUF_PTR_ss3_i_i_i_a3_2_0_Z)
);
defparam A_BUF_PTR_ss3_i_i_i_a3_2_0.INIT=8'h21;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0_a2_15 (
	.A(APB3_0_PADDR[3]),
	.B(APB3_0_PADDR[2]),
	.C(A_BUF_PTR_ss6_i_0_o3_0_0_a2_15_1_Z),
	.D(H0_TO_H1_WR_EN13),
	.Y(N_3327)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a2_15.INIT=16'h0090;
// @11:3287
  CFG4 un2_MB_A_WR_EN_1_i_x2_i_i_a2_3 (
	.A(H0_TO_H1_WR_EN8),
	.B(N_880),
	.C(N_2016),
	.D(un2_MB_A_WR_EN_1_i_x2_i_i_a2_3_1_Z),
	.Y(N_1781)
);
defparam un2_MB_A_WR_EN_1_i_x2_i_i_a2_3.INIT=16'h4000;
// @11:3287
  CFG4 \un1_ADDR_IN_1[5]  (
	.A(APB3_0_PADDR[5]),
	.B(APB3_0_PADDR[7]),
	.C(APB3_0_PADDR[6]),
	.D(N_2905),
	.Y(un1_ADDR_IN_1_Z[5])
);
defparam \un1_ADDR_IN_1[5] .INIT=16'hC933;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0_o2_2 (
	.A(A_BUF_PTR_ss6_i_0_o3_0_0_o2_2_1_0_Z),
	.B(A_BUF_PTR_ss6_i_0_o3_0_0_o2_2_1_Z),
	.C(N_1773),
	.D(N_785_2),
	.Y(N_857)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_o2_2.INIT=16'hFFFD;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0_o2_2_1_0 (
	.A(N_1771),
	.B(A_BUF_PTR_ss6_i_0_o3_0_0_a2_9_1_Z),
	.C(H0_TO_H1_WR_EN21),
	.D(H0_TO_H1_WR_EN8),
	.Y(A_BUF_PTR_ss6_i_0_o3_0_0_o2_2_1_0_Z)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_o2_2_1_0.INIT=16'h5551;
// @11:3255
  CFG4 A_BUF_PTR_ss3_i_i_i (
	.A(A_BUF_PTR_ss3_i_i_i_1_0_Z),
	.B(N_1544),
	.C(N_1936),
	.D(N_3226),
	.Y(N_380)
);
defparam A_BUF_PTR_ss3_i_i_i.INIT=16'hFFEC;
// @11:3255
  CFG4 A_BUF_PTR_ss3_i_i_i_1_0 (
	.A(A_BUF_PTR_ss3_i_i_i_3_1_Z),
	.B(N_135),
	.C(H0_TO_H1_WR_EN13),
	.D(N_1103),
	.Y(A_BUF_PTR_ss3_i_i_i_1_0_Z)
);
defparam A_BUF_PTR_ss3_i_i_i_1_0.INIT=16'h5755;
// @11:3255
  CFG4 A_BUF_PTR_ss3_i_i_i_3_1 (
	.A(H0_TO_H1_WR_EN13),
	.B(A_BUF_PTR_ss3_i_i_i_1_1_Z),
	.C(N_861),
	.D(A_BUF_PTR_ss3_i_i_i_a3_2_0_Z),
	.Y(A_BUF_PTR_ss3_i_i_i_3_1_Z)
);
defparam A_BUF_PTR_ss3_i_i_i_3_1.INIT=16'h4CCC;
// @11:3255
  CFG4 A_BUF_PTR_ss3_i_i_i_1_1 (
	.A(N_975),
	.B(N_2022),
	.C(H0_TO_H1_WR_EN17),
	.D(H0_TO_H1_WR_EN12),
	.Y(A_BUF_PTR_ss3_i_i_i_1_1_Z)
);
defparam A_BUF_PTR_ss3_i_i_i_1_1.INIT=16'h2A2F;
// @11:3288
  CFG3 un2_COMMON_MB_ADDR_OUT_1_i_o2_i_o2_1_a2_0 (
	.A(WR_EN),
	.B(N_1429_1),
	.C(N_977),
	.Y(un2_COMMON_MB_ADDR_OUT_1_i_o2_i_o2_1_a2_0_Z)
);
defparam un2_COMMON_MB_ADDR_OUT_1_i_o2_i_o2_1_a2_0.INIT=8'h4F;
  CFG3 un2_MB_A_WR_EN_1_i_x2_i_i_a3_2_1_RNIP2461 (
	.A(N_1429_1),
	.B(un2_MB_A_WR_EN_1_i_x2_i_i_a3_2_1_Z),
	.C(H0_TO_H1_WR_EN11),
	.Y(N_3550_tz)
);
defparam un2_MB_A_WR_EN_1_i_x2_i_i_a3_2_1_RNIP2461.INIT=8'hCE;
// @11:3287
  CFG3 \un1_ADDR_IN_1[4]  (
	.A(APB3_0_PADDR[5]),
	.B(APB3_0_PADDR[6]),
	.C(N_2905),
	.Y(un1_ADDR_IN_1_Z[4])
);
defparam \un1_ADDR_IN_1[4] .INIT=8'h9C;
// @11:3287
  CFG2 \un1_ADDR_IN_1[3]  (
	.A(N_2905),
	.B(APB3_0_PADDR[5]),
	.Y(un1_ADDR_IN_1_Z[3])
);
defparam \un1_ADDR_IN_1[3] .INIT=4'h2;
// @11:3255
  CFG2 A_BUF_PTR_ss6_i_0_o3_0_0_a2_16_0 (
	.A(N_3561_i),
	.B(APB3_0_PADDR[5]),
	.Y(A_BUF_PTR_ss6_i_0_o3_0_0_a2_16_0_Z)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a2_16_0.INIT=4'h4;
// @11:5117
  CFG2 un1_MB_A_WR_EN_i_a3_0_0_a3_2_RNINTKO1 (
	.A(N_1127_i),
	.B(APB3_0_PADDR[3]),
	.Y(COMMON_MB_ADDR_OUT[1])
);
defparam un1_MB_A_WR_EN_i_a3_0_0_a3_2_RNINTKO1.INIT=4'h8;
// @11:5117
  CFG2 un1_MB_A_WR_EN_i_a3_0_0_a3_2_RNIMSKO1 (
	.A(N_1127_i),
	.B(APB3_0_PADDR[2]),
	.Y(COMMON_MB_ADDR_OUT[0])
);
defparam un1_MB_A_WR_EN_i_a3_0_0_a3_2_RNIMSKO1.INIT=4'h8;
// @11:3255
  CFG2 A_BUF_PTR_m8s2_0_o2_2_o2 (
	.A(H0_TO_H1_WR_EN8),
	.B(H0_TO_H1_WR_EN21),
	.Y(N_977)
);
defparam A_BUF_PTR_m8s2_0_o2_2_o2.INIT=4'hE;
// @11:3255
  CFG2 A_BUF_PTR_ss6_i_0_o3_0_0_o2_3 (
	.A(H0_TO_H1_WR_EN9),
	.B(H0_TO_H1_WR_EN14),
	.Y(N_3214)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_o2_3.INIT=4'hE;
// @11:3255
  CFG2 A_BUF_PTR_ss3_i_i_i_o2_2 (
	.A(H0_TO_H1_WR_EN22),
	.B(WR_EN),
	.Y(N_980)
);
defparam A_BUF_PTR_ss3_i_i_i_o2_2.INIT=4'h7;
// @11:3255
  CFG2 \A_BUF_PTR_m5_0_i_i_o2_1[4]  (
	.A(H0_TO_H1_WR_EN12),
	.B(H0_TO_H1_WR_EN13),
	.Y(N_3197)
);
defparam \A_BUF_PTR_m5_0_i_i_o2_1[4] .INIT=4'hE;
// @11:3255
  CFG2 A_BUF_PTR_ss6_i_0_o3_0_0_o2_5 (
	.A(H0_TO_H1_WR_EN12),
	.B(APB3_0_PADDR[5]),
	.Y(N_883)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_o2_5.INIT=4'h7;
  CFG2 \A_BUF_PTR_m2_i_0_7_fc_0_o3[4]  (
	.A(H0_TO_H1_WR_EN18),
	.B(H0_TO_H1_WR_EN23),
	.Y(N_3219)
);
defparam \A_BUF_PTR_m2_i_0_7_fc_0_o3[4] .INIT=4'hE;
// @11:3275
  CFG3 un1_MB_A_WR_EN_i_a3_0_0_a3_1 (
	.A(H0_TO_H1_WR_EN29),
	.B(H0_TO_H1_WR_EN24),
	.C(N_3201),
	.Y(un1_MB_A_WR_EN_i_a3_0_0_a3_1_Z)
);
defparam un1_MB_A_WR_EN_i_a3_0_0_a3_1.INIT=8'h01;
// @11:3287
  CFG3 un2_MB_A_WR_EN_1_i_x2_i_i_a3_2_1 (
	.A(APB3_0_PADDR[7]),
	.B(H0_TO_H1_WR_EN11),
	.C(H0_TO_H1_WR_EN21),
	.Y(un2_MB_A_WR_EN_1_i_x2_i_i_a3_2_1_Z)
);
defparam un2_MB_A_WR_EN_1_i_x2_i_i_a3_2_1.INIT=8'h02;
// @11:3255
  CFG3 \A_BUF_PTR_i_i_0_a2_3_0_0[6]  (
	.A(APB3_0_PADDR[2]),
	.B(H0_TO_H1_WR_EN13),
	.C(APB3_0_PADDR[3]),
	.Y(A_BUF_PTR_i_i_0_a2_3_0_0_Z[6])
);
defparam \A_BUF_PTR_i_i_0_a2_3_0_0[6] .INIT=8'h10;
// @11:3287
  CFG3 un2_MB_A_WR_EN_1_i_x2_i_i_a3_0_1 (
	.A(RD_EN),
	.B(H0_TO_H1_WR_EN21),
	.C(WR_EN),
	.Y(N_1429_1)
);
defparam un2_MB_A_WR_EN_1_i_x2_i_i_a3_0_1.INIT=8'h15;
// @11:3255
  CFG2 A_BUF_PTR_ss6_i_0_o3_0_0_a2_14 (
	.A(N_3197),
	.B(H0_TO_H1_WR_EN7),
	.Y(N_2016)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a2_14.INIT=4'h1;
// @11:3255
  CFG2 A_BUF_PTR_ss3_i_i_i_o2_0 (
	.A(N_980),
	.B(APB3_0_PADDR[7]),
	.Y(N_1103)
);
defparam A_BUF_PTR_ss3_i_i_i_o2_0.INIT=4'hB;
// @11:3255
  CFG4 A_BUF_PTR_ss0_0_i_0_o2 (
	.A(H0_TO_H1_WR_EN29),
	.B(H0_TO_H1_WR_EN28),
	.C(H0_TO_H1_WR_EN19),
	.D(H0_TO_H1_WR_EN24),
	.Y(N_1290)
);
defparam A_BUF_PTR_ss0_0_i_0_o2.INIT=16'hFCFD;
  CFG4 \A_BUF_PTR_m8_RNO_0[4]  (
	.A(H0_TO_H1_WR_EN29),
	.B(H0_TO_H1_WR_EN28),
	.C(H0_TO_H1_WR_EN19),
	.D(H0_TO_H1_WR_EN24),
	.Y(N_1447)
);
defparam \A_BUF_PTR_m8_RNO_0[4] .INIT=16'h0001;
// @11:1673
  CFG2 N_2887_i (
	.A(H0_TO_H1_WR_EN24),
	.B(RD_EN),
	.Y(N_2887_i_1z)
);
defparam N_2887_i.INIT=4'h8;
// @11:1673
  CFG2 N_2875_i (
	.A(H0_TO_H1_WR_EN8),
	.B(RD_EN),
	.Y(N_2875_i_1z)
);
defparam N_2875_i.INIT=4'h8;
// @11:3275
  CFG4 un1_MB_A_WR_EN_i_a3_0_0_a3_2 (
	.A(N_3196),
	.B(un1_MB_A_WR_EN_i_a3_0_0_a3_1_Z),
	.C(H0_TO_H1_WR_EN18),
	.D(H0_TO_H1_WR_EN19),
	.Y(un1_MB_A_WR_EN_i_a3_0_0_a3_2_Z)
);
defparam un1_MB_A_WR_EN_i_a3_0_0_a3_2.INIT=16'h0004;
  CFG3 un2_MB_A_WR_EN_1_i_x2_i_i_o2_2_RNI116J (
	.A(H0_TO_H1_WR_EN24),
	.B(N_1083),
	.C(H0_TO_H1_WR_EN6),
	.Y(N_3413)
);
defparam un2_MB_A_WR_EN_1_i_x2_i_i_o2_2_RNI116J.INIT=8'h01;
// @11:3255
  CFG3 \A_BUF_PTR_m5_0_i_i_a2_3[4]  (
	.A(N_863),
	.B(N_3561_i),
	.C(APB3_0_PADDR[7]),
	.Y(N_2138)
);
defparam \A_BUF_PTR_m5_0_i_i_a2_3[4] .INIT=8'h01;
// @11:3287
  CFG4 \un1_ADDR_IN_1_0_i_i_tz_2[2]  (
	.A(N_880),
	.B(N_3561_i),
	.C(APB3_0_PADDR[7]),
	.D(N_3194),
	.Y(un1_ADDR_IN_1_0_i_i_tz_2_Z[2])
);
defparam \un1_ADDR_IN_1_0_i_i_tz_2[2] .INIT=16'hFF7F;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0_a3_0_0_0 (
	.A(H0_TO_H1_WR_EN7),
	.B(N_3356),
	.C(N_3231),
	.D(A_BUF_PTR_i_i_0_a2_3_0_0_Z[6]),
	.Y(A_BUF_PTR_ss6_i_0_o3_0_0_a3_0_0)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a3_0_0_0.INIT=16'hC400;
// @11:3255
  CFG4 \A_BUF_PTR_i_i_0_a2_3_0_1[6]  (
	.A(A_BUF_PTR_i_i_0_a2_3_0_0_Z[6]),
	.B(N_3231),
	.C(N_977),
	.D(H0_TO_H1_WR_EN7),
	.Y(A_BUF_PTR_i_i_0_a2_3_0_1_Z[6])
);
defparam \A_BUF_PTR_i_i_0_a2_3_0_1[6] .INIT=16'h080A;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0_a2_13 (
	.A(N_3231),
	.B(APB3_0_PADDR[2]),
	.C(H0_TO_H1_WR_EN7),
	.D(H0_TO_H1_WR_EN13),
	.Y(N_1989)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a2_13.INIT=16'h008F;
// @11:3255
  CFG3 \A_BUF_PTR_i_i_0_a2_8[6]  (
	.A(RD_EN),
	.B(N_3561_i),
	.C(N_863),
	.Y(N_1748)
);
defparam \A_BUF_PTR_i_i_0_a2_8[6] .INIT=8'h02;
// @11:3255
  CFG2 \A_BUF_PTR_m5_0_i_i_a3_2_0[4]  (
	.A(N_3226),
	.B(H0_TO_H1_WR_EN17),
	.Y(A_BUF_PTR_m5_0_i_i_a3_2_0_Z[4])
);
defparam \A_BUF_PTR_m5_0_i_i_a3_2_0[4] .INIT=4'h4;
// @11:3255
  CFG2 A_BUF_PTR_m8s2_0_0_a3 (
	.A(N_3226),
	.B(H0_TO_H1_WR_EN16),
	.Y(N_1663)
);
defparam A_BUF_PTR_m8s2_0_0_a3.INIT=4'h4;
// @11:3255
  CFG3 A_BUF_PTR_ss0_0_i_0 (
	.A(N_1290),
	.B(N_3219),
	.C(N_3226),
	.Y(N_650)
);
defparam A_BUF_PTR_ss0_0_i_0.INIT=8'hF2;
// @11:3255
  CFG4 \A_BUF_PTR_i_i_0_m2[6]  (
	.A(N_3194),
	.B(N_1748),
	.C(N_3561_i),
	.D(APB3_0_PADDR[7]),
	.Y(N_3229)
);
defparam \A_BUF_PTR_i_i_0_m2[6] .INIT=16'hAF33;
// @11:3287
  CFG3 un2_MB_A_WR_EN_1_i_x2_i_i_a2_3_1 (
	.A(N_975),
	.B(H0_TO_H1_WR_EN8),
	.C(WR_EN),
	.Y(un2_MB_A_WR_EN_1_i_x2_i_i_a2_3_1_Z)
);
defparam un2_MB_A_WR_EN_1_i_x2_i_i_a2_3_1.INIT=8'h15;
// @11:3255
  CFG3 A_BUF_PTR_ss6_i_0_o3_0_0_a2_9_1 (
	.A(WR_EN),
	.B(RD_EN),
	.C(N_975),
	.Y(A_BUF_PTR_ss6_i_0_o3_0_0_a2_9_1_Z)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a2_9_1.INIT=8'h02;
// @11:3255
  CFG4 A_BUF_PTR_ss3_i_i_i_a3 (
	.A(N_2138),
	.B(RD_EN),
	.C(N_1936),
	.D(N_883),
	.Y(N_1544)
);
defparam A_BUF_PTR_ss3_i_i_i_a3.INIT=16'h0080;
  CFG3 \A_BUF_PTR_m8_RNO[4]  (
	.A(N_1447),
	.B(N_3219),
	.C(N_3226),
	.Y(N_39)
);
defparam \A_BUF_PTR_m8_RNO[4] .INIT=8'hFE;
  CFG4 un2_MB_A_WR_EN_1_i_x2_i_i_a3_2_1_RNIEK4S1 (
	.A(H0_TO_H1_WR_EN17),
	.B(H0_TO_H1_WR_EN16),
	.C(N_469),
	.D(N_3550_tz),
	.Y(un2_MB_A_WR_EN_1_i_x2_i_i_a3_2_1_RNIEK4S1_Z)
);
defparam un2_MB_A_WR_EN_1_i_x2_i_i_a3_2_1_RNIEK4S1.INIT=16'h1000;
// @11:3255
  CFG4 \A_BUF_PTR_i_0_0_a2[5]  (
	.A(WR_EN),
	.B(N_975),
	.C(H0_TO_H1_WR_EN21),
	.D(H0_TO_H1_WR_EN8),
	.Y(N_2001)
);
defparam \A_BUF_PTR_i_0_0_a2[5] .INIT=16'h2220;
// @11:3255
  CFG4 \A_BUF_PTR_m5_0_i_i_a3_0_1[4]  (
	.A(N_975),
	.B(N_880),
	.C(N_980),
	.D(N_3197),
	.Y(N_3267_1)
);
defparam \A_BUF_PTR_m5_0_i_i_a3_0_1[4] .INIT=16'h4505;
// @11:3255
  CFG2 \A_BUF_PTR_i_i_0_a2_0[6]  (
	.A(N_3267_1),
	.B(H0_TO_H1_WR_EN27),
	.Y(A_BUF_PTR_i_i_0_a2_0_Z[6])
);
defparam \A_BUF_PTR_i_i_0_a2_0[6] .INIT=4'h1;
// @11:3255
  CFG3 A_BUF_PTR_ss6_i_0_o3_0_0_a2_3_0 (
	.A(N_85),
	.B(H0_TO_H1_WR_EN16),
	.C(H0_TO_H1_WR_EN17),
	.Y(A_BUF_PTR_ss6_i_0_o3_0_0_a2_3_0_Z)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a2_3_0.INIT=8'h01;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0_a2_8_1 (
	.A(N_975),
	.B(H0_TO_H1_WR_EN8),
	.C(WR_EN),
	.D(RD_EN),
	.Y(A_BUF_PTR_ss6_i_0_o3_0_0_a2_8_1_Z)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a2_8_1.INIT=16'h1500;
// @11:3255
  CFG4 \A_BUF_PTR_i_0_0_a2_3[5]  (
	.A(APB3_0_PADDR[7]),
	.B(APB3_0_PADDR[5]),
	.C(N_926),
	.D(H0_TO_H1_WR_EN7),
	.Y(N_1942)
);
defparam \A_BUF_PTR_i_0_0_a2_3[5] .INIT=16'h4000;
// @11:3287
  CFG4 un2_MB_A_WR_EN_1_i_x2_i_i_a2_6 (
	.A(A_BUF_PTR_ss6_i_0_o3_0_0_a2_16_0_Z),
	.B(RD_EN),
	.C(N_973),
	.D(H0_TO_H1_WR_EN13),
	.Y(N_1996)
);
defparam un2_MB_A_WR_EN_1_i_x2_i_i_a2_6.INIT=16'h8000;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0_o2_9 (
	.A(N_3327),
	.B(N_926),
	.C(APB3_0_PADDR[5]),
	.D(H0_TO_H1_WR_EN7),
	.Y(N_3184)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_o2_9.INIT=16'hEAAA;
// @11:3255
  CFG3 \A_BUF_PTR_i_0_0_a2_1[5]  (
	.A(N_975),
	.B(N_880),
	.C(H0_TO_H1_WR_EN7),
	.Y(N_1771)
);
defparam \A_BUF_PTR_i_0_0_a2_1[5] .INIT=8'h40;
// @11:3255
  CFG4 \A_BUF_PTR_i_i_0_o2_1[6]  (
	.A(N_880),
	.B(N_3229),
	.C(N_3356),
	.D(A_BUF_PTR_i_i_0_a2_3_0_1_Z[6]),
	.Y(A_BUF_PTR_i_i_0_o2_1_Z[6])
);
defparam \A_BUF_PTR_i_i_0_o2_1[6] .INIT=16'hFDDD;
// @11:3255
  CFG4 \A_BUF_PTR_m5_0_i_i_1[4]  (
	.A(A_BUF_PTR_m5_0_i_i_a3_2_0_Z[4]),
	.B(N_1544),
	.C(N_3267_1),
	.D(N_1936),
	.Y(A_BUF_PTR_m5_0_i_i_1_Z[4])
);
defparam \A_BUF_PTR_m5_0_i_i_1[4] .INIT=16'hFECC;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0_a2_10 (
	.A(RD_EN),
	.B(APB3_0_PADDR[7]),
	.C(H0_TO_H1_WR_EN13),
	.D(N_3184),
	.Y(N_1773)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a2_10.INIT=16'h2000;
// @11:3255
  CFG3 A_BUF_PTR_m8s2_0_o2_2_a3 (
	.A(N_977),
	.B(RD_EN),
	.C(N_896),
	.Y(MB_RD_EN)
);
defparam A_BUF_PTR_m8s2_0_o2_2_a3.INIT=8'h80;
// @11:3288
  CFG4 un2_COMMON_MB_ADDR_OUT_1_i_o2_i_o2_1 (
	.A(N_975),
	.B(N_880),
	.C(N_3373),
	.D(un2_COMMON_MB_ADDR_OUT_1_i_o2_i_o2_1_a2_0_Z),
	.Y(N_2905)
);
defparam un2_COMMON_MB_ADDR_OUT_1_i_o2_i_o2_1.INIT=16'hFBBB;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0_a2_5 (
	.A(N_1989),
	.B(A_BUF_PTR_ss6_i_0_o3_0_0_a2_16_0_Z),
	.C(N_3356),
	.D(N_973),
	.Y(N_3363)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a2_5.INIT=16'hB0F0;
// @11:3255
  CFG4 \A_BUF_PTR_i_i_0_o2_2[6]  (
	.A(N_3356),
	.B(A_BUF_PTR_i_i_0_o2_1_Z[6]),
	.C(A_BUF_PTR_ss6_i_0_o3_0_0_a2_16_0_Z),
	.D(N_973),
	.Y(A_BUF_PTR_i_i_0_o2_2_Z[6])
);
defparam \A_BUF_PTR_i_i_0_o2_2[6] .INIT=16'hCEEE;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0_o2_2_1 (
	.A(N_2022),
	.B(A_BUF_PTR_ss6_i_0_o3_0_0_a2_8_1_Z),
	.C(N_977),
	.D(N_1663),
	.Y(A_BUF_PTR_ss6_i_0_o3_0_0_o2_2_1_Z)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_o2_2_1.INIT=16'hFF0E;
// @11:3287
  CFG4 \un1_ADDR_IN_1_0_i_i[2]  (
	.A(un2_COMMON_MB_ADDR_OUT_1_i_o2_i_o2_1_a2_0_Z),
	.B(N_3373),
	.C(N_3561_i),
	.D(un1_ADDR_IN_1_0_i_i_tz_2_Z[2]),
	.Y(un1_ADDR_IN_1_0_i_i_Z[2])
);
defparam \un1_ADDR_IN_1_0_i_i[2] .INIT=16'hF080;
// @11:3287
  CFG4 un2_MB_A_WR_EN_1_i_x2_i_i_a2_2 (
	.A(APB3_0_PADDR[7]),
	.B(N_1748),
	.C(N_883),
	.D(N_1996),
	.Y(N_1779)
);
defparam un2_MB_A_WR_EN_1_i_x2_i_i_a2_2.INIT=16'h5504;
// @11:3287
  CFG4 un2_MB_A_WR_EN_1_i_x2_i_i_o2_3_1 (
	.A(H0_TO_H1_WR_EN8),
	.B(N_2022),
	.C(N_785_2),
	.D(N_1781),
	.Y(un2_MB_A_WR_EN_1_i_x2_i_i_o2_3_1_Z)
);
defparam un2_MB_A_WR_EN_1_i_x2_i_i_o2_3_1.INIT=16'hFFF8;
// @11:3255
  CFG4 \A_BUF_PTR_i_0_0_o3[5]  (
	.A(N_2001),
	.B(N_3199),
	.C(RD_EN),
	.D(N_1771),
	.Y(N_1097)
);
defparam \A_BUF_PTR_i_0_0_o3[5] .INIT=16'hFFEA;
// @11:3255
  CFG4 \A_BUF_PTR_i_0_0_0[5]  (
	.A(H0_TO_H1_WR_EN16),
	.B(N_3201),
	.C(N_3226),
	.D(N_1097),
	.Y(A_BUF_PTR_i_0_0_0_Z[5])
);
defparam \A_BUF_PTR_i_0_0_0[5] .INIT=16'hFF0E;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0_a3_1 (
	.A(A_BUF_PTR_ss6_i_0_o3_0_0_a2_3_0_Z),
	.B(N_135),
	.C(N_3214),
	.D(N_885),
	.Y(A_BUF_PTR_ss6_i_0_o3_0_0_a3_1_Z)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a3_1.INIT=16'h0002;
// @11:3255
  CFG4 \A_BUF_PTR_i_i_0_a2_1[6]  (
	.A(A_BUF_PTR_ss6_i_0_o3_0_0_a2_3_0_Z),
	.B(H0_TO_H1_WR_EN14),
	.C(N_135),
	.D(N_1936),
	.Y(N_2123)
);
defparam \A_BUF_PTR_i_i_0_a2_1[6] .INIT=16'h0200;
// @11:3255
  CFG2 A_BUF_PTR_m8s2_0_0 (
	.A(N_1097),
	.B(N_1663),
	.Y(A_BUF_PTR_sm6)
);
defparam A_BUF_PTR_m8s2_0_0.INIT=4'hE;
// @11:3255
  CFG3 \A_BUF_PTR_i_i_0_a3_1[6]  (
	.A(N_3219),
	.B(N_2123),
	.C(N_3201),
	.Y(A_BUF_PTR_i_i_0_a3_1_Z[6])
);
defparam \A_BUF_PTR_i_i_0_a3_1[6] .INIT=8'h04;
// @11:3255
  CFG3 \A_BUF_PTR_m5_0_i_i[4]  (
	.A(N_1102),
	.B(A_BUF_PTR_m5_0_i_i_1_Z[4]),
	.C(N_1936),
	.Y(N_3175)
);
defparam \A_BUF_PTR_m5_0_i_i[4] .INIT=8'hEC;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0_a3 (
	.A(N_980),
	.B(N_2016),
	.C(N_3363),
	.D(A_BUF_PTR_ss6_i_0_o3_0_0_a3_1_Z),
	.Y(N_1449)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0_a3.INIT=16'hF800;
  CFG4 un2_MB_A_WR_EN_1_i_x2_i_i_o2_3_1_RNIQ2J91 (
	.A(N_1779),
	.B(un2_MB_A_WR_EN_1_i_x2_i_i_o2_3_1_Z),
	.C(N_2022),
	.D(N_3413),
	.Y(N_3413_mux)
);
defparam un2_MB_A_WR_EN_1_i_x2_i_i_o2_3_1_RNIQ2J91.INIT=16'hEEF0;
// @11:3255
  CFG4 \A_BUF_PTR_i_i_0_o2[6]  (
	.A(A_BUF_PTR_i_i_0_o2_2_Z[6]),
	.B(N_1097),
	.C(A_BUF_PTR_i_i_0_a2_0_Z[6]),
	.D(N_1779),
	.Y(N_970)
);
defparam \A_BUF_PTR_i_i_0_o2[6] .INIT=16'hAABA;
// @11:3255
  CFG4 A_BUF_PTR_ss6_i_0_o3_0_0 (
	.A(A_BUF_PTR_ss6_i_0_o3_0_0_a3_0_0),
	.B(N_1449),
	.C(N_2123),
	.D(N_857),
	.Y(A_BUF_PTR_ss6_i_0)
);
defparam A_BUF_PTR_ss6_i_0_o3_0_0.INIT=16'hECFF;
// @11:3255
  CFG4 \A_BUF_PTR_m6[5]  (
	.A(N_1936),
	.B(N_3219),
	.C(A_BUF_PTR_ss6_i_0),
	.D(N_3226),
	.Y(A_BUF_PTR_m6_Z[5])
);
defparam \A_BUF_PTR_m6[5] .INIT=16'h0FCA;
// @11:5117
  CFG4 un1_MB_A_WR_EN_i_a3_0_0_a3_2_RNIDTEM1 (
	.A(un1_MB_A_WR_EN_i_a3_0_0_a3_2_Z),
	.B(N_3226),
	.C(N_970),
	.D(N_2123),
	.Y(N_1127_i)
);
defparam un1_MB_A_WR_EN_i_a3_0_0_a3_2_RNIDTEM1.INIT=16'h1333;
// @11:3255
  CFG4 \A_BUF_PTR_m8[3]  (
	.A(N_380),
	.B(N_650),
	.C(A_BUF_PTR_ss6_i_0),
	.D(A_BUF_PTR_sm6),
	.Y(A_BUF_PTR_m8_Z[3])
);
defparam \A_BUF_PTR_m8[3] .INIT=16'h0F35;
// @11:3255
  CFG4 \A_BUF_PTR_m8[4]  (
	.A(N_39),
	.B(N_3175),
	.C(A_BUF_PTR_sm6),
	.D(A_BUF_PTR_ss6_i_0),
	.Y(A_BUF_PTR_m8_Z[4])
);
defparam \A_BUF_PTR_m8[4] .INIT=16'hFA03;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_mailbox_address_decoder_Z3 */

module miv_ihc_interrupt_module_0s_8s_32s_0_8_4 (
  H0_IRQ_MODULE_RDATA,
  MP_IRQ_1_i_i_a3_0,
  APB3_0_PWDATA,
  H0_APP_IRQ,
  a_mp_1,
  a_mp_ie_1,
  a_mp_0,
  a_mp_ie_0,
  RDATA12,
  un4_wr_en_irq_mask_i,
  WR_EN,
  a_mp_ie,
  a_mp,
  a_ack_ie_1,
  a_mp_ack_1,
  a_ack_ie_0,
  a_mp_ack_0,
  a_ack_ie,
  a_mp_ack,
  RD_EN,
  H0_TO_H1_WR_EN36,
  N_611_i,
  N_605_i,
  N_613_i,
  N_5_i,
  CLK,
  dff_arst
)
;
output [11:0] H0_IRQ_MODULE_RDATA ;
input MP_IRQ_1_i_i_a3_0 ;
input [11:0] APB3_0_PWDATA ;
output H0_APP_IRQ ;
input a_mp_1 ;
input a_mp_ie_1 ;
input a_mp_0 ;
input a_mp_ie_0 ;
input RDATA12 ;
input un4_wr_en_irq_mask_i ;
input WR_EN ;
input a_mp_ie ;
input a_mp ;
input a_ack_ie_1 ;
input a_mp_ack_1 ;
input a_ack_ie_0 ;
input a_mp_ack_0 ;
input a_ack_ie ;
input a_mp_ack ;
input RD_EN ;
input H0_TO_H1_WR_EN36 ;
input N_611_i ;
input N_605_i ;
input N_613_i ;
input N_5_i ;
input CLK ;
input dff_arst ;
wire MP_IRQ_1_i_i_a3_0 ;
wire H0_APP_IRQ ;
wire a_mp_1 ;
wire a_mp_ie_1 ;
wire a_mp_0 ;
wire a_mp_ie_0 ;
wire RDATA12 ;
wire un4_wr_en_irq_mask_i ;
wire WR_EN ;
wire a_mp_ie ;
wire a_mp ;
wire a_ack_ie_1 ;
wire a_mp_ack_1 ;
wire a_ack_ie_0 ;
wire a_mp_ack_0 ;
wire a_ack_ie ;
wire a_mp_ack ;
wire RD_EN ;
wire H0_TO_H1_WR_EN36 ;
wire N_611_i ;
wire N_605_i ;
wire N_613_i ;
wire N_5_i ;
wire CLK ;
wire dff_arst ;
wire [11:0] irq_mask_Z;
wire [9:2] irq_status_Z;
wire [11:0] RDATA_5;
wire VCC ;
wire wr_en_irq_mask_Z ;
wire GND ;
wire N_2745_i ;
wire N_2746_i ;
wire N_2155_i ;
wire N_2156_i ;
wire N_2157_i ;
wire N_2158_i ;
wire N_1332_1 ;
wire N_2354_1 ;
wire N_2599_1 ;
wire N_2600_1 ;
wire N_2743_i ;
wire N_2744_i ;
wire RD_EN_m_13_Z ;
wire N_2772 ;
wire N_2603 ;
wire app_irq_0_3_Z ;
wire app_irq_0_2_Z ;
wire app_irq_0_1_Z ;
wire app_irq_0_0_Z ;
// @11:1829
  SLE \irq_mask[8]  (
	.Q(irq_mask_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[8]),
	.EN(wr_en_irq_mask_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_5_i)
);
// @11:1829
  SLE \irq_mask[7]  (
	.Q(irq_mask_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[7]),
	.EN(wr_en_irq_mask_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_5_i)
);
// @11:1829
  SLE \irq_mask[6]  (
	.Q(irq_mask_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[6]),
	.EN(wr_en_irq_mask_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_5_i)
);
// @11:1829
  SLE \irq_mask[5]  (
	.Q(irq_mask_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[5]),
	.EN(wr_en_irq_mask_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_5_i)
);
// @11:1829
  SLE \irq_mask[4]  (
	.Q(irq_mask_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[4]),
	.EN(wr_en_irq_mask_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_5_i)
);
// @11:1829
  SLE \irq_mask[3]  (
	.Q(irq_mask_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[3]),
	.EN(wr_en_irq_mask_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_5_i)
);
// @11:1829
  SLE \irq_mask[2]  (
	.Q(irq_mask_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[2]),
	.EN(wr_en_irq_mask_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_5_i)
);
// @11:1829
  SLE \irq_mask[1]  (
	.Q(irq_mask_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[1]),
	.EN(wr_en_irq_mask_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_5_i)
);
// @11:1829
  SLE \irq_mask[0]  (
	.Q(irq_mask_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[0]),
	.EN(wr_en_irq_mask_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_5_i)
);
// @11:1829
  SLE \irq_mask[11]  (
	.Q(irq_mask_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[11]),
	.EN(wr_en_irq_mask_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_5_i)
);
// @11:1829
  SLE \irq_mask[10]  (
	.Q(irq_mask_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[10]),
	.EN(wr_en_irq_mask_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_5_i)
);
// @11:1829
  SLE \irq_mask[9]  (
	.Q(irq_mask_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[9]),
	.EN(wr_en_irq_mask_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_5_i)
);
// @11:1845
  SLE \irq_status[2]  (
	.Q(irq_status_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_613_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[7]  (
	.Q(H0_IRQ_MODULE_RDATA[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2745_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[6]  (
	.Q(H0_IRQ_MODULE_RDATA[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2746_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[5]  (
	.Q(H0_IRQ_MODULE_RDATA[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2155_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[4]  (
	.Q(H0_IRQ_MODULE_RDATA[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2156_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[3]  (
	.Q(H0_IRQ_MODULE_RDATA[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2157_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[2]  (
	.Q(H0_IRQ_MODULE_RDATA[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2158_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[1]  (
	.Q(H0_IRQ_MODULE_RDATA[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[0]  (
	.Q(H0_IRQ_MODULE_RDATA[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[9]  (
	.Q(irq_status_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1332_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[8]  (
	.Q(irq_status_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(MP_IRQ_1_i_i_a3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[7]  (
	.Q(irq_status_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2354_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[6]  (
	.Q(irq_status_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_605_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[5]  (
	.Q(irq_status_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2599_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[4]  (
	.Q(irq_status_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2600_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[3]  (
	.Q(irq_status_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_611_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[11]  (
	.Q(H0_IRQ_MODULE_RDATA[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[10]  (
	.Q(H0_IRQ_MODULE_RDATA[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[9]  (
	.Q(H0_IRQ_MODULE_RDATA[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2743_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[8]  (
	.Q(H0_IRQ_MODULE_RDATA[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2744_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:2704
  CFG2 RD_EN_m_13 (
	.A(H0_TO_H1_WR_EN36),
	.B(RD_EN),
	.Y(RD_EN_m_13_Z)
);
defparam RD_EN_m_13.INIT=4'h4;
// @11:1826
  CFG2 app_irq_0_a2_1_0 (
	.A(a_mp_ack),
	.B(a_ack_ie),
	.Y(N_2354_1)
);
defparam app_irq_0_a2_1_0.INIT=4'h8;
// @11:1826
  CFG2 app_irq_0_a2_0_1 (
	.A(a_mp_ack_0),
	.B(a_ack_ie_0),
	.Y(N_1332_1)
);
defparam app_irq_0_a2_0_1.INIT=4'h8;
// @11:1826
  CFG2 app_irq_0_a2_2_1 (
	.A(a_mp_ack_1),
	.B(a_ack_ie_1),
	.Y(N_2599_1)
);
defparam app_irq_0_a2_2_1.INIT=4'h8;
// @11:1826
  CFG2 app_irq_0_a2_3_1 (
	.A(a_mp),
	.B(a_mp_ie),
	.Y(N_2600_1)
);
defparam app_irq_0_a2_3_1.INIT=4'h8;
// @11:1828
  CFG3 wr_en_irq_mask (
	.A(WR_EN),
	.B(H0_TO_H1_WR_EN36),
	.C(un4_wr_en_irq_mask_i),
	.Y(wr_en_irq_mask_Z)
);
defparam wr_en_irq_mask.INIT=8'h20;
// @11:1867
  CFG3 \RDATA_1_RNO[11]  (
	.A(RD_EN_m_13_Z),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[11]),
	.Y(RDATA_5[11])
);
defparam \RDATA_1_RNO[11] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[10]  (
	.A(RD_EN_m_13_Z),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[10]),
	.Y(RDATA_5[10])
);
defparam \RDATA_1_RNO[10] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[1]  (
	.A(RD_EN_m_13_Z),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[1]),
	.Y(RDATA_5[1])
);
defparam \RDATA_1_RNO[1] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[0]  (
	.A(RD_EN_m_13_Z),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[0]),
	.Y(RDATA_5[0])
);
defparam \RDATA_1_RNO[0] .INIT=8'h80;
// @11:1859
  CFG3 RDATA_5_sn_N_4_mux_i_i_o2 (
	.A(RDATA12),
	.B(RD_EN_m_13_Z),
	.C(un4_wr_en_irq_mask_i),
	.Y(N_2772)
);
defparam RDATA_5_sn_N_4_mux_i_i_o2.INIT=8'h37;
// @11:1826
  CFG3 app_irq_0_a2_6 (
	.A(irq_mask_Z[2]),
	.B(a_mp_ie_0),
	.C(a_mp_0),
	.Y(N_2603)
);
defparam app_irq_0_a2_6.INIT=8'h80;
// @11:1826
  CFG4 app_irq_0_3 (
	.A(irq_mask_Z[9]),
	.B(irq_mask_Z[7]),
	.C(N_2354_1),
	.D(N_1332_1),
	.Y(app_irq_0_3_Z)
);
defparam app_irq_0_3.INIT=16'hEAC0;
// @11:1826
  CFG4 app_irq_0_2 (
	.A(irq_mask_Z[6]),
	.B(a_mp_ie_1),
	.C(a_mp_1),
	.D(N_2603),
	.Y(app_irq_0_2_Z)
);
defparam app_irq_0_2.INIT=16'hFF80;
// @11:1826
  CFG4 app_irq_0_1 (
	.A(irq_mask_Z[5]),
	.B(irq_mask_Z[3]),
	.C(N_2599_1),
	.D(N_611_i),
	.Y(app_irq_0_1_Z)
);
defparam app_irq_0_1.INIT=16'hECA0;
// @11:1826
  CFG4 app_irq_0_0 (
	.A(irq_mask_Z[8]),
	.B(irq_mask_Z[4]),
	.C(MP_IRQ_1_i_i_a3_0),
	.D(N_2600_1),
	.Y(app_irq_0_0_Z)
);
defparam app_irq_0_0.INIT=16'hECA0;
// @11:1857
  CFG4 \RDATA_1_RNO[7]  (
	.A(irq_status_Z[7]),
	.B(irq_mask_Z[7]),
	.C(RDATA12),
	.D(N_2772),
	.Y(N_2745_i)
);
defparam \RDATA_1_RNO[7] .INIT=16'h00AC;
// @11:1857
  CFG4 \RDATA_1_RNO[6]  (
	.A(irq_status_Z[6]),
	.B(irq_mask_Z[6]),
	.C(RDATA12),
	.D(N_2772),
	.Y(N_2746_i)
);
defparam \RDATA_1_RNO[6] .INIT=16'h00AC;
// @11:1857
  CFG4 \RDATA_1_RNO[5]  (
	.A(irq_status_Z[5]),
	.B(irq_mask_Z[5]),
	.C(RDATA12),
	.D(N_2772),
	.Y(N_2155_i)
);
defparam \RDATA_1_RNO[5] .INIT=16'h00AC;
// @11:1857
  CFG4 \RDATA_1_RNO[4]  (
	.A(irq_status_Z[4]),
	.B(irq_mask_Z[4]),
	.C(RDATA12),
	.D(N_2772),
	.Y(N_2156_i)
);
defparam \RDATA_1_RNO[4] .INIT=16'h00AC;
// @11:1857
  CFG4 \RDATA_1_RNO[3]  (
	.A(irq_status_Z[3]),
	.B(irq_mask_Z[3]),
	.C(RDATA12),
	.D(N_2772),
	.Y(N_2157_i)
);
defparam \RDATA_1_RNO[3] .INIT=16'h00AC;
// @11:1857
  CFG4 \RDATA_1_RNO[2]  (
	.A(irq_status_Z[2]),
	.B(irq_mask_Z[2]),
	.C(RDATA12),
	.D(N_2772),
	.Y(N_2158_i)
);
defparam \RDATA_1_RNO[2] .INIT=16'h00AC;
// @11:1857
  CFG4 \RDATA_1_RNO[9]  (
	.A(irq_status_Z[9]),
	.B(irq_mask_Z[9]),
	.C(RDATA12),
	.D(N_2772),
	.Y(N_2743_i)
);
defparam \RDATA_1_RNO[9] .INIT=16'h00AC;
// @11:1857
  CFG4 \RDATA_1_RNO[8]  (
	.A(irq_status_Z[8]),
	.B(irq_mask_Z[8]),
	.C(RDATA12),
	.D(N_2772),
	.Y(N_2744_i)
);
defparam \RDATA_1_RNO[8] .INIT=16'h00AC;
// @11:1826
  CFG4 app_irq_0 (
	.A(app_irq_0_3_Z),
	.B(app_irq_0_2_Z),
	.C(app_irq_0_1_Z),
	.D(app_irq_0_0_Z),
	.Y(H0_APP_IRQ)
);
defparam app_irq_0.INIT=16'hFFFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_interrupt_module_0s_8s_32s_0_8_4 */

module miv_ihc_interrupt_module_0s_8s_32s_0_8_3 (
  H1_IRQ_MODULE_RDATA,
  APB3_0_PWDATA,
  H1_APP_IRQ,
  H0_TO_H1_WR_EN37,
  WR_EN,
  H1_MON_IRQ,
  b_ack_ie,
  b_mp_ack,
  a_ack_ie_1,
  a_mp_ack_1,
  a_ack_ie_0,
  a_mp_ack_0,
  a_ack_ie,
  a_mp_ack,
  a_mp_1,
  a_mp_ie_1,
  b_mp,
  b_mp_ie,
  un4_wr_en_irq_mask_i,
  a_mp_ie_0,
  a_mp_0,
  a_mp_ie,
  a_mp,
  N_2165_i,
  RDATA12,
  N_675_i,
  N_2201_i,
  N_597_i,
  N_2207_i,
  N_2205_i,
  N_2203_i,
  N_4_i,
  CLK,
  dff_arst
)
;
output [11:0] H1_IRQ_MODULE_RDATA ;
input [11:0] APB3_0_PWDATA ;
output H1_APP_IRQ ;
input H0_TO_H1_WR_EN37 ;
input WR_EN ;
output H1_MON_IRQ ;
input b_ack_ie ;
input b_mp_ack ;
input a_ack_ie_1 ;
input a_mp_ack_1 ;
input a_ack_ie_0 ;
input a_mp_ack_0 ;
input a_ack_ie ;
input a_mp_ack ;
input a_mp_1 ;
input a_mp_ie_1 ;
input b_mp ;
input b_mp_ie ;
input un4_wr_en_irq_mask_i ;
input a_mp_ie_0 ;
input a_mp_0 ;
input a_mp_ie ;
input a_mp ;
input N_2165_i ;
input RDATA12 ;
input N_675_i ;
input N_2201_i ;
input N_597_i ;
input N_2207_i ;
input N_2205_i ;
input N_2203_i ;
input N_4_i ;
input CLK ;
input dff_arst ;
wire H1_APP_IRQ ;
wire H0_TO_H1_WR_EN37 ;
wire WR_EN ;
wire H1_MON_IRQ ;
wire b_ack_ie ;
wire b_mp_ack ;
wire a_ack_ie_1 ;
wire a_mp_ack_1 ;
wire a_ack_ie_0 ;
wire a_mp_ack_0 ;
wire a_ack_ie ;
wire a_mp_ack ;
wire a_mp_1 ;
wire a_mp_ie_1 ;
wire b_mp ;
wire b_mp_ie ;
wire un4_wr_en_irq_mask_i ;
wire a_mp_ie_0 ;
wire a_mp_0 ;
wire a_mp_ie ;
wire a_mp ;
wire N_2165_i ;
wire RDATA12 ;
wire N_675_i ;
wire N_2201_i ;
wire N_597_i ;
wire N_2207_i ;
wire N_2205_i ;
wire N_2203_i ;
wire N_4_i ;
wire CLK ;
wire dff_arst ;
wire [11:0] irq_mask_Z;
wire [9:0] irq_status_Z;
wire [11:0] RDATA_5;
wire VCC ;
wire N_2153_i_Z ;
wire GND ;
wire N_1318_1 ;
wire N_1317_1 ;
wire N_2669 ;
wire N_2675 ;
wire N_2586 ;
wire N_2328 ;
wire N_2329 ;
wire N_2331 ;
wire app_irq_0_2_Z ;
wire app_irq_0_1_Z ;
// @11:1829
  SLE \irq_mask[5]  (
	.Q(irq_mask_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[5]),
	.EN(N_2153_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4_i)
);
// @11:1829
  SLE \irq_mask[4]  (
	.Q(irq_mask_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[4]),
	.EN(N_2153_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4_i)
);
// @11:1829
  SLE \irq_mask[3]  (
	.Q(irq_mask_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[3]),
	.EN(N_2153_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4_i)
);
// @11:1829
  SLE \irq_mask[2]  (
	.Q(irq_mask_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[2]),
	.EN(N_2153_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4_i)
);
// @11:1829
  SLE \irq_mask[1]  (
	.Q(irq_mask_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[1]),
	.EN(N_2153_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4_i)
);
// @11:1829
  SLE \irq_mask[0]  (
	.Q(irq_mask_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[0]),
	.EN(N_2153_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4_i)
);
// @11:1829
  SLE \irq_mask[11]  (
	.Q(irq_mask_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[11]),
	.EN(N_2153_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4_i)
);
// @11:1829
  SLE \irq_mask[10]  (
	.Q(irq_mask_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[10]),
	.EN(N_2153_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4_i)
);
// @11:1829
  SLE \irq_mask[9]  (
	.Q(irq_mask_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[9]),
	.EN(N_2153_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4_i)
);
// @11:1829
  SLE \irq_mask[8]  (
	.Q(irq_mask_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[8]),
	.EN(N_2153_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4_i)
);
// @11:1829
  SLE \irq_mask[7]  (
	.Q(irq_mask_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[7]),
	.EN(N_2153_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4_i)
);
// @11:1829
  SLE \irq_mask[6]  (
	.Q(irq_mask_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[6]),
	.EN(N_2153_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4_i)
);
// @11:1845
  SLE \irq_status[7]  (
	.Q(irq_status_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2203_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[6]  (
	.Q(irq_status_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1318_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[5]  (
	.Q(irq_status_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2205_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[4]  (
	.Q(irq_status_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1317_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[1]  (
	.Q(irq_status_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2207_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[0]  (
	.Q(irq_status_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_597_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[11]  (
	.Q(H1_IRQ_MODULE_RDATA[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[10]  (
	.Q(H1_IRQ_MODULE_RDATA[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[9]  (
	.Q(H1_IRQ_MODULE_RDATA[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[8]  (
	.Q(H1_IRQ_MODULE_RDATA[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[7]  (
	.Q(H1_IRQ_MODULE_RDATA[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[6]  (
	.Q(H1_IRQ_MODULE_RDATA[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[5]  (
	.Q(H1_IRQ_MODULE_RDATA[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[4]  (
	.Q(H1_IRQ_MODULE_RDATA[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[3]  (
	.Q(H1_IRQ_MODULE_RDATA[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[2]  (
	.Q(H1_IRQ_MODULE_RDATA[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[1]  (
	.Q(H1_IRQ_MODULE_RDATA[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[0]  (
	.Q(H1_IRQ_MODULE_RDATA[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[9]  (
	.Q(irq_status_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2201_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[8]  (
	.Q(irq_status_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_675_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1859
  CFG2 \RDATA_5_1_a2_1[9]  (
	.A(RDATA12),
	.B(N_2165_i),
	.Y(N_2669)
);
defparam \RDATA_5_1_a2_1[9] .INIT=4'h8;
// @11:1826
  CFG2 app_irq_0_a2_1_0 (
	.A(a_mp),
	.B(a_mp_ie),
	.Y(N_1317_1)
);
defparam app_irq_0_a2_1_0.INIT=4'h8;
// @11:1826
  CFG2 app_irq_0_a2_0_1 (
	.A(a_mp_0),
	.B(a_mp_ie_0),
	.Y(N_1318_1)
);
defparam app_irq_0_a2_0_1.INIT=4'h8;
// @11:1867
  CFG3 \RDATA_1_RNO[11]  (
	.A(N_2165_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[11]),
	.Y(RDATA_5[11])
);
defparam \RDATA_1_RNO[11] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[10]  (
	.A(N_2165_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[10]),
	.Y(RDATA_5[10])
);
defparam \RDATA_1_RNO[10] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[3]  (
	.A(N_2165_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[3]),
	.Y(RDATA_5[3])
);
defparam \RDATA_1_RNO[3] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[2]  (
	.A(N_2165_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[2]),
	.Y(RDATA_5[2])
);
defparam \RDATA_1_RNO[2] .INIT=8'h80;
// @11:1859
  CFG3 \RDATA_5_1_a2_2[9]  (
	.A(N_2165_i),
	.B(RDATA12),
	.C(un4_wr_en_irq_mask_i),
	.Y(N_2675)
);
defparam \RDATA_5_1_a2_2[9] .INIT=8'h20;
// @11:1818
  CFG3 \ch_irq_0_a2[0]  (
	.A(irq_mask_Z[0]),
	.B(b_mp_ie),
	.C(b_mp),
	.Y(N_2586)
);
defparam \ch_irq_0_a2[0] .INIT=8'h80;
// @11:1826
  CFG3 app_irq_0_a2_1 (
	.A(irq_mask_Z[8]),
	.B(a_mp_ie_1),
	.C(a_mp_1),
	.Y(N_2328)
);
defparam app_irq_0_a2_1.INIT=8'h80;
// @11:1826
  CFG3 app_irq_0_a2_2 (
	.A(irq_mask_Z[7]),
	.B(a_mp_ack),
	.C(a_ack_ie),
	.Y(N_2329)
);
defparam app_irq_0_a2_2.INIT=8'h80;
// @11:1826
  CFG3 app_irq_0_a2_4 (
	.A(irq_mask_Z[9]),
	.B(a_mp_ack_0),
	.C(a_ack_ie_0),
	.Y(N_2331)
);
defparam app_irq_0_a2_4.INIT=8'h80;
// @11:1826
  CFG4 app_irq_0_2 (
	.A(irq_mask_Z[5]),
	.B(a_mp_ack_1),
	.C(a_ack_ie_1),
	.D(N_2331),
	.Y(app_irq_0_2_Z)
);
defparam app_irq_0_2.INIT=16'hFF80;
// @11:1826
  CFG4 app_irq_0_1 (
	.A(irq_mask_Z[6]),
	.B(irq_mask_Z[4]),
	.C(N_1318_1),
	.D(N_1317_1),
	.Y(app_irq_0_1_Z)
);
defparam app_irq_0_1.INIT=16'hECA0;
// @11:1818
  CFG4 \ch_irq_0[0]  (
	.A(irq_mask_Z[1]),
	.B(b_mp_ack),
	.C(b_ack_ie),
	.D(N_2586),
	.Y(H1_MON_IRQ)
);
defparam \ch_irq_0[0] .INIT=16'hFF80;
// @11:1829
  CFG3 N_2153_i (
	.A(WR_EN),
	.B(H0_TO_H1_WR_EN37),
	.C(un4_wr_en_irq_mask_i),
	.Y(N_2153_i_Z)
);
defparam N_2153_i.INIT=8'h20;
// @11:1859
  CFG4 \RDATA_5_1[9]  (
	.A(irq_mask_Z[9]),
	.B(irq_status_Z[9]),
	.C(N_2675),
	.D(N_2669),
	.Y(RDATA_5[9])
);
defparam \RDATA_5_1[9] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[1]  (
	.A(irq_mask_Z[1]),
	.B(irq_status_Z[1]),
	.C(N_2675),
	.D(N_2669),
	.Y(RDATA_5[1])
);
defparam \RDATA_5_1[1] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[0]  (
	.A(irq_mask_Z[0]),
	.B(irq_status_Z[0]),
	.C(N_2675),
	.D(N_2669),
	.Y(RDATA_5[0])
);
defparam \RDATA_5_1[0] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[7]  (
	.A(irq_mask_Z[7]),
	.B(irq_status_Z[7]),
	.C(N_2675),
	.D(N_2669),
	.Y(RDATA_5[7])
);
defparam \RDATA_5_1[7] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[4]  (
	.A(irq_mask_Z[4]),
	.B(irq_status_Z[4]),
	.C(N_2675),
	.D(N_2669),
	.Y(RDATA_5[4])
);
defparam \RDATA_5_1[4] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[6]  (
	.A(irq_mask_Z[6]),
	.B(irq_status_Z[6]),
	.C(N_2675),
	.D(N_2669),
	.Y(RDATA_5[6])
);
defparam \RDATA_5_1[6] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[8]  (
	.A(irq_mask_Z[8]),
	.B(irq_status_Z[8]),
	.C(N_2675),
	.D(N_2669),
	.Y(RDATA_5[8])
);
defparam \RDATA_5_1[8] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[5]  (
	.A(irq_mask_Z[5]),
	.B(irq_status_Z[5]),
	.C(N_2675),
	.D(N_2669),
	.Y(RDATA_5[5])
);
defparam \RDATA_5_1[5] .INIT=16'hECA0;
// @11:1826
  CFG4 app_irq_0 (
	.A(app_irq_0_2_Z),
	.B(app_irq_0_1_Z),
	.C(N_2329),
	.D(N_2328),
	.Y(H1_APP_IRQ)
);
defparam app_irq_0.INIT=16'hFFFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_interrupt_module_0s_8s_32s_0_8_3 */

module miv_ihc_interrupt_module_0s_8s_32s_0_8_2 (
  H2_IRQ_MODULE_RDATA,
  APB3_0_PWDATA,
  N_871,
  N_1930,
  H2_APP_IRQ,
  H0_TO_H1_WR_EN38,
  WR_EN,
  H2_MON_IRQ,
  a_ack_ie_0,
  a_mp_ack_0,
  b_ack_ie_0,
  b_mp_ack_0,
  a_ack_ie,
  a_mp_ack,
  a_mp_ie_0,
  a_mp_0,
  a_mp_ie,
  a_mp,
  N_2164_i,
  b_ack_ie,
  b_mp_ack,
  N_2200_i,
  N_2198_i,
  N_2197_i,
  N_2193_i,
  N_3_i,
  CLK,
  dff_arst
)
;
output [11:0] H2_IRQ_MODULE_RDATA ;
input [11:0] APB3_0_PWDATA ;
input N_871 ;
input N_1930 ;
output H2_APP_IRQ ;
input H0_TO_H1_WR_EN38 ;
input WR_EN ;
output H2_MON_IRQ ;
input a_ack_ie_0 ;
input a_mp_ack_0 ;
input b_ack_ie_0 ;
input b_mp_ack_0 ;
input a_ack_ie ;
input a_mp_ack ;
input a_mp_ie_0 ;
input a_mp_0 ;
input a_mp_ie ;
input a_mp ;
input N_2164_i ;
input b_ack_ie ;
input b_mp_ack ;
input N_2200_i ;
input N_2198_i ;
input N_2197_i ;
input N_2193_i ;
input N_3_i ;
input CLK ;
input dff_arst ;
wire N_871 ;
wire N_1930 ;
wire H2_APP_IRQ ;
wire H0_TO_H1_WR_EN38 ;
wire WR_EN ;
wire H2_MON_IRQ ;
wire a_ack_ie_0 ;
wire a_mp_ack_0 ;
wire b_ack_ie_0 ;
wire b_mp_ack_0 ;
wire a_ack_ie ;
wire a_mp_ack ;
wire a_mp_ie_0 ;
wire a_mp_0 ;
wire a_mp_ie ;
wire a_mp ;
wire N_2164_i ;
wire b_ack_ie ;
wire b_mp_ack ;
wire N_2200_i ;
wire N_2198_i ;
wire N_2197_i ;
wire N_2193_i ;
wire N_3_i ;
wire CLK ;
wire dff_arst ;
wire [11:0] irq_mask_Z;
wire [11:0] RDATA_5;
wire [9:0] irq_status_Z;
wire VCC ;
wire N_2152_i ;
wire GND ;
wire N_2334_1 ;
wire N_2335_1 ;
wire N_2333_1 ;
wire N_2585_1 ;
wire RDATA12 ;
wire N_2670 ;
wire un4_wr_en_irq_mask_i ;
wire N_2676 ;
wire N_2336 ;
wire N_2337 ;
wire app_irq_0_1_Z ;
wire app_irq_0_0_Z ;
// @11:1829
  SLE \irq_mask[2]  (
	.Q(irq_mask_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[2]),
	.EN(N_2152_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3_i)
);
// @11:1829
  SLE \irq_mask[1]  (
	.Q(irq_mask_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[1]),
	.EN(N_2152_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3_i)
);
// @11:1829
  SLE \irq_mask[0]  (
	.Q(irq_mask_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[0]),
	.EN(N_2152_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3_i)
);
// @11:1829
  SLE \irq_mask[11]  (
	.Q(irq_mask_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[11]),
	.EN(N_2152_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3_i)
);
// @11:1829
  SLE \irq_mask[10]  (
	.Q(irq_mask_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[10]),
	.EN(N_2152_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3_i)
);
// @11:1829
  SLE \irq_mask[9]  (
	.Q(irq_mask_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[9]),
	.EN(N_2152_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3_i)
);
// @11:1829
  SLE \irq_mask[8]  (
	.Q(irq_mask_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[8]),
	.EN(N_2152_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3_i)
);
// @11:1829
  SLE \irq_mask[7]  (
	.Q(irq_mask_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[7]),
	.EN(N_2152_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3_i)
);
// @11:1829
  SLE \irq_mask[6]  (
	.Q(irq_mask_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[6]),
	.EN(N_2152_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3_i)
);
// @11:1829
  SLE \irq_mask[5]  (
	.Q(irq_mask_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[5]),
	.EN(N_2152_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3_i)
);
// @11:1829
  SLE \irq_mask[4]  (
	.Q(irq_mask_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[4]),
	.EN(N_2152_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3_i)
);
// @11:1829
  SLE \irq_mask[3]  (
	.Q(irq_mask_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[3]),
	.EN(N_2152_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3_i)
);
// @11:1857
  SLE \RDATA_1[2]  (
	.Q(H2_IRQ_MODULE_RDATA[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[1]  (
	.Q(H2_IRQ_MODULE_RDATA[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[0]  (
	.Q(H2_IRQ_MODULE_RDATA[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[9]  (
	.Q(irq_status_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2193_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[8]  (
	.Q(irq_status_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2334_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[7]  (
	.Q(irq_status_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2335_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[6]  (
	.Q(irq_status_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2333_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[3]  (
	.Q(irq_status_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2197_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[2]  (
	.Q(irq_status_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2198_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[1]  (
	.Q(irq_status_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2585_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[0]  (
	.Q(irq_status_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2200_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[11]  (
	.Q(H2_IRQ_MODULE_RDATA[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[10]  (
	.Q(H2_IRQ_MODULE_RDATA[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[9]  (
	.Q(H2_IRQ_MODULE_RDATA[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[8]  (
	.Q(H2_IRQ_MODULE_RDATA[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[7]  (
	.Q(H2_IRQ_MODULE_RDATA[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[6]  (
	.Q(H2_IRQ_MODULE_RDATA[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[5]  (
	.Q(H2_IRQ_MODULE_RDATA[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[4]  (
	.Q(H2_IRQ_MODULE_RDATA[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[3]  (
	.Q(H2_IRQ_MODULE_RDATA[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1818
  CFG2 \ch_irq_0_a2_0_1[0]  (
	.A(b_mp_ack),
	.B(b_ack_ie),
	.Y(N_2585_1)
);
defparam \ch_irq_0_a2_0_1[0] .INIT=4'h8;
// @11:1859
  CFG2 \RDATA_5_1_a2_1[9]  (
	.A(RDATA12),
	.B(N_2164_i),
	.Y(N_2670)
);
defparam \RDATA_5_1_a2_1[9] .INIT=4'h8;
// @11:1826
  CFG2 app_irq_0_a2_0_1 (
	.A(a_mp),
	.B(a_mp_ie),
	.Y(N_2333_1)
);
defparam app_irq_0_a2_0_1.INIT=4'h8;
// @11:1826
  CFG2 app_irq_0_a2_1_1 (
	.A(a_mp_0),
	.B(a_mp_ie_0),
	.Y(N_2334_1)
);
defparam app_irq_0_a2_1_1.INIT=4'h8;
// @11:1826
  CFG2 app_irq_0_a2_2_1 (
	.A(a_mp_ack),
	.B(a_ack_ie),
	.Y(N_2335_1)
);
defparam app_irq_0_a2_2_1.INIT=4'h8;
// @11:1859
  CFG3 \RDATA_5_1_a2_2[9]  (
	.A(N_2164_i),
	.B(RDATA12),
	.C(un4_wr_en_irq_mask_i),
	.Y(N_2676)
);
defparam \RDATA_5_1_a2_2[9] .INIT=8'h20;
// @11:1867
  CFG3 \RDATA_1_RNO[4]  (
	.A(N_2164_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[4]),
	.Y(RDATA_5[4])
);
defparam \RDATA_1_RNO[4] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[5]  (
	.A(N_2164_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[5]),
	.Y(RDATA_5[5])
);
defparam \RDATA_1_RNO[5] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[10]  (
	.A(N_2164_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[10]),
	.Y(RDATA_5[10])
);
defparam \RDATA_1_RNO[10] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[11]  (
	.A(N_2164_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[11]),
	.Y(RDATA_5[11])
);
defparam \RDATA_1_RNO[11] .INIT=8'h80;
// @11:1826
  CFG3 app_irq_0_a2_3 (
	.A(irq_mask_Z[3]),
	.B(b_mp_ack_0),
	.C(b_ack_ie_0),
	.Y(N_2336)
);
defparam app_irq_0_a2_3.INIT=8'h80;
// @11:1826
  CFG3 app_irq_0_a2_4 (
	.A(irq_mask_Z[9]),
	.B(a_mp_ack_0),
	.C(a_ack_ie_0),
	.Y(N_2337)
);
defparam app_irq_0_a2_4.INIT=8'h80;
// @11:1826
  CFG4 app_irq_0_1 (
	.A(irq_mask_Z[6]),
	.B(irq_mask_Z[2]),
	.C(N_2333_1),
	.D(N_2198_i),
	.Y(app_irq_0_1_Z)
);
defparam app_irq_0_1.INIT=16'hECA0;
// @11:1826
  CFG4 app_irq_0_0 (
	.A(irq_mask_Z[8]),
	.B(irq_mask_Z[7]),
	.C(N_2335_1),
	.D(N_2334_1),
	.Y(app_irq_0_0_Z)
);
defparam app_irq_0_0.INIT=16'hEAC0;
// @11:1818
  CFG4 \ch_irq_0[0]  (
	.A(irq_mask_Z[1]),
	.B(irq_mask_Z[0]),
	.C(N_2585_1),
	.D(N_2200_i),
	.Y(H2_MON_IRQ)
);
defparam \ch_irq_0[0] .INIT=16'hECA0;
// @11:1829
  CFG3 un4_wr_en_irq_mask_0_0_0_0_RNIAV8G (
	.A(WR_EN),
	.B(H0_TO_H1_WR_EN38),
	.C(un4_wr_en_irq_mask_i),
	.Y(N_2152_i)
);
defparam un4_wr_en_irq_mask_0_0_0_0_RNIAV8G.INIT=8'h20;
// @11:1859
  CFG4 \RDATA_5_1[9]  (
	.A(irq_mask_Z[9]),
	.B(irq_status_Z[9]),
	.C(N_2676),
	.D(N_2670),
	.Y(RDATA_5[9])
);
defparam \RDATA_5_1[9] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[8]  (
	.A(irq_mask_Z[8]),
	.B(irq_status_Z[8]),
	.C(N_2676),
	.D(N_2670),
	.Y(RDATA_5[8])
);
defparam \RDATA_5_1[8] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[7]  (
	.A(irq_mask_Z[7]),
	.B(irq_status_Z[7]),
	.C(N_2676),
	.D(N_2670),
	.Y(RDATA_5[7])
);
defparam \RDATA_5_1[7] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[6]  (
	.A(irq_mask_Z[6]),
	.B(irq_status_Z[6]),
	.C(N_2676),
	.D(N_2670),
	.Y(RDATA_5[6])
);
defparam \RDATA_5_1[6] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[3]  (
	.A(irq_mask_Z[3]),
	.B(irq_status_Z[3]),
	.C(N_2676),
	.D(N_2670),
	.Y(RDATA_5[3])
);
defparam \RDATA_5_1[3] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[2]  (
	.A(irq_mask_Z[2]),
	.B(irq_status_Z[2]),
	.C(N_2676),
	.D(N_2670),
	.Y(RDATA_5[2])
);
defparam \RDATA_5_1[2] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[1]  (
	.A(irq_mask_Z[1]),
	.B(irq_status_Z[1]),
	.C(N_2676),
	.D(N_2670),
	.Y(RDATA_5[1])
);
defparam \RDATA_5_1[1] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[0]  (
	.A(irq_mask_Z[0]),
	.B(irq_status_Z[0]),
	.C(N_2676),
	.D(N_2670),
	.Y(RDATA_5[0])
);
defparam \RDATA_5_1[0] .INIT=16'hECA0;
// @11:1826
  CFG4 app_irq_0 (
	.A(app_irq_0_1_Z),
	.B(app_irq_0_0_Z),
	.C(N_2337),
	.D(N_2336),
	.Y(H2_APP_IRQ)
);
defparam app_irq_0.INIT=16'hFFFE;
// @11:1867
  CFG2 RDATA12_0_a2_0_a2_0_a3 (
	.A(N_1930),
	.B(H0_TO_H1_WR_EN38),
	.Y(RDATA12)
);
defparam RDATA12_0_a2_0_a2_0_a3.INIT=4'h2;
// @11:1828
  CFG2 un4_wr_en_irq_mask_0_0_0_0 (
	.A(N_871),
	.B(H0_TO_H1_WR_EN38),
	.Y(un4_wr_en_irq_mask_i)
);
defparam un4_wr_en_irq_mask_0_0_0_0.INIT=4'hD;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_interrupt_module_0s_8s_32s_0_8_2 */

module miv_ihc_interrupt_module_0s_8s_32s_0_8_1 (
  H3_IRQ_MODULE_RDATA,
  MP_ACK_H1_H3_0,
  MP_ACK_H3_H4_0,
  APB3_0_PWDATA,
  H3_APP_IRQ,
  H0_TO_H1_WR_EN39,
  WR_EN,
  H3_MON_IRQ,
  un4_wr_en_irq_mask_i,
  a_mp,
  a_mp_ie,
  b_mp_0,
  b_mp_ie_0,
  b_ack_ie_0,
  b_mp_ack_0,
  N_2167_i,
  RDATA12,
  b_mp_ie,
  b_mp,
  b_ack_ie,
  b_mp_ack,
  N_745_i,
  N_743_i,
  N_2192_i,
  N_2_i,
  CLK,
  dff_arst
)
;
output [11:0] H3_IRQ_MODULE_RDATA ;
input MP_ACK_H1_H3_0 ;
input MP_ACK_H3_H4_0 ;
input [11:0] APB3_0_PWDATA ;
output H3_APP_IRQ ;
input H0_TO_H1_WR_EN39 ;
input WR_EN ;
output H3_MON_IRQ ;
input un4_wr_en_irq_mask_i ;
input a_mp ;
input a_mp_ie ;
input b_mp_0 ;
input b_mp_ie_0 ;
input b_ack_ie_0 ;
input b_mp_ack_0 ;
input N_2167_i ;
input RDATA12 ;
input b_mp_ie ;
input b_mp ;
input b_ack_ie ;
input b_mp_ack ;
input N_745_i ;
input N_743_i ;
input N_2192_i ;
input N_2_i ;
input CLK ;
input dff_arst ;
wire MP_ACK_H1_H3_0 ;
wire MP_ACK_H3_H4_0 ;
wire H3_APP_IRQ ;
wire H0_TO_H1_WR_EN39 ;
wire WR_EN ;
wire H3_MON_IRQ ;
wire un4_wr_en_irq_mask_i ;
wire a_mp ;
wire a_mp_ie ;
wire b_mp_0 ;
wire b_mp_ie_0 ;
wire b_ack_ie_0 ;
wire b_mp_ack_0 ;
wire N_2167_i ;
wire RDATA12 ;
wire b_mp_ie ;
wire b_mp ;
wire b_ack_ie ;
wire b_mp_ack ;
wire N_745_i ;
wire N_743_i ;
wire N_2192_i ;
wire N_2_i ;
wire CLK ;
wire dff_arst ;
wire [11:0] irq_mask_Z;
wire [9:0] irq_status_Z;
wire [11:0] RDATA_5;
wire VCC ;
wire N_619_i_Z ;
wire GND ;
wire N_419 ;
wire N_417 ;
wire N_415 ;
wire N_413 ;
wire N_1763_1 ;
wire N_1762_1 ;
wire N_2583_1 ;
wire N_423 ;
wire N_421 ;
wire N_1973 ;
wire N_3284 ;
wire N_3283 ;
wire N_1977 ;
wire app_irq_0_0_1_Z ;
wire app_irq_0_0_0_Z ;
// @11:1829
  SLE \irq_mask[11]  (
	.Q(irq_mask_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[11]),
	.EN(N_619_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2_i)
);
// @11:1829
  SLE \irq_mask[10]  (
	.Q(irq_mask_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[10]),
	.EN(N_619_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2_i)
);
// @11:1829
  SLE \irq_mask[9]  (
	.Q(irq_mask_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[9]),
	.EN(N_619_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2_i)
);
// @11:1829
  SLE \irq_mask[8]  (
	.Q(irq_mask_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[8]),
	.EN(N_619_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2_i)
);
// @11:1829
  SLE \irq_mask[7]  (
	.Q(irq_mask_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[7]),
	.EN(N_619_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2_i)
);
// @11:1829
  SLE \irq_mask[6]  (
	.Q(irq_mask_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[6]),
	.EN(N_619_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2_i)
);
// @11:1829
  SLE \irq_mask[5]  (
	.Q(irq_mask_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[5]),
	.EN(N_619_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2_i)
);
// @11:1829
  SLE \irq_mask[4]  (
	.Q(irq_mask_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[4]),
	.EN(N_619_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2_i)
);
// @11:1829
  SLE \irq_mask[3]  (
	.Q(irq_mask_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[3]),
	.EN(N_619_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2_i)
);
// @11:1829
  SLE \irq_mask[2]  (
	.Q(irq_mask_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[2]),
	.EN(N_619_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2_i)
);
// @11:1829
  SLE \irq_mask[1]  (
	.Q(irq_mask_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[1]),
	.EN(N_619_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2_i)
);
// @11:1829
  SLE \irq_mask[0]  (
	.Q(irq_mask_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[0]),
	.EN(N_619_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2_i)
);
// @11:1845
  SLE \irq_status[0]  (
	.Q(irq_status_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2192_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[7]  (
	.Q(H3_IRQ_MODULE_RDATA[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[6]  (
	.Q(H3_IRQ_MODULE_RDATA[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[5]  (
	.Q(H3_IRQ_MODULE_RDATA[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_419),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[4]  (
	.Q(H3_IRQ_MODULE_RDATA[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_417),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[3]  (
	.Q(H3_IRQ_MODULE_RDATA[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_415),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[2]  (
	.Q(H3_IRQ_MODULE_RDATA[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_413),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[1]  (
	.Q(H3_IRQ_MODULE_RDATA[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[0]  (
	.Q(H3_IRQ_MODULE_RDATA[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[9]  (
	.Q(irq_status_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(MP_ACK_H3_H4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[8]  (
	.Q(irq_status_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_743_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[5]  (
	.Q(irq_status_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1763_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[4]  (
	.Q(irq_status_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1762_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[3]  (
	.Q(irq_status_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(MP_ACK_H1_H3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[2]  (
	.Q(irq_status_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_745_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[1]  (
	.Q(irq_status_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2583_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[11]  (
	.Q(H3_IRQ_MODULE_RDATA[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[10]  (
	.Q(H3_IRQ_MODULE_RDATA[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[9]  (
	.Q(H3_IRQ_MODULE_RDATA[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_423),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[8]  (
	.Q(H3_IRQ_MODULE_RDATA[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_421),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1826
  CFG2 app_irq_0_0_a2_0_1 (
	.A(b_mp_ack),
	.B(b_ack_ie),
	.Y(N_1763_1)
);
defparam app_irq_0_0_a2_0_1.INIT=4'h8;
// @11:1826
  CFG2 app_irq_0_0_a2_1_0 (
	.A(b_mp),
	.B(b_mp_ie),
	.Y(N_1762_1)
);
defparam app_irq_0_0_a2_1_0.INIT=4'h8;
// @11:1859
  CFG2 \RDATA_5_i_i_0_a2[9]  (
	.A(RDATA12),
	.B(N_2167_i),
	.Y(N_1973)
);
defparam \RDATA_5_i_i_0_a2[9] .INIT=4'h8;
// @11:1818
  CFG2 \ch_irq_0_a2_0_1[0]  (
	.A(b_mp_ack_0),
	.B(b_ack_ie_0),
	.Y(N_2583_1)
);
defparam \ch_irq_0_a2_0_1[0] .INIT=4'h8;
// @11:1826
  CFG3 app_irq_0_0_a3_0 (
	.A(irq_mask_Z[2]),
	.B(b_mp_ie_0),
	.C(b_mp_0),
	.Y(N_3284)
);
defparam app_irq_0_0_a3_0.INIT=8'h80;
// @11:1826
  CFG3 app_irq_0_0_a3 (
	.A(irq_mask_Z[8]),
	.B(a_mp_ie),
	.C(a_mp),
	.Y(N_3283)
);
defparam app_irq_0_0_a3.INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[11]  (
	.A(N_2167_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[11]),
	.Y(RDATA_5[11])
);
defparam \RDATA_1_RNO[11] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[10]  (
	.A(N_2167_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[10]),
	.Y(RDATA_5[10])
);
defparam \RDATA_1_RNO[10] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[7]  (
	.A(N_2167_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[7]),
	.Y(RDATA_5[7])
);
defparam \RDATA_1_RNO[7] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[6]  (
	.A(N_2167_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[6]),
	.Y(RDATA_5[6])
);
defparam \RDATA_1_RNO[6] .INIT=8'h80;
// @11:1859
  CFG3 \RDATA_5_i_i_0_a2_0[9]  (
	.A(N_2167_i),
	.B(RDATA12),
	.C(un4_wr_en_irq_mask_i),
	.Y(N_1977)
);
defparam \RDATA_5_i_i_0_a2_0[9] .INIT=8'h20;
// @11:1826
  CFG4 app_irq_0_0_1 (
	.A(irq_mask_Z[9]),
	.B(irq_mask_Z[3]),
	.C(MP_ACK_H3_H4_0),
	.D(MP_ACK_H1_H3_0),
	.Y(app_irq_0_0_1_Z)
);
defparam app_irq_0_0_1.INIT=16'hECA0;
// @11:1826
  CFG4 app_irq_0_0_0 (
	.A(irq_mask_Z[5]),
	.B(irq_mask_Z[4]),
	.C(N_1763_1),
	.D(N_1762_1),
	.Y(app_irq_0_0_0_Z)
);
defparam app_irq_0_0_0.INIT=16'hECA0;
// @11:1818
  CFG4 \ch_irq_0[0]  (
	.A(irq_mask_Z[1]),
	.B(irq_mask_Z[0]),
	.C(N_2583_1),
	.D(N_2192_i),
	.Y(H3_MON_IRQ)
);
defparam \ch_irq_0[0] .INIT=16'hECA0;
// @11:1829
  CFG3 N_619_i (
	.A(WR_EN),
	.B(H0_TO_H1_WR_EN39),
	.C(un4_wr_en_irq_mask_i),
	.Y(N_619_i_Z)
);
defparam N_619_i.INIT=8'h20;
// @11:1859
  CFG4 \RDATA_5_i_i_0[5]  (
	.A(irq_mask_Z[5]),
	.B(irq_status_Z[5]),
	.C(N_1977),
	.D(N_1973),
	.Y(N_419)
);
defparam \RDATA_5_i_i_0[5] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_i_i_0[4]  (
	.A(irq_mask_Z[4]),
	.B(irq_status_Z[4]),
	.C(N_1977),
	.D(N_1973),
	.Y(N_417)
);
defparam \RDATA_5_i_i_0[4] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_i_i_0[9]  (
	.A(irq_mask_Z[9]),
	.B(irq_status_Z[9]),
	.C(N_1977),
	.D(N_1973),
	.Y(N_423)
);
defparam \RDATA_5_i_i_0[9] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_i_i_0[8]  (
	.A(irq_mask_Z[8]),
	.B(irq_status_Z[8]),
	.C(N_1977),
	.D(N_1973),
	.Y(N_421)
);
defparam \RDATA_5_i_i_0[8] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_i_i_0[3]  (
	.A(irq_mask_Z[3]),
	.B(irq_status_Z[3]),
	.C(N_1977),
	.D(N_1973),
	.Y(N_415)
);
defparam \RDATA_5_i_i_0[3] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_i_i_0[2]  (
	.A(irq_mask_Z[2]),
	.B(irq_status_Z[2]),
	.C(N_1977),
	.D(N_1973),
	.Y(N_413)
);
defparam \RDATA_5_i_i_0[2] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1_0_0[1]  (
	.A(irq_mask_Z[1]),
	.B(irq_status_Z[1]),
	.C(N_1977),
	.D(N_1973),
	.Y(RDATA_5[1])
);
defparam \RDATA_5_1_0_0[1] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1_0_0[0]  (
	.A(irq_mask_Z[0]),
	.B(irq_status_Z[0]),
	.C(N_1977),
	.D(N_1973),
	.Y(RDATA_5[0])
);
defparam \RDATA_5_1_0_0[0] .INIT=16'hECA0;
// @11:1826
  CFG4 app_irq_0_0 (
	.A(app_irq_0_0_1_Z),
	.B(app_irq_0_0_0_Z),
	.C(N_3284),
	.D(N_3283),
	.Y(H3_APP_IRQ)
);
defparam app_irq_0_0.INIT=16'hFFFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_interrupt_module_0s_8s_32s_0_8_1 */

module miv_ihc_interrupt_module_0s_8s_32s_0_8_0 (
  H4_IRQ_MODULE_RDATA,
  APB3_0_PWDATA,
  N_871,
  N_1930,
  H4_APP_IRQ,
  H0_TO_H1_WR_EN40,
  WR_EN,
  H4_MON_IRQ,
  b_ack_ie_1,
  b_mp_ack_1,
  b_mp_2,
  b_mp_ie_2,
  b_mp_1,
  b_mp_ie_1,
  b_ack_ie_0,
  b_mp_ack_0,
  b_mp_ie_0,
  b_mp_0,
  N_2166_i,
  b_mp_ie,
  b_mp,
  b_ack_ie,
  b_mp_ack,
  N_2187_i,
  N_2186_i,
  N_338_i,
  N_2190_i,
  N_2189_i,
  N_1_i,
  CLK,
  dff_arst
)
;
output [11:0] H4_IRQ_MODULE_RDATA ;
input [11:0] APB3_0_PWDATA ;
input N_871 ;
input N_1930 ;
output H4_APP_IRQ ;
input H0_TO_H1_WR_EN40 ;
input WR_EN ;
output H4_MON_IRQ ;
input b_ack_ie_1 ;
input b_mp_ack_1 ;
input b_mp_2 ;
input b_mp_ie_2 ;
input b_mp_1 ;
input b_mp_ie_1 ;
input b_ack_ie_0 ;
input b_mp_ack_0 ;
input b_mp_ie_0 ;
input b_mp_0 ;
input N_2166_i ;
input b_mp_ie ;
input b_mp ;
input b_ack_ie ;
input b_mp_ack ;
input N_2187_i ;
input N_2186_i ;
input N_338_i ;
input N_2190_i ;
input N_2189_i ;
input N_1_i ;
input CLK ;
input dff_arst ;
wire N_871 ;
wire N_1930 ;
wire H4_APP_IRQ ;
wire H0_TO_H1_WR_EN40 ;
wire WR_EN ;
wire H4_MON_IRQ ;
wire b_ack_ie_1 ;
wire b_mp_ack_1 ;
wire b_mp_2 ;
wire b_mp_ie_2 ;
wire b_mp_1 ;
wire b_mp_ie_1 ;
wire b_ack_ie_0 ;
wire b_mp_ack_0 ;
wire b_mp_ie_0 ;
wire b_mp_0 ;
wire N_2166_i ;
wire b_mp_ie ;
wire b_mp ;
wire b_ack_ie ;
wire b_mp_ack ;
wire N_2187_i ;
wire N_2186_i ;
wire N_338_i ;
wire N_2190_i ;
wire N_2189_i ;
wire N_1_i ;
wire CLK ;
wire dff_arst ;
wire [11:0] irq_mask_Z;
wire [7:0] irq_status_Z;
wire [11:0] RDATA_5;
wire VCC ;
wire N_2154_i ;
wire GND ;
wire N_2327_1 ;
wire N_2324_1 ;
wire N_1608_1 ;
wire N_2747_i ;
wire N_2748_i ;
wire N_2749_i ;
wire RDATA12 ;
wire N_2692 ;
wire N_1316 ;
wire N_2325 ;
wire N_2323 ;
wire un4_wr_en_irq_mask_i ;
wire N_2693 ;
wire N_2150 ;
wire app_irq_0_1_Z ;
wire app_irq_0_3_Z ;
// @11:1829
  SLE \irq_mask[11]  (
	.Q(irq_mask_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[11]),
	.EN(N_2154_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @11:1829
  SLE \irq_mask[10]  (
	.Q(irq_mask_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[10]),
	.EN(N_2154_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @11:1829
  SLE \irq_mask[9]  (
	.Q(irq_mask_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[9]),
	.EN(N_2154_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @11:1829
  SLE \irq_mask[8]  (
	.Q(irq_mask_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[8]),
	.EN(N_2154_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @11:1829
  SLE \irq_mask[7]  (
	.Q(irq_mask_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[7]),
	.EN(N_2154_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @11:1829
  SLE \irq_mask[6]  (
	.Q(irq_mask_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[6]),
	.EN(N_2154_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @11:1829
  SLE \irq_mask[5]  (
	.Q(irq_mask_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[5]),
	.EN(N_2154_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @11:1829
  SLE \irq_mask[4]  (
	.Q(irq_mask_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[4]),
	.EN(N_2154_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @11:1829
  SLE \irq_mask[3]  (
	.Q(irq_mask_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[3]),
	.EN(N_2154_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @11:1829
  SLE \irq_mask[2]  (
	.Q(irq_mask_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[2]),
	.EN(N_2154_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @11:1829
  SLE \irq_mask[1]  (
	.Q(irq_mask_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[1]),
	.EN(N_2154_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @11:1829
  SLE \irq_mask[0]  (
	.Q(irq_mask_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(APB3_0_PWDATA[0]),
	.EN(N_2154_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @11:1845
  SLE \irq_status[5]  (
	.Q(irq_status_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2327_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[4]  (
	.Q(irq_status_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2324_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[3]  (
	.Q(irq_status_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2189_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[2]  (
	.Q(irq_status_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2190_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[1]  (
	.Q(irq_status_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_338_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[0]  (
	.Q(irq_status_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1608_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[11]  (
	.Q(H4_IRQ_MODULE_RDATA[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[10]  (
	.Q(H4_IRQ_MODULE_RDATA[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[9]  (
	.Q(H4_IRQ_MODULE_RDATA[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[8]  (
	.Q(H4_IRQ_MODULE_RDATA[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[7]  (
	.Q(H4_IRQ_MODULE_RDATA[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[6]  (
	.Q(H4_IRQ_MODULE_RDATA[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2747_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[5]  (
	.Q(H4_IRQ_MODULE_RDATA[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[4]  (
	.Q(H4_IRQ_MODULE_RDATA[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[3]  (
	.Q(H4_IRQ_MODULE_RDATA[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2748_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[2]  (
	.Q(H4_IRQ_MODULE_RDATA[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2749_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[1]  (
	.Q(H4_IRQ_MODULE_RDATA[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1857
  SLE \RDATA_1[0]  (
	.Q(H4_IRQ_MODULE_RDATA[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(RDATA_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[7]  (
	.Q(irq_status_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2186_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1845
  SLE \irq_status[6]  (
	.Q(irq_status_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_2187_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:1826
  CFG2 app_irq_0_a2_3_1 (
	.A(b_mp_ack),
	.B(b_ack_ie),
	.Y(N_2327_1)
);
defparam app_irq_0_a2_3_1.INIT=4'h8;
// @11:1826
  CFG2 app_irq_0_a2_0_1 (
	.A(b_mp),
	.B(b_mp_ie),
	.Y(N_2324_1)
);
defparam app_irq_0_a2_0_1.INIT=4'h8;
// @11:1859
  CFG2 \RDATA_5_1_a2_1[7]  (
	.A(RDATA12),
	.B(N_2166_i),
	.Y(N_2692)
);
defparam \RDATA_5_1_a2_1[7] .INIT=4'h8;
// @11:1818
  CFG2 \ch_irq_0_a2_1[0]  (
	.A(b_mp_0),
	.B(b_mp_ie_0),
	.Y(N_1608_1)
);
defparam \ch_irq_0_a2_1[0] .INIT=4'h8;
// @11:1826
  CFG3 app_irq_0_a2_4 (
	.A(irq_mask_Z[3]),
	.B(b_mp_ack_0),
	.C(b_ack_ie_0),
	.Y(N_1316)
);
defparam app_irq_0_a2_4.INIT=8'h80;
// @11:1826
  CFG3 app_irq_0_a2_1 (
	.A(irq_mask_Z[6]),
	.B(b_mp_ie_1),
	.C(b_mp_1),
	.Y(N_2325)
);
defparam app_irq_0_a2_1.INIT=8'h80;
// @11:1826
  CFG3 app_irq_0_a2 (
	.A(irq_mask_Z[2]),
	.B(b_mp_ie_2),
	.C(b_mp_2),
	.Y(N_2323)
);
defparam app_irq_0_a2.INIT=8'h80;
// @11:1859
  CFG3 \RDATA_5_1_a2_2[7]  (
	.A(N_2166_i),
	.B(RDATA12),
	.C(un4_wr_en_irq_mask_i),
	.Y(N_2693)
);
defparam \RDATA_5_1_a2_2[7] .INIT=8'h20;
// @11:1859
  CFG3 RDATA_5_sn_N_4_mux_i_i (
	.A(N_2166_i),
	.B(RDATA12),
	.C(un4_wr_en_irq_mask_i),
	.Y(N_2150)
);
defparam RDATA_5_sn_N_4_mux_i_i.INIT=8'h57;
// @11:1867
  CFG3 \RDATA_1_RNO[8]  (
	.A(N_2166_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[8]),
	.Y(RDATA_5[8])
);
defparam \RDATA_1_RNO[8] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[9]  (
	.A(N_2166_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[9]),
	.Y(RDATA_5[9])
);
defparam \RDATA_1_RNO[9] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[10]  (
	.A(N_2166_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[10]),
	.Y(RDATA_5[10])
);
defparam \RDATA_1_RNO[10] .INIT=8'h80;
// @11:1867
  CFG3 \RDATA_1_RNO[11]  (
	.A(N_2166_i),
	.B(un4_wr_en_irq_mask_i),
	.C(irq_mask_Z[11]),
	.Y(RDATA_5[11])
);
defparam \RDATA_1_RNO[11] .INIT=8'h80;
// @11:1826
  CFG4 app_irq_0_1 (
	.A(irq_mask_Z[7]),
	.B(b_mp_ack_1),
	.C(b_ack_ie_1),
	.D(N_2325),
	.Y(app_irq_0_1_Z)
);
defparam app_irq_0_1.INIT=16'hFF80;
// @11:1818
  CFG4 \ch_irq_0[0]  (
	.A(irq_mask_Z[1]),
	.B(irq_mask_Z[0]),
	.C(N_1608_1),
	.D(N_338_i),
	.Y(H4_MON_IRQ)
);
defparam \ch_irq_0[0] .INIT=16'hEAC0;
// @11:1829
  CFG3 un4_wr_en_irq_mask_0_0_0_0_RNI7UJF (
	.A(WR_EN),
	.B(H0_TO_H1_WR_EN40),
	.C(un4_wr_en_irq_mask_i),
	.Y(N_2154_i)
);
defparam un4_wr_en_irq_mask_0_0_0_0_RNI7UJF.INIT=8'h20;
// @11:1826
  CFG4 app_irq_0_3 (
	.A(irq_mask_Z[4]),
	.B(app_irq_0_1_Z),
	.C(N_2324_1),
	.D(N_2323),
	.Y(app_irq_0_3_Z)
);
defparam app_irq_0_3.INIT=16'hFFEC;
// @11:1859
  CFG4 \RDATA_5_1[7]  (
	.A(irq_mask_Z[7]),
	.B(irq_status_Z[7]),
	.C(N_2693),
	.D(N_2692),
	.Y(RDATA_5[7])
);
defparam \RDATA_5_1[7] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[5]  (
	.A(irq_mask_Z[5]),
	.B(irq_status_Z[5]),
	.C(N_2693),
	.D(N_2692),
	.Y(RDATA_5[5])
);
defparam \RDATA_5_1[5] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[4]  (
	.A(irq_mask_Z[4]),
	.B(irq_status_Z[4]),
	.C(N_2693),
	.D(N_2692),
	.Y(RDATA_5[4])
);
defparam \RDATA_5_1[4] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[1]  (
	.A(irq_mask_Z[1]),
	.B(irq_status_Z[1]),
	.C(N_2693),
	.D(N_2692),
	.Y(RDATA_5[1])
);
defparam \RDATA_5_1[1] .INIT=16'hECA0;
// @11:1859
  CFG4 \RDATA_5_1[0]  (
	.A(irq_mask_Z[0]),
	.B(irq_status_Z[0]),
	.C(N_2693),
	.D(N_2692),
	.Y(RDATA_5[0])
);
defparam \RDATA_5_1[0] .INIT=16'hECA0;
// @11:1857
  CFG4 \RDATA_1_RNO[6]  (
	.A(irq_status_Z[6]),
	.B(irq_mask_Z[6]),
	.C(RDATA12),
	.D(N_2150),
	.Y(N_2747_i)
);
defparam \RDATA_1_RNO[6] .INIT=16'h00AC;
// @11:1857
  CFG4 \RDATA_1_RNO[3]  (
	.A(irq_status_Z[3]),
	.B(irq_mask_Z[3]),
	.C(RDATA12),
	.D(N_2150),
	.Y(N_2748_i)
);
defparam \RDATA_1_RNO[3] .INIT=16'h00AC;
// @11:1857
  CFG4 \RDATA_1_RNO[2]  (
	.A(irq_status_Z[2]),
	.B(irq_mask_Z[2]),
	.C(RDATA12),
	.D(N_2150),
	.Y(N_2749_i)
);
defparam \RDATA_1_RNO[2] .INIT=16'h00AC;
// @11:1826
  CFG4 app_irq_0 (
	.A(irq_mask_Z[5]),
	.B(app_irq_0_3_Z),
	.C(N_2327_1),
	.D(N_1316),
	.Y(H4_APP_IRQ)
);
defparam app_irq_0.INIT=16'hFFEC;
// @11:1867
  CFG2 RDATA12_0_a2_0_a2_0_a3 (
	.A(N_1930),
	.B(H0_TO_H1_WR_EN40),
	.Y(RDATA12)
);
defparam RDATA12_0_a2_0_a2_0_a3.INIT=4'h2;
// @11:1828
  CFG2 un4_wr_en_irq_mask_0_0_0_0 (
	.A(N_871),
	.B(H0_TO_H1_WR_EN40),
	.Y(un4_wr_en_irq_mask_i)
);
defparam un4_wr_en_irq_mask_0_0_0_0.INIT=4'hD;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_ihc_interrupt_module_0s_8s_32s_0_8_0 */

module miv_ihc_core_Z4 (
  CLK,
  RESETN,
  APB3_0_PENABLE,
  APB3_0_PSEL,
  APB3_0_PADDR,
  APB3_0_PWRITE,
  APB3_0_PWDATA,
  APB3_0_PRDATA,
  APB3_0_PREADY,
  APB3_0_PSLVERR,
  APP_IRQ,
  MON_IRQ,
  dff_arst
)
;
input CLK ;
input RESETN ;
input APB3_0_PENABLE ;
input APB3_0_PSEL ;
input [31:0] APB3_0_PADDR ;
input APB3_0_PWRITE ;
input [31:0] APB3_0_PWDATA ;
output [31:0] APB3_0_PRDATA ;
output APB3_0_PREADY ;
output APB3_0_PSLVERR ;
output [5:0] APP_IRQ ;
output [5:0] MON_IRQ ;
input dff_arst ;
wire CLK ;
wire RESETN ;
wire APB3_0_PENABLE ;
wire APB3_0_PSEL ;
wire APB3_0_PWRITE ;
wire APB3_0_PREADY ;
wire APB3_0_PSLVERR ;
wire dff_arst ;
wire [11:0] H0_IRQ_MODULE_RDATA;
wire [11:0] H1_IRQ_MODULE_RDATA;
wire [11:0] H2_IRQ_MODULE_RDATA;
wire [11:0] H3_IRQ_MODULE_RDATA;
wire [11:0] H4_IRQ_MODULE_RDATA;
wire [31:0] COMMON_MB_RAM_DOUT;
wire [1:1] MP_ACK_H1_H3;
wire [0:0] MP_ACK_H3_H4;
wire [6:0] COMMON_MB_ADDR_OUT;
wire [31:0] RDATA;
wire [2:2] RDATA_i_0_i;
wire [0:0] MP_IRQ_1_i_i_a3;
wire [2:2] H3_TO_H2_RDATA;
wire [2:0] H4_TO_H0_RDATA;
wire [0:0] H4_TO_H1_RDATA;
wire [3:3] H1_TO_H3_RDATA;
wire [3:3] H2_TO_H3_RDATA;
wire [3:3] H1_TO_H0_RDATA;
wire [3:3] H2_TO_H0_RDATA;
wire [0:0] H3_TO_H1_RDATA_1;
wire [2:2] H4_TO_H2_RDATA_1;
wire [2:2] H4_TO_H2_RDATA_2;
wire [0:0] H3_TO_H2_RDATA_2;
wire [2:2] H4_TO_H1_RDATA_1;
wire [2:2] H4_TO_H1_RDATA_2;
wire [2:2] un1_ADDR_IN_1_0_i_i_RNIU0L85_Y;
wire WR_EN ;
wire RD_EN ;
wire GND ;
wire gen_intr_module_h3_h3_irq_module_un4_wr_en_irq_mask_i ;
wire gen_intr_module_h3_h3_irq_module_RDATA12 ;
wire gen_intr_module_h1_h1_irq_module_un4_wr_en_irq_mask_i ;
wire gen_intr_module_h1_h1_irq_module_RDATA12 ;
wire gen_intr_module_h0_h0_irq_module_un4_wr_en_irq_mask_i ;
wire gen_intr_module_h0_h0_irq_module_RDATA12 ;
wire addr_mux_0_H0_TO_H1_WR_EN21 ;
wire addr_mux_0_H0_TO_H1_WR_EN22 ;
wire addr_mux_0_H0_TO_H1_WR_EN23 ;
wire addr_mux_0_H0_TO_H1_WR_EN24 ;
wire H0_TO_H1_WR_EN40 ;
wire addr_mux_0_H0_TO_H1_WR_EN26 ;
wire addr_mux_0_H0_TO_H1_WR_EN27 ;
wire addr_mux_0_H0_TO_H1_WR_EN28 ;
wire addr_mux_0_H0_TO_H1_WR_EN29 ;
wire addr_mux_0_RDATA5 ;
wire addr_mux_0_H0_TO_H1_WR_EN6 ;
wire addr_mux_0_H0_TO_H1_WR_EN7 ;
wire addr_mux_0_H0_TO_H1_WR_EN8 ;
wire addr_mux_0_H0_TO_H1_WR_EN9 ;
wire H0_TO_H1_WR_EN37 ;
wire addr_mux_0_H0_TO_H1_WR_EN11 ;
wire addr_mux_0_H0_TO_H1_WR_EN12 ;
wire addr_mux_0_H0_TO_H1_WR_EN13 ;
wire addr_mux_0_H0_TO_H1_WR_EN14 ;
wire H0_TO_H1_WR_EN38 ;
wire addr_mux_0_H0_TO_H1_WR_EN16 ;
wire addr_mux_0_H0_TO_H1_WR_EN17 ;
wire addr_mux_0_H0_TO_H1_WR_EN18 ;
wire addr_mux_0_H0_TO_H1_WR_EN19 ;
wire H0_TO_H1_WR_EN39 ;
wire H0_TO_H1_WR_EN36 ;
wire gen_h3_h4_CH_H3_H4_a_mp_ie ;
wire gen_h3_h4_CH_H3_H4_a_mp ;
wire gen_h3_h4_CH_H3_H4_b_mp_ie ;
wire gen_h3_h4_CH_H3_H4_b_mp ;
wire gen_h3_h4_CH_H3_H4_a_mp_ack ;
wire gen_h3_h4_CH_H3_H4_a_ack_ie ;
wire gen_h3_h4_CH_H3_H4_b_mp_ack ;
wire gen_h3_h4_CH_H3_H4_b_ack_ie ;
wire gen_h3_h4_CH_H3_H4_ctrl_a_wr_en ;
wire gen_h3_h4_CH_H3_H4_RDATA_CH_B_2_sqmuxa ;
wire gen_h3_h4_CH_H3_H4_RDATA_CH_B_3_sqmuxa ;
wire gen_h3_h4_CH_H3_H4_RDATA_CH_A_2_sqmuxa ;
wire gen_h3_h4_CH_H3_H4_RDATA_CH_A_3_sqmuxa ;
wire gen_h3_h4_CH_H3_H4_RDATA_CH_A_1_sqmuxa ;
wire gen_h3_h4_CH_H3_H4_RDATA_CH_B_1_sqmuxa ;
wire gen_h2_h4_CH_H2_H4_a_mp_ie ;
wire gen_h2_h4_CH_H2_H4_a_mp ;
wire gen_h2_h4_CH_H2_H4_b_mp_ie ;
wire gen_h2_h4_CH_H2_H4_b_mp ;
wire gen_h2_h4_CH_H2_H4_a_mp_ack ;
wire gen_h2_h4_CH_H2_H4_a_ack_ie ;
wire gen_h2_h4_CH_H2_H4_b_mp_ack ;
wire gen_h2_h4_CH_H2_H4_b_ack_ie ;
wire gen_h2_h4_CH_H2_H4_RDATA_CH_B_3_sqmuxa ;
wire gen_h2_h4_CH_H2_H4_RDATA_CH_A_2_sqmuxa ;
wire gen_h2_h4_CH_H2_H4_RDATA_CH_A_3_sqmuxa ;
wire gen_h2_h4_CH_H2_H4_RDATA_CH_A_1_sqmuxa ;
wire gen_h2_h4_CH_H2_H4_RDATA_CH_B_1_sqmuxa ;
wire gen_h2_h3_CH_H2_H3_a_mp_ie ;
wire gen_h2_h3_CH_H2_H3_a_mp ;
wire gen_h2_h3_CH_H2_H3_b_mp_ie ;
wire gen_h2_h3_CH_H2_H3_b_mp ;
wire gen_h2_h3_CH_H2_H3_a_mp_ack ;
wire gen_h2_h3_CH_H2_H3_a_ack_ie ;
wire gen_h2_h3_CH_H2_H3_b_mp_ack ;
wire gen_h2_h3_CH_H2_H3_b_ack_ie ;
wire gen_h2_h3_CH_H2_H3_RDATA_CH_B_2_sqmuxa ;
wire gen_h2_h3_CH_H2_H3_RDATA_CH_B_3_sqmuxa ;
wire gen_h2_h3_CH_H2_H3_RDATA_CH_A_2_sqmuxa ;
wire gen_h2_h3_CH_H2_H3_RDATA_CH_A_3_sqmuxa ;
wire gen_h2_h3_CH_H2_H3_RDATA_CH_A_1_sqmuxa ;
wire gen_h2_h3_CH_H2_H3_RDATA_CH_B_1_sqmuxa ;
wire gen_h1_h4_CH_H1_H4_a_mp_ie ;
wire gen_h1_h4_CH_H1_H4_a_mp ;
wire gen_h1_h4_CH_H1_H4_b_mp_ie ;
wire gen_h1_h4_CH_H1_H4_b_mp ;
wire gen_h1_h4_CH_H1_H4_a_mp_ack ;
wire gen_h1_h4_CH_H1_H4_a_ack_ie ;
wire gen_h1_h4_CH_H1_H4_b_mp_ack ;
wire gen_h1_h4_CH_H1_H4_b_ack_ie ;
wire gen_h1_h4_CH_H1_H4_RDATA_CH_B_2_sqmuxa ;
wire gen_h1_h4_CH_H1_H4_RDATA_CH_B_3_sqmuxa ;
wire gen_h1_h4_CH_H1_H4_RDATA_CH_A_2_sqmuxa ;
wire gen_h1_h4_CH_H1_H4_RDATA_CH_A_3_sqmuxa ;
wire gen_h1_h4_CH_H1_H4_RDATA_CH_A_1_sqmuxa ;
wire gen_h1_h4_CH_H1_H4_RDATA_CH_B_1_sqmuxa ;
wire gen_h1_h3_CH_H1_H3_a_mp_ie ;
wire gen_h1_h3_CH_H1_H3_a_mp ;
wire gen_h1_h3_CH_H1_H3_b_mp_ie ;
wire gen_h1_h3_CH_H1_H3_b_mp ;
wire gen_h1_h3_CH_H1_H3_a_mp_ack ;
wire gen_h1_h3_CH_H1_H3_a_ack_ie ;
wire gen_h1_h3_CH_H1_H3_b_mp_ack ;
wire gen_h1_h3_CH_H1_H3_b_ack_ie ;
wire gen_h1_h3_CH_H1_H3_RDATA_CH_B_2_sqmuxa ;
wire gen_h1_h3_CH_H1_H3_RDATA_CH_B_3_sqmuxa ;
wire gen_h1_h3_CH_H1_H3_RDATA_CH_A_2_sqmuxa ;
wire gen_h1_h3_CH_H1_H3_RDATA_CH_A_3_sqmuxa ;
wire gen_h1_h3_CH_H1_H3_RDATA_CH_A_1_sqmuxa ;
wire gen_h1_h3_CH_H1_H3_RDATA_CH_B_1_sqmuxa ;
wire gen_h1_h2_CH_H1_H2_a_mp_ie ;
wire gen_h1_h2_CH_H1_H2_a_mp ;
wire gen_h1_h2_CH_H1_H2_b_mp_ie ;
wire gen_h1_h2_CH_H1_H2_b_mp ;
wire gen_h1_h2_CH_H1_H2_a_mp_ack ;
wire gen_h1_h2_CH_H1_H2_a_ack_ie ;
wire gen_h1_h2_CH_H1_H2_b_mp_ack ;
wire gen_h1_h2_CH_H1_H2_b_ack_ie ;
wire gen_h1_h2_CH_H1_H2_RDATA_CH_B_2_sqmuxa ;
wire gen_h1_h2_CH_H1_H2_RDATA_CH_B_3_sqmuxa ;
wire gen_h1_h2_CH_H1_H2_RDATA_CH_A_2_sqmuxa ;
wire gen_h1_h2_CH_H1_H2_RDATA_CH_A_3_sqmuxa ;
wire gen_h1_h2_CH_H1_H2_RDATA_CH_A_1_sqmuxa ;
wire gen_h1_h2_CH_H1_H2_RDATA_CH_B_1_sqmuxa ;
wire gen_h0_h4_CH_H0_H4_a_mp_ie ;
wire gen_h0_h4_CH_H0_H4_a_mp ;
wire gen_h0_h4_CH_H0_H4_b_mp_ie ;
wire gen_h0_h4_CH_H0_H4_b_mp ;
wire gen_h0_h4_CH_H0_H4_a_mp_ack ;
wire gen_h0_h4_CH_H0_H4_a_ack_ie ;
wire gen_h0_h4_CH_H0_H4_b_mp_ack ;
wire gen_h0_h4_CH_H0_H4_b_ack_ie ;
wire gen_h0_h4_CH_H0_H4_RDATA_CH_B_3_sqmuxa ;
wire gen_h0_h4_CH_H0_H4_RDATA_CH_A_2_sqmuxa ;
wire gen_h0_h4_CH_H0_H4_RDATA_CH_A_3_sqmuxa ;
wire gen_h0_h4_CH_H0_H4_RDATA_CH_A_1_sqmuxa ;
wire gen_h0_h4_CH_H0_H4_RDATA_CH_B_1_sqmuxa ;
wire gen_h0_h3_CH_H0_H3_a_mp_ie ;
wire gen_h0_h3_CH_H0_H3_a_mp ;
wire gen_h0_h3_CH_H0_H3_b_mp_ie ;
wire gen_h0_h3_CH_H0_H3_b_mp ;
wire gen_h0_h3_CH_H0_H3_a_mp_ack ;
wire gen_h0_h3_CH_H0_H3_a_ack_ie ;
wire gen_h0_h3_CH_H0_H3_b_mp_ack ;
wire gen_h0_h3_CH_H0_H3_b_ack_ie ;
wire gen_h0_h3_CH_H0_H3_MB_RD_EN ;
wire gen_h0_h3_CH_H0_H3_RDATA_CH_B_2_sqmuxa ;
wire gen_h0_h3_CH_H0_H3_RDATA_CH_B_3_sqmuxa ;
wire gen_h0_h3_CH_H0_H3_RDATA_CH_A_2_sqmuxa ;
wire gen_h0_h3_CH_H0_H3_RDATA_CH_A_3_sqmuxa ;
wire gen_h0_h3_CH_H0_H3_RDATA_CH_A_1_sqmuxa ;
wire gen_h0_h3_CH_H0_H3_RDATA_CH_B_1_sqmuxa ;
wire gen_h0_h2_CH_H0_H2_a_mp_ie ;
wire gen_h0_h2_CH_H0_H2_a_mp ;
wire gen_h0_h2_CH_H0_H2_b_mp_ie ;
wire gen_h0_h2_CH_H0_H2_b_mp ;
wire gen_h0_h2_CH_H0_H2_a_mp_ack ;
wire gen_h0_h2_CH_H0_H2_a_ack_ie ;
wire gen_h0_h2_CH_H0_H2_b_mp_ack ;
wire gen_h0_h2_CH_H0_H2_b_ack_ie ;
wire gen_h0_h2_CH_H0_H2_RDATA_CH_B_2_sqmuxa ;
wire gen_h0_h2_CH_H0_H2_RDATA_CH_B_3_sqmuxa ;
wire gen_h0_h2_CH_H0_H2_RDATA_CH_A_2_sqmuxa ;
wire gen_h0_h2_CH_H0_H2_RDATA_CH_A_3_sqmuxa ;
wire gen_h0_h2_CH_H0_H2_RDATA_CH_A_0_sqmuxa ;
wire gen_h0_h2_CH_H0_H2_RDATA_CH_A_1_sqmuxa ;
wire gen_h0_h2_CH_H0_H2_RDATA_CH_B_1_sqmuxa ;
wire gen_h0_h1_CH_H0_H1_a_mp_ie ;
wire gen_h0_h1_CH_H0_H1_a_mp ;
wire gen_h0_h1_CH_H0_H1_b_mp_ie ;
wire gen_h0_h1_CH_H0_H1_b_mp ;
wire gen_h0_h1_CH_H0_H1_a_mp_ack ;
wire gen_h0_h1_CH_H0_H1_a_ack_ie ;
wire gen_h0_h1_CH_H0_H1_b_mp_ack ;
wire gen_h0_h1_CH_H0_H1_b_ack_ie ;
wire gen_h0_h1_CH_H0_H1_RDATA_CH_B_2_sqmuxa ;
wire gen_h0_h1_CH_H0_H1_RDATA_CH_B_3_sqmuxa ;
wire gen_h0_h1_CH_H0_H1_RDATA_CH_A_2_sqmuxa ;
wire gen_h0_h1_CH_H0_H1_RDATA_CH_A_3_sqmuxa ;
wire gen_h0_h1_CH_H0_H1_RDATA_CH_A_1_sqmuxa ;
wire gen_h0_h1_CH_H0_H1_RDATA_CH_B_1_sqmuxa ;
wire N_338_i ;
wire N_2192_i ;
wire N_2198_i ;
wire N_2200_i ;
wire N_611_i ;
wire N_2868_i ;
wire gen_h0_h3_CH_H0_H3_RDATA_CH_A_0_sqmuxa ;
wire gen_h1_h2_CH_H1_H2_RDATA_CH_A_0_sqmuxa ;
wire N_1507 ;
wire N_1554 ;
wire N_1943 ;
wire N_1945 ;
wire N_872 ;
wire N_3219 ;
wire N_1936 ;
wire N_885 ;
wire gen_h1_h3_CH_H1_H3_RDATA_CH_B_sn_N_2 ;
wire N_3200 ;
wire N_1257 ;
wire N_3194 ;
wire N_863 ;
wire N_861 ;
wire N_3193 ;
wire N_2138 ;
wire N_867 ;
wire N_871 ;
wire N_3231 ;
wire N_3202 ;
wire N_135 ;
wire N_975 ;
wire N_3227 ;
wire N_85 ;
wire N_3226 ;
wire N_3201 ;
wire N_3179 ;
wire N_1102 ;
wire N_926 ;
wire N_973 ;
wire N_1938 ;
wire N_1979 ;
wire N_1130 ;
wire N_2286 ;
wire N_3196 ;
wire N_1930 ;
wire N_469 ;
wire N_880 ;
wire N_785_2 ;
wire N_3373 ;
wire N_2016 ;
wire N_896 ;
wire N_1083 ;
wire N_993 ;
wire N_214 ;
wire N_683 ;
wire gen_h1_h4_CH_H1_H4_m16_0_a2_0_a3_0 ;
wire N_1108_i ;
wire N_2189_i ;
wire N_2186_i ;
wire N_2187_i ;
wire N_2190_i ;
wire N_745_i ;
wire N_743_i ;
wire N_597_i ;
wire N_2207_i ;
wire N_675_i ;
wire N_2203_i ;
wire N_2205_i ;
wire N_2201_i ;
wire N_2197_i ;
wire N_2193_i ;
wire N_605_i ;
wire N_613_i ;
wire N_2165_i ;
wire N_2164_i ;
wire N_2167_i ;
wire N_2166_i ;
wire N_2869_i ;
wire N_2048_i ;
wire N_2887_i ;
wire N_2052_i ;
wire N_2051_i ;
wire N_67_mux_i ;
wire N_66_mux_i ;
wire N_608_i ;
wire N_610_i ;
wire N_2870_i ;
wire N_721_i ;
wire N_719_i ;
wire N_205_i ;
wire N_203_i ;
wire N_604_i ;
wire N_606_i ;
wire N_1767_i ;
wire N_15_i ;
wire N_575_i ;
wire N_573_i ;
wire N_50_i ;
wire N_1596_i ;
wire N_685_i ;
wire N_2895_i ;
wire N_510_i ;
wire N_514_i ;
wire N_1462_i ;
wire N_2873_i ;
wire N_689_i ;
wire N_2896_i ;
wire N_727_i ;
wire N_58_i ;
wire N_695_i ;
wire N_693_i ;
wire N_528_i ;
wire N_530_i ;
wire N_231_i ;
wire N_2875_i ;
wire N_699_i ;
wire N_2897_i ;
wire N_717_i ;
wire N_715_i ;
wire N_749_i ;
wire N_733_i ;
wire N_731_i ;
wire N_523_i ;
wire N_168_i ;
wire N_705_i ;
wire N_703_i ;
wire N_691_i ;
wire N_53_i ;
wire N_517_i ;
wire N_520_i ;
wire N_4_i ;
wire N_5_i ;
wire N_1_i ;
wire N_3_i ;
wire N_2_i ;
wire N_3834 ;
wire N_3835 ;
wire N_3836 ;
wire N_3837 ;
wire N_3838 ;
wire N_3839 ;
wire N_3840 ;
wire N_3841 ;
wire N_3842 ;
wire N_3843 ;
wire N_3844 ;
wire N_3845 ;
wire N_3846 ;
wire N_3847 ;
wire VCC ;
// @11:4066
  miv_ihc_apb_target_0s_32s_32s apb_target_0 (
	.RDATA({RDATA[31:3], N_3834, RDATA[1:0]}),
	.APB3_0_PRDATA(APB3_0_PRDATA[31:0]),
	.RDATA_i_0_i_0(RDATA_i_0_i[2]),
	.APB3_0_PSEL(APB3_0_PSEL),
	.APB3_0_PWRITE(APB3_0_PWRITE),
	.RD_EN(RD_EN),
	.WR_EN(WR_EN),
	.APB3_0_PREADY(APB3_0_PREADY),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:4093
  miv_ihc_address_controller_Z2 addr_mux_0 (
	.RDATA({RDATA[31:3], N_3835, RDATA[1:0]}),
	.RDATA_i_0_i_0(RDATA_i_0_i[2]),
	.COMMON_MB_RAM_DOUT(COMMON_MB_RAM_DOUT[31:0]),
	.H3_TO_H2_RDATA_0(H3_TO_H2_RDATA[2]),
	.H4_TO_H2_RDATA_2_0(H4_TO_H2_RDATA_2[2]),
	.H4_TO_H2_RDATA_1_0(H4_TO_H2_RDATA_1[2]),
	.H4_TO_H0_RDATA_0(H4_TO_H0_RDATA[0]),
	.H4_TO_H0_RDATA_2(H4_TO_H0_RDATA[2]),
	.H4_TO_H1_RDATA_1_0(H4_TO_H1_RDATA_1[2]),
	.H4_TO_H1_RDATA_2_0(H4_TO_H1_RDATA_2[2]),
	.H3_IRQ_MODULE_RDATA(H3_IRQ_MODULE_RDATA[11:0]),
	.H4_IRQ_MODULE_RDATA(H4_IRQ_MODULE_RDATA[11:0]),
	.H4_TO_H1_RDATA_0(H4_TO_H1_RDATA[0]),
	.H0_IRQ_MODULE_RDATA(H0_IRQ_MODULE_RDATA[11:0]),
	.H1_IRQ_MODULE_RDATA(H1_IRQ_MODULE_RDATA[11:0]),
	.H2_IRQ_MODULE_RDATA(H2_IRQ_MODULE_RDATA[11:0]),
	.APB3_0_PWDATA_0(APB3_0_PWDATA[2]),
	.APB3_0_PWDATA_3(APB3_0_PWDATA[5]),
	.APB3_0_PADDR_i(APB3_0_PADDR[19:8]),
	.H3_TO_H1_RDATA_1_0(H3_TO_H1_RDATA_1[0]),
	.H3_TO_H2_RDATA_2_0(H3_TO_H2_RDATA_2[0]),
	.H2_TO_H0_RDATA_0(H2_TO_H0_RDATA[3]),
	.H1_TO_H0_RDATA_0(H1_TO_H0_RDATA[3]),
	.H2_TO_H3_RDATA_0(H2_TO_H3_RDATA[3]),
	.H1_TO_H3_RDATA_0(H1_TO_H3_RDATA[3]),
	.b_ack_ie_8(gen_h1_h4_CH_H1_H4_b_ack_ie),
	.a_ack_ie_8(gen_h1_h3_CH_H1_H3_a_ack_ie),
	.a_ack_ie_7(gen_h1_h2_CH_H1_H2_a_ack_ie),
	.b_mp_ack_8(gen_h0_h1_CH_H0_H1_b_mp_ack),
	.a_ack_ie_6(gen_h0_h2_CH_H0_H2_a_ack_ie),
	.a_mp_ack_8(gen_h0_h1_CH_H0_H1_a_mp_ack),
	.a_ack_ie_5(gen_h0_h3_CH_H0_H3_a_ack_ie),
	.b_ack_ie_7(gen_h1_h3_CH_H1_H3_b_ack_ie),
	.b_ack_ie_6(gen_h2_h3_CH_H2_H3_b_ack_ie),
	.a_mp_ack_7(gen_h1_h3_CH_H1_H3_a_mp_ack),
	.b_mp_ack_7(gen_h1_h2_CH_H1_H2_b_mp_ack),
	.a_mp_8(gen_h0_h1_CH_H0_H1_a_mp),
	.a_mp_ack_6(gen_h2_h3_CH_H2_H3_a_mp_ack),
	.a_mp_ack_5(gen_h0_h2_CH_H0_H2_a_mp_ack),
	.a_mp_7(gen_h1_h3_CH_H1_H3_a_mp),
	.b_mp_ack_6(gen_h1_h4_CH_H1_H4_b_mp_ack),
	.b_mp_ack_5(gen_h2_h4_CH_H2_H4_b_mp_ack),
	.a_mp_ack_4(gen_h1_h2_CH_H1_H2_a_mp_ack),
	.b_mp_8(gen_h1_h4_CH_H1_H4_b_mp),
	.b_mp_7(gen_h2_h3_CH_H2_H3_b_mp),
	.a_mp_ack_3(gen_h1_h4_CH_H1_H4_a_mp_ack),
	.b_mp_ack_4(gen_h0_h3_CH_H0_H3_b_mp_ack),
	.a_mp_6(gen_h1_h4_CH_H1_H4_a_mp),
	.a_mp_5(gen_h0_h4_CH_H0_H4_a_mp),
	.a_mp_4(gen_h2_h3_CH_H2_H3_a_mp),
	.a_mp_3(gen_h1_h2_CH_H1_H2_a_mp),
	.a_ack_ie_4(gen_h2_h4_CH_H2_H4_a_ack_ie),
	.a_ack_ie_3(gen_h0_h4_CH_H0_H4_a_ack_ie),
	.RDATA_CH_A_2_sqmuxa_8(gen_h2_h3_CH_H2_H3_RDATA_CH_A_2_sqmuxa),
	.b_mp_6(gen_h0_h2_CH_H0_H2_b_mp),
	.b_mp_5(gen_h1_h2_CH_H1_H2_b_mp),
	.b_mp_ack_3(gen_h0_h2_CH_H0_H2_b_mp_ack),
	.RDATA_CH_A_2_sqmuxa_7(gen_h0_h2_CH_H0_H2_RDATA_CH_A_2_sqmuxa),
	.b_mp_4(gen_h2_h4_CH_H2_H4_b_mp),
	.RDATA_CH_A_2_sqmuxa_6(gen_h1_h2_CH_H1_H2_RDATA_CH_A_2_sqmuxa),
	.a_ack_ie_2(gen_h0_h1_CH_H0_H1_a_ack_ie),
	.b_ack_ie_5(gen_h0_h1_CH_H0_H1_b_ack_ie),
	.b_mp_3(gen_h0_h3_CH_H0_H3_b_mp),
	.RDATA_CH_A_2_sqmuxa_5(gen_h1_h3_CH_H1_H3_RDATA_CH_A_2_sqmuxa),
	.RDATA_CH_B_2_sqmuxa_6(gen_h0_h1_CH_H0_H1_RDATA_CH_B_2_sqmuxa),
	.a_mp_ack_2(gen_h0_h3_CH_H0_H3_a_mp_ack),
	.b_mp_ack_2(gen_h3_h4_CH_H3_H4_b_mp_ack),
	.b_mp_ack_1(gen_h1_h3_CH_H1_H3_b_mp_ack),
	.b_mp_2(gen_h1_h3_CH_H1_H3_b_mp),
	.a_mp_2(gen_h3_h4_CH_H3_H4_a_mp),
	.b_ack_ie_4(gen_h0_h3_CH_H0_H3_b_ack_ie),
	.a_ack_ie_1(gen_h3_h4_CH_H3_H4_a_ack_ie),
	.b_mp_1(gen_h3_h4_CH_H3_H4_b_mp),
	.a_mp_1(gen_h2_h4_CH_H2_H4_a_mp),
	.H0_TO_H1_WR_EN14_1z(addr_mux_0_H0_TO_H1_WR_EN14),
	.b_mp_ie_4(gen_h0_h2_CH_H0_H2_b_mp_ie),
	.a_mp_ie_8(gen_h1_h3_CH_H1_H3_a_mp_ie),
	.a_mp_ie_7(gen_h0_h1_CH_H0_H1_a_mp_ie),
	.N_2286(N_2286),
	.N_683(N_683),
	.N_469(N_469),
	.N_214(N_214),
	.RDATA_CH_B_3_sqmuxa_8(gen_h2_h4_CH_H2_H4_RDATA_CH_B_3_sqmuxa),
	.H0_TO_H1_WR_EN18_1z(addr_mux_0_H0_TO_H1_WR_EN18),
	.RDATA_CH_A_2_sqmuxa_4(gen_h0_h1_CH_H0_H1_RDATA_CH_A_2_sqmuxa),
	.a_mp_ie_6(gen_h0_h3_CH_H0_H3_a_mp_ie),
	.b_mp_ie_3(gen_h1_h2_CH_H1_H2_b_mp_ie),
	.RDATA_CH_B_1_sqmuxa_8(gen_h1_h2_CH_H1_H2_RDATA_CH_B_1_sqmuxa),
	.RDATA_CH_B_3_sqmuxa_7(gen_h1_h2_CH_H1_H2_RDATA_CH_B_3_sqmuxa),
	.a_mp_ie_5(gen_h1_h2_CH_H1_H2_a_mp_ie),
	.RDATA_CH_A_1_sqmuxa_8(gen_h1_h2_CH_H1_H2_RDATA_CH_A_1_sqmuxa),
	.RDATA_CH_A_3_sqmuxa_8(gen_h1_h2_CH_H1_H2_RDATA_CH_A_3_sqmuxa),
	.a_mp_ie_4(gen_h2_h3_CH_H2_H3_a_mp_ie),
	.RDATA_CH_A_3_sqmuxa_7(gen_h2_h3_CH_H2_H3_RDATA_CH_A_3_sqmuxa),
	.a_mp_ie_3(gen_h0_h4_CH_H0_H4_a_mp_ie),
	.b_mp_ie_2(gen_h0_h1_CH_H0_H1_b_mp_ie),
	.b_ack_ie_3(gen_h0_h4_CH_H0_H4_b_ack_ie),
	.b_mp_0(gen_h0_h4_CH_H0_H4_b_mp),
	.b_mp_ie_1(gen_h3_h4_CH_H3_H4_b_mp_ie),
	.RDATA_CH_A_2_sqmuxa_3(gen_h3_h4_CH_H3_H4_RDATA_CH_A_2_sqmuxa),
	.RDATA_CH_A_3_sqmuxa_6(gen_h3_h4_CH_H3_H4_RDATA_CH_A_3_sqmuxa),
	.RDATA_CH_B_3_sqmuxa_6(gen_h0_h4_CH_H0_H4_RDATA_CH_B_3_sqmuxa),
	.RDATA_CH_B_3_sqmuxa_5(gen_h0_h1_CH_H0_H1_RDATA_CH_B_3_sqmuxa),
	.RDATA_CH_A_1_sqmuxa_7(gen_h0_h1_CH_H0_H1_RDATA_CH_A_1_sqmuxa),
	.RDATA_CH_A_3_sqmuxa_5(gen_h0_h1_CH_H0_H1_RDATA_CH_A_3_sqmuxa),
	.RDATA_CH_A_2_sqmuxa_2(gen_h2_h4_CH_H2_H4_RDATA_CH_A_2_sqmuxa),
	.RDATA_CH_B_2_sqmuxa_5(gen_h0_h3_CH_H0_H3_RDATA_CH_B_2_sqmuxa),
	.RDATA_CH_A_3_sqmuxa_4(gen_h2_h4_CH_H2_H4_RDATA_CH_A_3_sqmuxa),
	.b_mp_ack_0(gen_h0_h4_CH_H0_H4_b_mp_ack),
	.b_mp_ack(gen_h2_h3_CH_H2_H3_b_mp_ack),
	.RDATA_CH_B_1_sqmuxa_7(gen_h2_h3_CH_H2_H3_RDATA_CH_B_1_sqmuxa),
	.N_53_i(N_53_i),
	.N_691_i(N_691_i),
	.H0_TO_H1_WR_EN11_1z(addr_mux_0_H0_TO_H1_WR_EN11),
	.N_703_i(N_703_i),
	.N_705_i(N_705_i),
	.H0_TO_H1_WR_EN6_1z(addr_mux_0_H0_TO_H1_WR_EN6),
	.N_731_i(N_731_i),
	.N_733_i(N_733_i),
	.H0_TO_H1_WR_EN16_1z(addr_mux_0_H0_TO_H1_WR_EN16),
	.N_749_i(N_749_i),
	.H0_TO_H1_WR_EN7_1z(addr_mux_0_H0_TO_H1_WR_EN7),
	.N_715_i(N_715_i),
	.N_717_i(N_717_i),
	.N_2897_i(N_2897_i),
	.N_699_i(N_699_i),
	.H0_TO_H1_WR_EN8_1z(addr_mux_0_H0_TO_H1_WR_EN8),
	.N_693_i(N_693_i),
	.N_695_i(N_695_i),
	.H0_TO_H1_WR_EN9_1z(addr_mux_0_H0_TO_H1_WR_EN9),
	.N_727_i(N_727_i),
	.H0_TO_H1_WR_EN17_1z(addr_mux_0_H0_TO_H1_WR_EN17),
	.N_2896_i(N_2896_i),
	.N_689_i(N_689_i),
	.H0_TO_H1_WR_EN12_1z(addr_mux_0_H0_TO_H1_WR_EN12),
	.N_2895_i(N_2895_i),
	.N_685_i(N_685_i),
	.H0_TO_H1_WR_EN13_1z(addr_mux_0_H0_TO_H1_WR_EN13),
	.N_203_i(N_203_i),
	.N_205_i(N_205_i),
	.N_719_i(N_719_i),
	.N_721_i(N_721_i),
	.H0_TO_H1_WR_EN19_1z(addr_mux_0_H0_TO_H1_WR_EN19),
	.N_2051_i(N_2051_i),
	.N_2052_i(N_2052_i),
	.RDATA5(addr_mux_0_RDATA5),
	.RDATA_CH_B_2_sqmuxa_4(gen_h1_h2_CH_H1_H2_RDATA_CH_B_2_sqmuxa),
	.N_610_i(N_610_i),
	.N_1507(N_1507),
	.RDATA_CH_A_1_sqmuxa_6(gen_h1_h3_CH_H1_H3_RDATA_CH_A_1_sqmuxa),
	.RDATA_CH_A_1_sqmuxa_5(gen_h2_h3_CH_H2_H3_RDATA_CH_A_1_sqmuxa),
	.b_mp_ie_0(gen_h0_h3_CH_H0_H3_b_mp_ie),
	.RDATA_CH_A_3_sqmuxa_3(gen_h0_h3_CH_H0_H3_RDATA_CH_A_3_sqmuxa),
	.RDATA_CH_A_1_sqmuxa_4(gen_h0_h3_CH_H0_H3_RDATA_CH_A_1_sqmuxa),
	.RDATA_CH_B_2_sqmuxa_3(gen_h0_h2_CH_H0_H2_RDATA_CH_B_2_sqmuxa),
	.RDATA_CH_B_3_sqmuxa_4(gen_h0_h2_CH_H0_H2_RDATA_CH_B_3_sqmuxa),
	.RDATA_CH_B_1_sqmuxa_6(gen_h0_h2_CH_H0_H2_RDATA_CH_B_1_sqmuxa),
	.RDATA_CH_B_3_sqmuxa_3(gen_h1_h4_CH_H1_H4_RDATA_CH_B_3_sqmuxa),
	.RDATA_CH_B_1_sqmuxa_5(gen_h1_h4_CH_H1_H4_RDATA_CH_B_1_sqmuxa),
	.N_520_i(N_520_i),
	.RDATA_CH_B_2_sqmuxa_2(gen_h1_h4_CH_H1_H4_RDATA_CH_B_2_sqmuxa),
	.RDATA_CH_A_2_sqmuxa_1(gen_h1_h4_CH_H1_H4_RDATA_CH_A_2_sqmuxa),
	.RDATA_CH_A_3_sqmuxa_2(gen_h1_h4_CH_H1_H4_RDATA_CH_A_3_sqmuxa),
	.RDATA_CH_B_1_sqmuxa_4(gen_h0_h1_CH_H0_H1_RDATA_CH_B_1_sqmuxa),
	.N_528_i(N_528_i),
	.N_3196(N_3196),
	.N_50_i(N_50_i),
	.N_575_i(N_575_i),
	.H0_TO_H1_WR_EN26_1z(addr_mux_0_H0_TO_H1_WR_EN26),
	.H0_TO_H1_WR_EN27_1z(addr_mux_0_H0_TO_H1_WR_EN27),
	.RDATA_CH_A_2_sqmuxa_0(gen_h0_h4_CH_H0_H4_RDATA_CH_A_2_sqmuxa),
	.RDATA_CH_A_3_sqmuxa_1(gen_h0_h4_CH_H0_H4_RDATA_CH_A_3_sqmuxa),
	.H0_TO_H1_WR_EN21_1z(addr_mux_0_H0_TO_H1_WR_EN21),
	.RDATA_CH_B_1_sqmuxa_3(gen_h0_h3_CH_H0_H3_RDATA_CH_B_1_sqmuxa),
	.RDATA_CH_A_1_sqmuxa_3(gen_h3_h4_CH_H3_H4_RDATA_CH_A_1_sqmuxa),
	.H0_TO_H1_WR_EN23_1z(addr_mux_0_H0_TO_H1_WR_EN23),
	.H0_TO_H1_WR_EN28_1z(addr_mux_0_H0_TO_H1_WR_EN28),
	.a_mp_ie_2(gen_h3_h4_CH_H3_H4_a_mp_ie),
	.H0_TO_H1_WR_EN24_1z(addr_mux_0_H0_TO_H1_WR_EN24),
	.RDATA_CH_B_2_sqmuxa_1(gen_h3_h4_CH_H3_H4_RDATA_CH_B_2_sqmuxa),
	.N_530_i(N_530_i),
	.RDATA_CH_A_1_sqmuxa_2(gen_h0_h4_CH_H0_H4_RDATA_CH_A_1_sqmuxa),
	.RDATA_CH_B_2_sqmuxa_0(gen_h1_h3_CH_H1_H3_RDATA_CH_B_2_sqmuxa),
	.RDATA_CH_B_2_sqmuxa(gen_h2_h3_CH_H2_H3_RDATA_CH_B_2_sqmuxa),
	.N_885(N_885),
	.N_517_i(N_517_i),
	.N_523_i(N_523_i),
	.N_573_i(N_573_i),
	.N_514_i(N_514_i),
	.RDATA_CH_A_0_sqmuxa_1(gen_h1_h2_CH_H1_H2_RDATA_CH_A_0_sqmuxa),
	.RDATA_CH_B_3_sqmuxa_2(gen_h0_h3_CH_H0_H3_RDATA_CH_B_3_sqmuxa),
	.a_mp_ack_1(gen_h3_h4_CH_H3_H4_a_mp_ack),
	.a_mp_ack_0(gen_h2_h4_CH_H2_H4_a_mp_ack),
	.a_mp_ack(gen_h0_h4_CH_H0_H4_a_mp_ack),
	.RDATA_CH_B_1_sqmuxa_2(gen_h0_h4_CH_H0_H4_RDATA_CH_B_1_sqmuxa),
	.a_mp_ie_1(gen_h2_h4_CH_H2_H4_a_mp_ie),
	.a_mp_ie_0(gen_h1_h4_CH_H1_H4_a_mp_ie),
	.RDATA_CH_A_1_sqmuxa_1(gen_h1_h4_CH_H1_H4_RDATA_CH_A_1_sqmuxa),
	.N_606_i(N_606_i),
	.N_1596_i(N_1596_i),
	.RDATA_CH_A_1_sqmuxa_0(gen_h2_h4_CH_H2_H4_RDATA_CH_A_1_sqmuxa),
	.N_1130(N_1130),
	.RDATA_CH_B_3_sqmuxa_1(gen_h2_h3_CH_H2_H3_RDATA_CH_B_3_sqmuxa),
	.a_ack_ie_0(gen_h1_h4_CH_H1_H4_a_ack_ie),
	.b_ack_ie_2(gen_h3_h4_CH_H3_H4_b_ack_ie),
	.b_ack_ie_1(gen_h2_h4_CH_H2_H4_b_ack_ie),
	.N_1554(N_1554),
	.b_ack_ie_0(gen_h1_h2_CH_H1_H2_b_ack_ie),
	.a_ack_ie(gen_h2_h3_CH_H2_H3_a_ack_ie),
	.b_ack_ie(gen_h0_h2_CH_H0_H2_b_ack_ie),
	.a_mp_0(gen_h0_h2_CH_H0_H2_a_mp),
	.a_mp(gen_h0_h3_CH_H0_H3_a_mp),
	.b_mp(gen_h0_h1_CH_H0_H1_b_mp),
	.RDATA_CH_B_sn_N_2(gen_h1_h3_CH_H1_H3_RDATA_CH_B_sn_N_2),
	.H0_TO_H1_WR_EN22_1z(addr_mux_0_H0_TO_H1_WR_EN22),
	.RDATA_CH_B_1_sqmuxa_1(gen_h3_h4_CH_H3_H4_RDATA_CH_B_1_sqmuxa),
	.RDATA_CH_B_3_sqmuxa_0(gen_h3_h4_CH_H3_H4_RDATA_CH_B_3_sqmuxa),
	.H0_TO_H1_WR_EN29_1z(addr_mux_0_H0_TO_H1_WR_EN29),
	.N_608_i(N_608_i),
	.RDATA_CH_A_2_sqmuxa(gen_h0_h3_CH_H0_H3_RDATA_CH_A_2_sqmuxa),
	.RDATA_CH_A_0_sqmuxa_0(gen_h0_h3_CH_H0_H3_RDATA_CH_A_0_sqmuxa),
	.RDATA_CH_A_0_sqmuxa(gen_h0_h2_CH_H0_H2_RDATA_CH_A_0_sqmuxa),
	.a_mp_ie(gen_h0_h2_CH_H0_H2_a_mp_ie),
	.RDATA_CH_A_1_sqmuxa(gen_h0_h2_CH_H0_H2_RDATA_CH_A_1_sqmuxa),
	.RDATA_CH_A_3_sqmuxa_0(gen_h0_h2_CH_H0_H2_RDATA_CH_A_3_sqmuxa),
	.N_510_i(N_510_i),
	.b_mp_ie(gen_h1_h3_CH_H1_H3_b_mp_ie),
	.RDATA_CH_B_1_sqmuxa_0(gen_h1_h3_CH_H1_H3_RDATA_CH_B_1_sqmuxa),
	.RDATA_CH_B_3_sqmuxa(gen_h1_h3_CH_H1_H3_RDATA_CH_B_3_sqmuxa),
	.N_604_i(N_604_i),
	.RDATA_CH_B_1_sqmuxa(gen_h2_h4_CH_H2_H4_RDATA_CH_B_1_sqmuxa),
	.RDATA_CH_A_3_sqmuxa(gen_h1_h3_CH_H1_H3_RDATA_CH_A_3_sqmuxa),
	.N_2_i(N_2_i),
	.H0_TO_H1_WR_EN39_1z(H0_TO_H1_WR_EN39),
	.N_3_i(N_3_i),
	.H0_TO_H1_WR_EN38_1z(H0_TO_H1_WR_EN38),
	.N_1_i(N_1_i),
	.H0_TO_H1_WR_EN40_1z(H0_TO_H1_WR_EN40),
	.N_5_i(N_5_i),
	.H0_TO_H1_WR_EN36_1z(H0_TO_H1_WR_EN36),
	.N_4_i(N_4_i),
	.H0_TO_H1_WR_EN37_1z(H0_TO_H1_WR_EN37)
);
// @11:4330
  miv_ihc_channel_Z5 \gen_h0_h1.CH_H0_H1  (
	.APB3_0_PWDATA({APB3_0_PWDATA[4:3], N_3836, APB3_0_PWDATA[1:0]}),
	.H1_TO_H0_RDATA_0(H1_TO_H0_RDATA[3]),
	.COMMON_MB_RAM_DOUT_0(COMMON_MB_RAM_DOUT[3]),
	.APB3_0_PADDR_5(APB3_0_PADDR[7]),
	.APB3_0_PADDR_0(APB3_0_PADDR[2]),
	.N_3227(N_3227),
	.N_1945(N_1945),
	.N_1943(N_1943),
	.N_872(N_872),
	.RDATA_CH_A_1_sqmuxa(gen_h0_h1_CH_H0_H1_RDATA_CH_A_1_sqmuxa),
	.N_871(N_871),
	.RDATA_CH_B_2_sqmuxa(gen_h0_h1_CH_H0_H1_RDATA_CH_B_2_sqmuxa),
	.RDATA_CH_A_3_sqmuxa(gen_h0_h1_CH_H0_H1_RDATA_CH_A_3_sqmuxa),
	.RDATA_CH_A_2_sqmuxa(gen_h0_h1_CH_H0_H1_RDATA_CH_A_2_sqmuxa),
	.N_1938(N_1938),
	.RDATA_CH_B_3_sqmuxa(gen_h0_h1_CH_H0_H1_RDATA_CH_B_3_sqmuxa),
	.N_1930(N_1930),
	.N_3179(N_3179),
	.N_3226(N_3226),
	.RDATA_CH_B_1_sqmuxa(gen_h0_h1_CH_H0_H1_RDATA_CH_B_1_sqmuxa),
	.N_520_i(N_520_i),
	.N_517_i(N_517_i),
	.N_58_i_1z(N_58_i),
	.H0_TO_H1_WR_EN9(addr_mux_0_H0_TO_H1_WR_EN9),
	.N_2166_i_1z(N_2166_i),
	.H0_TO_H1_WR_EN40(H0_TO_H1_WR_EN40),
	.N_2167_i_1z(N_2167_i),
	.H0_TO_H1_WR_EN39(H0_TO_H1_WR_EN39),
	.N_2164_i_1z(N_2164_i),
	.H0_TO_H1_WR_EN38(H0_TO_H1_WR_EN38),
	.N_2165_i_1z(N_2165_i),
	.H0_TO_H1_WR_EN37(H0_TO_H1_WR_EN37),
	.N_613_i(N_613_i),
	.N_1257(N_1257),
	.N_3561_i(APB3_0_PADDR[4]),
	.N_2207_i(N_2207_i),
	.N_597_i(N_597_i),
	.N_1108_i_1z(N_1108_i),
	.H0_TO_H1_WR_EN13(addr_mux_0_H0_TO_H1_WR_EN13),
	.N_611_i(N_611_i),
	.N_2868_i(N_2868_i),
	.RD_EN(RD_EN),
	.H0_TO_H1_WR_EN22(addr_mux_0_H0_TO_H1_WR_EN22),
	.N_3201(N_3201),
	.H0_TO_H1_WR_EN6(addr_mux_0_H0_TO_H1_WR_EN6),
	.H0_TO_H1_WR_EN11(addr_mux_0_H0_TO_H1_WR_EN11),
	.b_mp_ack_1z(gen_h0_h1_CH_H0_H1_b_mp_ack),
	.b_mp_1z(gen_h0_h1_CH_H0_H1_b_mp),
	.a_mp_ack_1z(gen_h0_h1_CH_H0_H1_a_mp_ack),
	.a_mp_1z(gen_h0_h1_CH_H0_H1_a_mp),
	.N_53_i(N_53_i),
	.b_ack_ie_1z(gen_h0_h1_CH_H0_H1_b_ack_ie),
	.N_691_i(N_691_i),
	.b_mp_ie_1z(gen_h0_h1_CH_H0_H1_b_mp_ie),
	.N_703_i(N_703_i),
	.a_ack_ie_1z(gen_h0_h1_CH_H0_H1_a_ack_ie),
	.N_705_i(N_705_i),
	.a_mp_ie_1z(gen_h0_h1_CH_H0_H1_a_mp_ie),
	.N_168_i(N_168_i),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:4380
  miv_ihc_channel_Z6 \gen_h0_h2.CH_H0_H2  (
	.APB3_0_PWDATA({APB3_0_PWDATA[5:3], N_3837, APB3_0_PWDATA[1:0]}),
	.H2_TO_H0_RDATA_0(H2_TO_H0_RDATA[3]),
	.COMMON_MB_RAM_DOUT_0(COMMON_MB_RAM_DOUT[3]),
	.APB3_0_PADDR({APB3_0_PADDR[7:5], N_3838, APB3_0_PADDR[3:0]}),
	.N_1943(N_1943),
	.N_1945(N_1945),
	.N_872(N_872),
	.N_871(N_871),
	.un4_wr_en_irq_mask_i(gen_intr_module_h0_h0_irq_module_un4_wr_en_irq_mask_i),
	.N_896(N_896),
	.N_2138(N_2138),
	.RDATA_CH_B_3_sqmuxa(gen_h0_h2_CH_H0_H2_RDATA_CH_B_3_sqmuxa),
	.N_1930(N_1930),
	.RDATA_CH_B_2_sqmuxa(gen_h0_h2_CH_H0_H2_RDATA_CH_B_2_sqmuxa),
	.N_1938(N_1938),
	.N_975(N_975),
	.N_785_2(N_785_2),
	.N_3202(N_3202),
	.WR_EN(WR_EN),
	.RDATA12(gen_intr_module_h0_h0_irq_module_RDATA12),
	.H0_TO_H1_WR_EN36(H0_TO_H1_WR_EN36),
	.N_867(N_867),
	.RDATA_CH_B_1_sqmuxa(gen_h0_h2_CH_H0_H2_RDATA_CH_B_1_sqmuxa),
	.N_3231(N_3231),
	.N_3193(N_3193),
	.N_861(N_861),
	.N_3200(N_3200),
	.N_168_i_1z(N_168_i),
	.H0_TO_H1_WR_EN6(addr_mux_0_H0_TO_H1_WR_EN6),
	.N_523_i(N_523_i),
	.RD_EN(RD_EN),
	.H0_TO_H1_WR_EN16(addr_mux_0_H0_TO_H1_WR_EN16),
	.RDATA_CH_A_0_sqmuxa_1z(gen_h0_h2_CH_H0_H2_RDATA_CH_A_0_sqmuxa),
	.N_2200_i(N_2200_i),
	.N_926(N_926),
	.N_863(N_863),
	.RDATA_CH_A_2_sqmuxa_1z(gen_h0_h2_CH_H0_H2_RDATA_CH_A_2_sqmuxa),
	.N_3561_i(APB3_0_PADDR[4]),
	.RDATA_CH_A_3_sqmuxa_1z(gen_h0_h2_CH_H0_H2_RDATA_CH_A_3_sqmuxa),
	.RDATA_CH_A_1_sqmuxa_1z(gen_h0_h2_CH_H0_H2_RDATA_CH_A_1_sqmuxa),
	.H0_TO_H1_WR_EN7(addr_mux_0_H0_TO_H1_WR_EN7),
	.N_3194(N_3194),
	.b_mp_ack_1z(gen_h0_h2_CH_H0_H2_b_mp_ack),
	.b_mp_1z(gen_h0_h2_CH_H0_H2_b_mp),
	.a_mp_ack_1z(gen_h0_h2_CH_H0_H2_a_mp_ack),
	.a_mp_1z(gen_h0_h2_CH_H0_H2_a_mp),
	.N_731_i(N_731_i),
	.b_ack_ie_1z(gen_h0_h2_CH_H0_H2_b_ack_ie),
	.N_733_i(N_733_i),
	.b_mp_ie_1z(gen_h0_h2_CH_H0_H2_b_mp_ie),
	.a_ack_ie_1z(gen_h0_h2_CH_H0_H2_a_ack_ie),
	.N_749_i(N_749_i),
	.a_mp_ie_1z(gen_h0_h2_CH_H0_H2_a_mp_ie),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:4430
  miv_ihc_channel_Z7 \gen_h0_h3.CH_H0_H3  (
	.APB3_0_PWDATA({APB3_0_PWDATA[4:3], N_3839, APB3_0_PWDATA[1:0]}),
	.APB3_0_PADDR({APB3_0_PADDR[7:5], N_3840, APB3_0_PADDR[3:0]}),
	.RDATA_CH_A_1_sqmuxa(gen_h0_h3_CH_H0_H3_RDATA_CH_A_1_sqmuxa),
	.RDATA_CH_B_2_sqmuxa(gen_h0_h3_CH_H0_H3_RDATA_CH_B_2_sqmuxa),
	.RDATA_CH_B_3_sqmuxa(gen_h0_h3_CH_H0_H3_RDATA_CH_B_3_sqmuxa),
	.N_3561_i(APB3_0_PADDR[4]),
	.WR_EN(WR_EN),
	.RDATA_CH_A_2_sqmuxa(gen_h0_h3_CH_H0_H3_RDATA_CH_A_2_sqmuxa),
	.N_1938(N_1938),
	.RDATA_CH_A_3_sqmuxa(gen_h0_h3_CH_H0_H3_RDATA_CH_A_3_sqmuxa),
	.N_1257(N_1257),
	.H0_TO_H1_WR_EN8(addr_mux_0_H0_TO_H1_WR_EN8),
	.N_3194(N_3194),
	.N_605_i(N_605_i),
	.N_1507(N_1507),
	.RDATA_CH_A_0_sqmuxa(gen_h0_h3_CH_H0_H3_RDATA_CH_A_0_sqmuxa),
	.N_2192_i(N_2192_i),
	.RDATA_CH_B_1_sqmuxa(gen_h0_h3_CH_H0_H3_RDATA_CH_B_1_sqmuxa),
	.N_871(N_871),
	.H0_TO_H1_WR_EN21(addr_mux_0_H0_TO_H1_WR_EN21),
	.b_mp_ack_1z(gen_h0_h3_CH_H0_H3_b_mp_ack),
	.b_mp_1z(gen_h0_h3_CH_H0_H3_b_mp),
	.a_mp_ack_1z(gen_h0_h3_CH_H0_H3_a_mp_ack),
	.a_mp_1z(gen_h0_h3_CH_H0_H3_a_mp),
	.N_715_i(N_715_i),
	.b_ack_ie_1z(gen_h0_h3_CH_H0_H3_b_ack_ie),
	.N_717_i(N_717_i),
	.b_mp_ie_1z(gen_h0_h3_CH_H0_H3_b_mp_ie),
	.N_2897_i(N_2897_i),
	.a_ack_ie_1z(gen_h0_h3_CH_H0_H3_a_ack_ie),
	.N_699_i(N_699_i),
	.a_mp_ie_1z(gen_h0_h3_CH_H0_H3_a_mp_ie),
	.N_2875_i(N_2875_i),
	.N_231_i(N_231_i),
	.MB_RD_EN(gen_h0_h3_CH_H0_H3_MB_RD_EN),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:4480
  miv_ihc_channel_Z8 \gen_h0_h4.CH_H0_H4  (
	.APB3_0_PADDR_5(APB3_0_PADDR[7]),
	.APB3_0_PADDR_3(APB3_0_PADDR[5]),
	.APB3_0_PADDR_0(APB3_0_PADDR[2]),
	.APB3_0_PADDR_1(APB3_0_PADDR[3]),
	.APB3_0_PWDATA(APB3_0_PWDATA[5:0]),
	.H4_TO_H0_RDATA_2(H4_TO_H0_RDATA[2]),
	.H4_TO_H0_RDATA_0(H4_TO_H0_RDATA[0]),
	.COMMON_MB_RAM_DOUT_2(COMMON_MB_RAM_DOUT[2]),
	.COMMON_MB_RAM_DOUT_0(COMMON_MB_RAM_DOUT[0]),
	.MP_IRQ_1_i_i_a3_0(MP_IRQ_1_i_i_a3[0]),
	.N_1945(N_1945),
	.N_872(N_872),
	.N_3227(N_3227),
	.RDATA_CH_A_1_sqmuxa(gen_h0_h4_CH_H0_H4_RDATA_CH_A_1_sqmuxa),
	.N_871(N_871),
	.RDATA_CH_A_3_sqmuxa(gen_h0_h4_CH_H0_H4_RDATA_CH_A_3_sqmuxa),
	.RDATA_CH_A_2_sqmuxa(gen_h0_h4_CH_H0_H4_RDATA_CH_A_2_sqmuxa),
	.N_1930(N_1930),
	.N_1938(N_1938),
	.N_867(N_867),
	.N_3226(N_3226),
	.N_993(N_993),
	.N_231_i_1z(N_231_i),
	.H0_TO_H1_WR_EN21(addr_mux_0_H0_TO_H1_WR_EN21),
	.N_530_i(N_530_i),
	.N_1936(N_1936),
	.H0_TO_H1_WR_EN9(addr_mux_0_H0_TO_H1_WR_EN9),
	.N_880(N_880),
	.N_338_i(N_338_i),
	.H0_TO_H1_WR_EN26(addr_mux_0_H0_TO_H1_WR_EN26),
	.RDATA_CH_B_3_sqmuxa(gen_h0_h4_CH_H0_H4_RDATA_CH_B_3_sqmuxa),
	.N_528_i(N_528_i),
	.RDATA_CH_B_1_sqmuxa(gen_h0_h4_CH_H0_H4_RDATA_CH_B_1_sqmuxa),
	.WR_EN(WR_EN),
	.RD_EN(RD_EN),
	.b_mp_ack_1z(gen_h0_h4_CH_H0_H4_b_mp_ack),
	.b_mp_1z(gen_h0_h4_CH_H0_H4_b_mp),
	.a_mp_ack_1z(gen_h0_h4_CH_H0_H4_a_mp_ack),
	.a_mp_1z(gen_h0_h4_CH_H0_H4_a_mp),
	.b_ack_ie_1z(gen_h0_h4_CH_H0_H4_b_ack_ie),
	.b_mp_ie_1z(gen_h0_h4_CH_H0_H4_b_mp_ie),
	.N_693_i(N_693_i),
	.a_ack_ie_1z(gen_h0_h4_CH_H0_H4_a_ack_ie),
	.N_695_i(N_695_i),
	.a_mp_ie_1z(gen_h0_h4_CH_H0_H4_a_mp_ie),
	.N_58_i(N_58_i),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:4580
  miv_ihc_channel_Z9 \gen_h1_h2.CH_H1_H2  (
	.APB3_0_PWDATA(APB3_0_PWDATA[3:0]),
	.APB3_0_PADDR({APB3_0_PADDR[7:5], N_3841, APB3_0_PADDR[3]}),
	.N_1945(N_1945),
	.N_872(N_872),
	.RDATA_CH_A_1_sqmuxa(gen_h1_h2_CH_H1_H2_RDATA_CH_A_1_sqmuxa),
	.N_871(N_871),
	.RDATA_CH_B_1_sqmuxa(gen_h1_h2_CH_H1_H2_RDATA_CH_B_1_sqmuxa),
	.N_1257(N_1257),
	.RDATA_CH_A_2_sqmuxa(gen_h1_h2_CH_H1_H2_RDATA_CH_A_2_sqmuxa),
	.RDATA_CH_A_3_sqmuxa(gen_h1_h2_CH_H1_H2_RDATA_CH_A_3_sqmuxa),
	.RDATA_CH_B_3_sqmuxa(gen_h1_h2_CH_H1_H2_RDATA_CH_B_3_sqmuxa),
	.N_1930(N_1930),
	.RDATA_CH_B_2_sqmuxa(gen_h1_h2_CH_H1_H2_RDATA_CH_B_2_sqmuxa),
	.N_1938(N_1938),
	.RD_EN(RD_EN),
	.N_3200(N_3200),
	.N_993(N_993),
	.N_3561_i(APB3_0_PADDR[4]),
	.N_863(N_863),
	.N_2197_i(N_2197_i),
	.N_2205_i(N_2205_i),
	.N_2198_i(N_2198_i),
	.N_1554(N_1554),
	.RDATA_CH_A_0_sqmuxa(gen_h1_h2_CH_H1_H2_RDATA_CH_A_0_sqmuxa),
	.H0_TO_H1_WR_EN12(addr_mux_0_H0_TO_H1_WR_EN12),
	.H0_TO_H1_WR_EN17(addr_mux_0_H0_TO_H1_WR_EN17),
	.N_1943(N_1943),
	.b_mp_ack_1z(gen_h1_h2_CH_H1_H2_b_mp_ack),
	.b_mp_1z(gen_h1_h2_CH_H1_H2_b_mp),
	.a_mp_ack_1z(gen_h1_h2_CH_H1_H2_a_mp_ack),
	.a_mp_1z(gen_h1_h2_CH_H1_H2_a_mp),
	.N_727_i(N_727_i),
	.b_ack_ie_1z(gen_h1_h2_CH_H1_H2_b_ack_ie),
	.b_mp_ie_1z(gen_h1_h2_CH_H1_H2_b_mp_ie),
	.N_2896_i(N_2896_i),
	.a_ack_ie_1z(gen_h1_h2_CH_H1_H2_a_ack_ie),
	.N_689_i(N_689_i),
	.a_mp_ie_1z(gen_h1_h2_CH_H1_H2_a_mp_ie),
	.N_2873_i(N_2873_i),
	.N_1462_i(N_1462_i),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:4630
  miv_ihc_channel_Z10 \gen_h1_h3.CH_H1_H3  (
	.APB3_0_PADDR({APB3_0_PADDR[7:5], N_3842, APB3_0_PADDR[3:0]}),
	.H1_TO_H3_RDATA_0(H1_TO_H3_RDATA[3]),
	.COMMON_MB_RAM_DOUT_0(COMMON_MB_RAM_DOUT[0]),
	.COMMON_MB_RAM_DOUT_3(COMMON_MB_RAM_DOUT[3]),
	.H3_TO_H1_RDATA_1_0(H3_TO_H1_RDATA_1[0]),
	.APB3_0_PWDATA(APB3_0_PWDATA[5:0]),
	.MP_ACK_H1_H3_0(MP_ACK_H1_H3[1]),
	.N_1102(N_1102),
	.N_1979(N_1979),
	.N_872(N_872),
	.RDATA_CH_A_2_sqmuxa(gen_h1_h3_CH_H1_H3_RDATA_CH_A_2_sqmuxa),
	.N_1938(N_1938),
	.RDATA_CH_A_3_sqmuxa(gen_h1_h3_CH_H1_H3_RDATA_CH_A_3_sqmuxa),
	.RDATA_CH_B_3_sqmuxa(gen_h1_h3_CH_H1_H3_RDATA_CH_B_3_sqmuxa),
	.RDATA_CH_B_2_sqmuxa(gen_h1_h3_CH_H1_H3_RDATA_CH_B_2_sqmuxa),
	.N_973(N_973),
	.N_1930(N_1930),
	.N_867(N_867),
	.N_3561_i(APB3_0_PADDR[4]),
	.N_3194(N_3194),
	.N_3231(N_3231),
	.RDATA_CH_A_1_sqmuxa(gen_h1_h3_CH_H1_H3_RDATA_CH_A_1_sqmuxa),
	.N_2873_i_1z(N_2873_i),
	.H0_TO_H1_WR_EN12(addr_mux_0_H0_TO_H1_WR_EN12),
	.N_1462_i_1z(N_1462_i),
	.H0_TO_H1_WR_EN17(addr_mux_0_H0_TO_H1_WR_EN17),
	.N_514_i(N_514_i),
	.H0_TO_H1_WR_EN13(addr_mux_0_H0_TO_H1_WR_EN13),
	.N_2203_i(N_2203_i),
	.N_745_i(N_745_i),
	.N_3193(N_3193),
	.N_861(N_861),
	.N_3202(N_3202),
	.RDATA_CH_B_sn_N_2(gen_h1_h3_CH_H1_H3_RDATA_CH_B_sn_N_2),
	.N_510_i(N_510_i),
	.m16_0_a2_0_a3_0(gen_h1_h4_CH_H1_H4_m16_0_a2_0_a3_0),
	.N_3200(N_3200),
	.N_135(N_135),
	.N_975(N_975),
	.RD_EN(RD_EN),
	.RDATA_CH_B_1_sqmuxa(gen_h1_h3_CH_H1_H3_RDATA_CH_B_1_sqmuxa),
	.N_871(N_871),
	.H0_TO_H1_WR_EN22(addr_mux_0_H0_TO_H1_WR_EN22),
	.b_mp_ack_1z(gen_h1_h3_CH_H1_H3_b_mp_ack),
	.b_mp_1z(gen_h1_h3_CH_H1_H3_b_mp),
	.a_mp_ack_1z(gen_h1_h3_CH_H1_H3_a_mp_ack),
	.a_mp_1z(gen_h1_h3_CH_H1_H3_a_mp),
	.b_ack_ie_1z(gen_h1_h3_CH_H1_H3_b_ack_ie),
	.b_mp_ie_1z(gen_h1_h3_CH_H1_H3_b_mp_ie),
	.N_2895_i(N_2895_i),
	.a_ack_ie_1z(gen_h1_h3_CH_H1_H3_a_ack_ie),
	.N_685_i(N_685_i),
	.a_mp_ie_1z(gen_h1_h3_CH_H1_H3_a_mp_ie),
	.N_1108_i(N_1108_i),
	.N_2868_i(N_2868_i),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:4680
  miv_ihc_channel_Z11 \gen_h1_h4.CH_H1_H4  (
	.H4_TO_H1_RDATA_2_0(H4_TO_H1_RDATA_2[2]),
	.H4_TO_H1_RDATA_0(H4_TO_H1_RDATA[0]),
	.COMMON_MB_RAM_DOUT_2(COMMON_MB_RAM_DOUT[2]),
	.COMMON_MB_RAM_DOUT_0(COMMON_MB_RAM_DOUT[0]),
	.H4_TO_H1_RDATA_1_0(H4_TO_H1_RDATA_1[2]),
	.APB3_0_PWDATA(APB3_0_PWDATA[5:0]),
	.APB3_0_PADDR({APB3_0_PADDR[7:5], N_3843, APB3_0_PADDR[3:0]}),
	.N_3227(N_3227),
	.N_872(N_872),
	.RDATA_CH_A_1_sqmuxa(gen_h1_h4_CH_H1_H4_RDATA_CH_A_1_sqmuxa),
	.N_1257(N_1257),
	.un4_wr_en_irq_mask_i_0(gen_intr_module_h1_h1_irq_module_un4_wr_en_irq_mask_i),
	.un4_wr_en_irq_mask_i(gen_intr_module_h3_h3_irq_module_un4_wr_en_irq_mask_i),
	.N_871(N_871),
	.RDATA12_0(gen_intr_module_h3_h3_irq_module_RDATA12),
	.H0_TO_H1_WR_EN39(H0_TO_H1_WR_EN39),
	.RDATA12(gen_intr_module_h1_h1_irq_module_RDATA12),
	.H0_TO_H1_WR_EN37(H0_TO_H1_WR_EN37),
	.RDATA_CH_A_3_sqmuxa(gen_h1_h4_CH_H1_H4_RDATA_CH_A_3_sqmuxa),
	.RDATA_CH_A_2_sqmuxa(gen_h1_h4_CH_H1_H4_RDATA_CH_A_2_sqmuxa),
	.N_1938(N_1938),
	.N_1930(N_1930),
	.N_85(N_85),
	.RDATA_CH_B_3_sqmuxa(gen_h1_h4_CH_H1_H4_RDATA_CH_B_3_sqmuxa),
	.RDATA_CH_B_2_sqmuxa(gen_h1_h4_CH_H1_H4_RDATA_CH_B_2_sqmuxa),
	.RDATA_CH_B_1_sqmuxa(gen_h1_h4_CH_H1_H4_RDATA_CH_B_1_sqmuxa),
	.N_1596_i(N_1596_i),
	.N_50_i(N_50_i),
	.N_15_i_1z(N_15_i),
	.H0_TO_H1_WR_EN18(addr_mux_0_H0_TO_H1_WR_EN18),
	.N_1767_i_1z(N_1767_i),
	.H0_TO_H1_WR_EN23(addr_mux_0_H0_TO_H1_WR_EN23),
	.N_2870_i_1z(N_2870_i),
	.RD_EN(RD_EN),
	.H0_TO_H1_WR_EN28(addr_mux_0_H0_TO_H1_WR_EN28),
	.H0_TO_H1_WR_EN27(addr_mux_0_H0_TO_H1_WR_EN27),
	.H0_TO_H1_WR_EN14(addr_mux_0_H0_TO_H1_WR_EN14),
	.N_2201_i(N_2201_i),
	.N_675_i(N_675_i),
	.N_2190_i(N_2190_i),
	.N_2189_i(N_2189_i),
	.N_3231(N_3231),
	.RDATA5(addr_mux_0_RDATA5),
	.m16_0_a2_0_a3_0(gen_h1_h4_CH_H1_H4_m16_0_a2_0_a3_0),
	.N_863(N_863),
	.N_3561_i(APB3_0_PADDR[4]),
	.b_mp_ack_1z(gen_h1_h4_CH_H1_H4_b_mp_ack),
	.b_mp_1z(gen_h1_h4_CH_H1_H4_b_mp),
	.a_mp_ack_1z(gen_h1_h4_CH_H1_H4_a_mp_ack),
	.a_mp_1z(gen_h1_h4_CH_H1_H4_a_mp),
	.b_ack_ie_1z(gen_h1_h4_CH_H1_H4_b_ack_ie),
	.b_mp_ie_1z(gen_h1_h4_CH_H1_H4_b_mp_ie),
	.a_ack_ie_1z(gen_h1_h4_CH_H1_H4_a_ack_ie),
	.a_mp_ie_1z(gen_h1_h4_CH_H1_H4_a_mp_ie),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:4780
  miv_ihc_channel_Z12 \gen_h2_h3.CH_H2_H3  (
	.H3_TO_H2_RDATA_0(H3_TO_H2_RDATA[2]),
	.H2_TO_H3_RDATA_0(H2_TO_H3_RDATA[3]),
	.COMMON_MB_RAM_DOUT_2(COMMON_MB_RAM_DOUT[2]),
	.COMMON_MB_RAM_DOUT_9(COMMON_MB_RAM_DOUT[9]),
	.COMMON_MB_RAM_DOUT_0(COMMON_MB_RAM_DOUT[0]),
	.COMMON_MB_RAM_DOUT_3(COMMON_MB_RAM_DOUT[3]),
	.H3_TO_H2_RDATA_2_0(H3_TO_H2_RDATA_2[0]),
	.APB3_0_PWDATA_2(APB3_0_PWDATA[2]),
	.APB3_0_PWDATA_5(APB3_0_PWDATA[5]),
	.APB3_0_PWDATA_3(APB3_0_PWDATA[3]),
	.APB3_0_PWDATA_0(APB3_0_PWDATA[0]),
	.N_2869_i_1z(N_2869_i),
	.N_975(N_975),
	.N_1945(N_1945),
	.N_1943(N_1943),
	.N_3227(N_3227),
	.N_3219(N_3219),
	.N_872(N_872),
	.H0_TO_H1_WR_EN8(addr_mux_0_H0_TO_H1_WR_EN8),
	.WR_EN(WR_EN),
	.H0_TO_H1_WR_EN21(addr_mux_0_H0_TO_H1_WR_EN21),
	.N_871(N_871),
	.RDATA_CH_A_2_sqmuxa(gen_h2_h3_CH_H2_H3_RDATA_CH_A_2_sqmuxa),
	.N_1938(N_1938),
	.RDATA_CH_A_3_sqmuxa(gen_h2_h3_CH_H2_H3_RDATA_CH_A_3_sqmuxa),
	.N_1930(N_1930),
	.N_3193(N_3193),
	.N_867(N_867),
	.N_3373(N_3373),
	.H0_TO_H1_WR_EN17(addr_mux_0_H0_TO_H1_WR_EN17),
	.H0_TO_H1_WR_EN16(addr_mux_0_H0_TO_H1_WR_EN16),
	.N_469(N_469),
	.N_1083(N_1083),
	.H0_TO_H1_WR_EN24(addr_mux_0_H0_TO_H1_WR_EN24),
	.N_2016(N_2016),
	.N_3201(N_3201),
	.RDATA_CH_B_3_sqmuxa(gen_h2_h3_CH_H2_H3_RDATA_CH_B_3_sqmuxa),
	.RDATA_CH_A_1_sqmuxa(gen_h2_h3_CH_H2_H3_RDATA_CH_A_1_sqmuxa),
	.N_683(N_683),
	.RDATA_CH_B_2_sqmuxa(gen_h2_h3_CH_H2_H3_RDATA_CH_B_2_sqmuxa),
	.N_573_i(N_573_i),
	.N_1130(N_1130),
	.H0_TO_H1_WR_EN23(addr_mux_0_H0_TO_H1_WR_EN23),
	.H0_TO_H1_WR_EN18(addr_mux_0_H0_TO_H1_WR_EN18),
	.N_575_i(N_575_i),
	.RDATA_CH_B_1_sqmuxa(gen_h2_h3_CH_H2_H3_RDATA_CH_B_1_sqmuxa),
	.b_mp_ack_1z(gen_h2_h3_CH_H2_H3_b_mp_ack),
	.b_mp_1z(gen_h2_h3_CH_H2_H3_b_mp),
	.a_mp_ack_1z(gen_h2_h3_CH_H2_H3_a_mp_ack),
	.a_mp_1z(gen_h2_h3_CH_H2_H3_a_mp),
	.b_ack_ie_1z(gen_h2_h3_CH_H2_H3_b_ack_ie),
	.b_mp_ie_1z(gen_h2_h3_CH_H2_H3_b_mp_ie),
	.a_ack_ie_1z(gen_h2_h3_CH_H2_H3_a_ack_ie),
	.a_mp_ie_1z(gen_h2_h3_CH_H2_H3_a_mp_ie),
	.N_15_i(N_15_i),
	.N_1767_i(N_1767_i),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:4830
  miv_ihc_channel_Z13 \gen_h2_h4.CH_H2_H4  (
	.APB3_0_PWDATA({APB3_0_PWDATA[4:3], N_3844, APB3_0_PWDATA[1:0]}),
	.H4_TO_H2_RDATA_1_0(H4_TO_H2_RDATA_1[2]),
	.H4_TO_H2_RDATA_2_0(H4_TO_H2_RDATA_2[2]),
	.COMMON_MB_RAM_DOUT_2(COMMON_MB_RAM_DOUT[4]),
	.COMMON_MB_RAM_DOUT_7(COMMON_MB_RAM_DOUT[9]),
	.COMMON_MB_RAM_DOUT_0(COMMON_MB_RAM_DOUT[2]),
	.N_66_mux_i_1z(N_66_mux_i),
	.N_67_mux_i_1z(N_67_mux_i),
	.N_1945(N_1945),
	.N_1943(N_1943),
	.N_3227(N_3227),
	.RDATA_CH_A_1_sqmuxa(gen_h2_h4_CH_H2_H4_RDATA_CH_A_1_sqmuxa),
	.N_872(N_872),
	.RDATA_CH_A_3_sqmuxa(gen_h2_h4_CH_H2_H4_RDATA_CH_A_3_sqmuxa),
	.N_1930(N_1930),
	.RDATA_CH_A_2_sqmuxa(gen_h2_h4_CH_H2_H4_RDATA_CH_A_2_sqmuxa),
	.N_1938(N_1938),
	.RDATA_CH_B_3_sqmuxa(gen_h2_h4_CH_H2_H4_RDATA_CH_B_3_sqmuxa),
	.N_606_i(N_606_i),
	.N_2048_i_1z(N_2048_i),
	.RD_EN(RD_EN),
	.H0_TO_H1_WR_EN29(addr_mux_0_H0_TO_H1_WR_EN29),
	.N_2193_i(N_2193_i),
	.N_2286(N_2286),
	.N_604_i(N_604_i),
	.N_214(N_214),
	.RDATA_CH_B_1_sqmuxa(gen_h2_h4_CH_H2_H4_RDATA_CH_B_1_sqmuxa),
	.H0_TO_H1_WR_EN28(addr_mux_0_H0_TO_H1_WR_EN28),
	.H0_TO_H1_WR_EN19(addr_mux_0_H0_TO_H1_WR_EN19),
	.ctrl_a_wr_en(gen_h3_h4_CH_H3_H4_ctrl_a_wr_en),
	.WR_EN(WR_EN),
	.N_871(N_871),
	.H0_TO_H1_WR_EN24(addr_mux_0_H0_TO_H1_WR_EN24),
	.b_mp_ack_1z(gen_h2_h4_CH_H2_H4_b_mp_ack),
	.b_mp_1z(gen_h2_h4_CH_H2_H4_b_mp),
	.a_mp_ack_1z(gen_h2_h4_CH_H2_H4_a_mp_ack),
	.a_mp_1z(gen_h2_h4_CH_H2_H4_a_mp),
	.N_203_i(N_203_i),
	.b_ack_ie_1z(gen_h2_h4_CH_H2_H4_b_ack_ie),
	.N_205_i(N_205_i),
	.b_mp_ie_1z(gen_h2_h4_CH_H2_H4_b_mp_ie),
	.N_719_i(N_719_i),
	.a_ack_ie_1z(gen_h2_h4_CH_H2_H4_a_ack_ie),
	.N_721_i(N_721_i),
	.a_mp_ie_1z(gen_h2_h4_CH_H2_H4_a_mp_ie),
	.N_2870_i(N_2870_i),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:4930
  miv_ihc_channel_Z14 \gen_h3_h4.CH_H3_H4  (
	.APB3_0_PWDATA(APB3_0_PWDATA[5:0]),
	.APB3_0_PADDR_0(APB3_0_PADDR[2]),
	.APB3_0_PADDR_1(APB3_0_PADDR[3]),
	.APB3_0_PADDR_5(APB3_0_PADDR[7]),
	.APB3_0_PADDR_3(APB3_0_PADDR[5]),
	.MP_ACK_H3_H4_0(MP_ACK_H3_H4[0]),
	.RDATA_CH_A_1_sqmuxa(gen_h3_h4_CH_H3_H4_RDATA_CH_A_1_sqmuxa),
	.RDATA_CH_B_1_sqmuxa(gen_h3_h4_CH_H3_H4_RDATA_CH_B_1_sqmuxa),
	.RDATA_CH_A_2_sqmuxa(gen_h3_h4_CH_H3_H4_RDATA_CH_A_2_sqmuxa),
	.RDATA_CH_B_3_sqmuxa(gen_h3_h4_CH_H3_H4_RDATA_CH_B_3_sqmuxa),
	.RDATA_CH_B_2_sqmuxa(gen_h3_h4_CH_H3_H4_RDATA_CH_B_2_sqmuxa),
	.N_1938(N_1938),
	.RDATA_CH_A_3_sqmuxa(gen_h3_h4_CH_H3_H4_RDATA_CH_A_3_sqmuxa),
	.N_1930(N_1930),
	.H0_TO_H1_WR_EN24(addr_mux_0_H0_TO_H1_WR_EN24),
	.N_3227(N_3227),
	.RD_EN(RD_EN),
	.N_993(N_993),
	.N_610_i(N_610_i),
	.N_608_i(N_608_i),
	.N_743_i(N_743_i),
	.N_2187_i(N_2187_i),
	.N_2186_i(N_2186_i),
	.N_867(N_867),
	.WR_EN(WR_EN),
	.N_871(N_871),
	.H0_TO_H1_WR_EN29(addr_mux_0_H0_TO_H1_WR_EN29),
	.b_mp_ack_1z(gen_h3_h4_CH_H3_H4_b_mp_ack),
	.b_mp_1z(gen_h3_h4_CH_H3_H4_b_mp),
	.N_66_mux_i(N_66_mux_i),
	.a_mp_ack_1z(gen_h3_h4_CH_H3_H4_a_mp_ack),
	.N_67_mux_i(N_67_mux_i),
	.a_mp_1z(gen_h3_h4_CH_H3_H4_a_mp),
	.N_2051_i(N_2051_i),
	.b_ack_ie_1z(gen_h3_h4_CH_H3_H4_b_ack_ie),
	.N_2052_i(N_2052_i),
	.b_mp_ie_1z(gen_h3_h4_CH_H3_H4_b_mp_ie),
	.a_ack_ie_1z(gen_h3_h4_CH_H3_H4_a_ack_ie),
	.ctrl_a_wr_en(gen_h3_h4_CH_H3_H4_ctrl_a_wr_en),
	.a_mp_ie_1z(gen_h3_h4_CH_H3_H4_a_mp_ie),
	.N_2887_i(N_2887_i),
	.N_2048_i(N_2048_i),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:5073
  miv_ihc_ram_singleport_addreg_128s_7s_32s common_mailbox_ram (
	.COMMON_MB_RAM_DOUT(COMMON_MB_RAM_DOUT[31:0]),
	.APB3_0_PWDATA(APB3_0_PWDATA[31:0]),
	.COMMON_MB_ADDR_OUT({COMMON_MB_ADDR_OUT[6:3], N_3845, COMMON_MB_ADDR_OUT[1:0]}),
	.un1_ADDR_IN_1_0_i_i_RNIU0L85_Y_0(un1_ADDR_IN_1_0_i_i_RNIU0L85_Y[2]),
	.N_2869_i(N_2869_i),
	.CLK(CLK)
);
// @11:5117
  miv_ihc_mailbox_address_decoder_Z3 mb_addr_decoder (
	.COMMON_MB_ADDR_OUT({COMMON_MB_ADDR_OUT[6:3], N_3846, COMMON_MB_ADDR_OUT[1:0]}),
	.APB3_0_PADDR({APB3_0_PADDR[7:5], N_3847, APB3_0_PADDR[3:0]}),
	.un1_ADDR_IN_1_0_i_i_RNIU0L85_Y_0(un1_ADDR_IN_1_0_i_i_RNIU0L85_Y[2]),
	.N_1102(N_1102),
	.N_885(N_885),
	.N_3373(N_3373),
	.MB_RD_EN(gen_h0_h3_CH_H0_H3_MB_RD_EN),
	.N_973(N_973),
	.N_926(N_926),
	.N_85(N_85),
	.H0_TO_H1_WR_EN27(addr_mux_0_H0_TO_H1_WR_EN27),
	.N_469(N_469),
	.H0_TO_H1_WR_EN16(addr_mux_0_H0_TO_H1_WR_EN16),
	.N_3194(N_3194),
	.N_2138(N_2138),
	.N_863(N_863),
	.H0_TO_H1_WR_EN6(addr_mux_0_H0_TO_H1_WR_EN6),
	.N_3196(N_3196),
	.N_2875_i_1z(N_2875_i),
	.N_2887_i_1z(N_2887_i),
	.H0_TO_H1_WR_EN28(addr_mux_0_H0_TO_H1_WR_EN28),
	.H0_TO_H1_WR_EN7(addr_mux_0_H0_TO_H1_WR_EN7),
	.N_3201(N_3201),
	.H0_TO_H1_WR_EN24(addr_mux_0_H0_TO_H1_WR_EN24),
	.H0_TO_H1_WR_EN29(addr_mux_0_H0_TO_H1_WR_EN29),
	.N_3219(N_3219),
	.H0_TO_H1_WR_EN23(addr_mux_0_H0_TO_H1_WR_EN23),
	.H0_TO_H1_WR_EN22(addr_mux_0_H0_TO_H1_WR_EN22),
	.H0_TO_H1_WR_EN11(addr_mux_0_H0_TO_H1_WR_EN11),
	.WR_EN(WR_EN),
	.H0_TO_H1_WR_EN17(addr_mux_0_H0_TO_H1_WR_EN17),
	.N_975(N_975),
	.N_861(N_861),
	.N_135(N_135),
	.N_1936(N_1936),
	.N_785_2(N_785_2),
	.N_2016(N_2016),
	.N_880(N_880),
	.H0_TO_H1_WR_EN13(addr_mux_0_H0_TO_H1_WR_EN13),
	.N_3231(N_3231),
	.H0_TO_H1_WR_EN12(addr_mux_0_H0_TO_H1_WR_EN12),
	.N_1083(N_1083),
	.H0_TO_H1_WR_EN14(addr_mux_0_H0_TO_H1_WR_EN14),
	.H0_TO_H1_WR_EN18(addr_mux_0_H0_TO_H1_WR_EN18),
	.H0_TO_H1_WR_EN19(addr_mux_0_H0_TO_H1_WR_EN19),
	.H0_TO_H1_WR_EN9(addr_mux_0_H0_TO_H1_WR_EN9),
	.N_3561_i(APB3_0_PADDR[4]),
	.RD_EN(RD_EN),
	.N_896(N_896),
	.H0_TO_H1_WR_EN21(addr_mux_0_H0_TO_H1_WR_EN21),
	.H0_TO_H1_WR_EN8(addr_mux_0_H0_TO_H1_WR_EN8),
	.N_1979(N_1979),
	.N_3226(N_3226),
	.N_3179(N_3179)
);
// @11:5169
  miv_ihc_interrupt_module_0s_8s_32s_0_8_4 \gen_intr_module_h0.h0_irq_module  (
	.H0_IRQ_MODULE_RDATA(H0_IRQ_MODULE_RDATA[11:0]),
	.MP_IRQ_1_i_i_a3_0(MP_IRQ_1_i_i_a3[0]),
	.APB3_0_PWDATA(APB3_0_PWDATA[11:0]),
	.H0_APP_IRQ(APP_IRQ[0]),
	.a_mp_1(gen_h0_h3_CH_H0_H3_a_mp),
	.a_mp_ie_1(gen_h0_h3_CH_H0_H3_a_mp_ie),
	.a_mp_0(gen_h0_h1_CH_H0_H1_a_mp),
	.a_mp_ie_0(gen_h0_h1_CH_H0_H1_a_mp_ie),
	.RDATA12(gen_intr_module_h0_h0_irq_module_RDATA12),
	.un4_wr_en_irq_mask_i(gen_intr_module_h0_h0_irq_module_un4_wr_en_irq_mask_i),
	.WR_EN(WR_EN),
	.a_mp_ie(gen_h0_h2_CH_H0_H2_a_mp_ie),
	.a_mp(gen_h0_h2_CH_H0_H2_a_mp),
	.a_ack_ie_1(gen_h0_h2_CH_H0_H2_a_ack_ie),
	.a_mp_ack_1(gen_h0_h2_CH_H0_H2_a_mp_ack),
	.a_ack_ie_0(gen_h0_h4_CH_H0_H4_a_ack_ie),
	.a_mp_ack_0(gen_h0_h4_CH_H0_H4_a_mp_ack),
	.a_ack_ie(gen_h0_h3_CH_H0_H3_a_ack_ie),
	.a_mp_ack(gen_h0_h3_CH_H0_H3_a_mp_ack),
	.RD_EN(RD_EN),
	.H0_TO_H1_WR_EN36(H0_TO_H1_WR_EN36),
	.N_611_i(N_611_i),
	.N_605_i(N_605_i),
	.N_613_i(N_613_i),
	.N_5_i(N_5_i),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:5198
  miv_ihc_interrupt_module_0s_8s_32s_0_8_3 \gen_intr_module_h1.h1_irq_module  (
	.H1_IRQ_MODULE_RDATA(H1_IRQ_MODULE_RDATA[11:0]),
	.APB3_0_PWDATA(APB3_0_PWDATA[11:0]),
	.H1_APP_IRQ(APP_IRQ[1]),
	.H0_TO_H1_WR_EN37(H0_TO_H1_WR_EN37),
	.WR_EN(WR_EN),
	.H1_MON_IRQ(MON_IRQ[1]),
	.b_ack_ie(gen_h0_h1_CH_H0_H1_b_ack_ie),
	.b_mp_ack(gen_h0_h1_CH_H0_H1_b_mp_ack),
	.a_ack_ie_1(gen_h1_h2_CH_H1_H2_a_ack_ie),
	.a_mp_ack_1(gen_h1_h2_CH_H1_H2_a_mp_ack),
	.a_ack_ie_0(gen_h1_h4_CH_H1_H4_a_ack_ie),
	.a_mp_ack_0(gen_h1_h4_CH_H1_H4_a_mp_ack),
	.a_ack_ie(gen_h1_h3_CH_H1_H3_a_ack_ie),
	.a_mp_ack(gen_h1_h3_CH_H1_H3_a_mp_ack),
	.a_mp_1(gen_h1_h4_CH_H1_H4_a_mp),
	.a_mp_ie_1(gen_h1_h4_CH_H1_H4_a_mp_ie),
	.b_mp(gen_h0_h1_CH_H0_H1_b_mp),
	.b_mp_ie(gen_h0_h1_CH_H0_H1_b_mp_ie),
	.un4_wr_en_irq_mask_i(gen_intr_module_h1_h1_irq_module_un4_wr_en_irq_mask_i),
	.a_mp_ie_0(gen_h1_h3_CH_H1_H3_a_mp_ie),
	.a_mp_0(gen_h1_h3_CH_H1_H3_a_mp),
	.a_mp_ie(gen_h1_h2_CH_H1_H2_a_mp_ie),
	.a_mp(gen_h1_h2_CH_H1_H2_a_mp),
	.N_2165_i(N_2165_i),
	.RDATA12(gen_intr_module_h1_h1_irq_module_RDATA12),
	.N_675_i(N_675_i),
	.N_2201_i(N_2201_i),
	.N_597_i(N_597_i),
	.N_2207_i(N_2207_i),
	.N_2205_i(N_2205_i),
	.N_2203_i(N_2203_i),
	.N_4_i(N_4_i),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:5227
  miv_ihc_interrupt_module_0s_8s_32s_0_8_2 \gen_intr_module_h2.h2_irq_module  (
	.H2_IRQ_MODULE_RDATA(H2_IRQ_MODULE_RDATA[11:0]),
	.APB3_0_PWDATA(APB3_0_PWDATA[11:0]),
	.N_871(N_871),
	.N_1930(N_1930),
	.H2_APP_IRQ(APP_IRQ[2]),
	.H0_TO_H1_WR_EN38(H0_TO_H1_WR_EN38),
	.WR_EN(WR_EN),
	.H2_MON_IRQ(MON_IRQ[2]),
	.a_ack_ie_0(gen_h2_h4_CH_H2_H4_a_ack_ie),
	.a_mp_ack_0(gen_h2_h4_CH_H2_H4_a_mp_ack),
	.b_ack_ie_0(gen_h1_h2_CH_H1_H2_b_ack_ie),
	.b_mp_ack_0(gen_h1_h2_CH_H1_H2_b_mp_ack),
	.a_ack_ie(gen_h2_h3_CH_H2_H3_a_ack_ie),
	.a_mp_ack(gen_h2_h3_CH_H2_H3_a_mp_ack),
	.a_mp_ie_0(gen_h2_h4_CH_H2_H4_a_mp_ie),
	.a_mp_0(gen_h2_h4_CH_H2_H4_a_mp),
	.a_mp_ie(gen_h2_h3_CH_H2_H3_a_mp_ie),
	.a_mp(gen_h2_h3_CH_H2_H3_a_mp),
	.N_2164_i(N_2164_i),
	.b_ack_ie(gen_h0_h2_CH_H0_H2_b_ack_ie),
	.b_mp_ack(gen_h0_h2_CH_H0_H2_b_mp_ack),
	.N_2200_i(N_2200_i),
	.N_2198_i(N_2198_i),
	.N_2197_i(N_2197_i),
	.N_2193_i(N_2193_i),
	.N_3_i(N_3_i),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:5256
  miv_ihc_interrupt_module_0s_8s_32s_0_8_1 \gen_intr_module_h3.h3_irq_module  (
	.H3_IRQ_MODULE_RDATA(H3_IRQ_MODULE_RDATA[11:0]),
	.MP_ACK_H1_H3_0(MP_ACK_H1_H3[1]),
	.MP_ACK_H3_H4_0(MP_ACK_H3_H4[0]),
	.APB3_0_PWDATA(APB3_0_PWDATA[11:0]),
	.H3_APP_IRQ(APP_IRQ[3]),
	.H0_TO_H1_WR_EN39(H0_TO_H1_WR_EN39),
	.WR_EN(WR_EN),
	.H3_MON_IRQ(MON_IRQ[3]),
	.un4_wr_en_irq_mask_i(gen_intr_module_h3_h3_irq_module_un4_wr_en_irq_mask_i),
	.a_mp(gen_h3_h4_CH_H3_H4_a_mp),
	.a_mp_ie(gen_h3_h4_CH_H3_H4_a_mp_ie),
	.b_mp_0(gen_h1_h3_CH_H1_H3_b_mp),
	.b_mp_ie_0(gen_h1_h3_CH_H1_H3_b_mp_ie),
	.b_ack_ie_0(gen_h0_h3_CH_H0_H3_b_ack_ie),
	.b_mp_ack_0(gen_h0_h3_CH_H0_H3_b_mp_ack),
	.N_2167_i(N_2167_i),
	.RDATA12(gen_intr_module_h3_h3_irq_module_RDATA12),
	.b_mp_ie(gen_h2_h3_CH_H2_H3_b_mp_ie),
	.b_mp(gen_h2_h3_CH_H2_H3_b_mp),
	.b_ack_ie(gen_h2_h3_CH_H2_H3_b_ack_ie),
	.b_mp_ack(gen_h2_h3_CH_H2_H3_b_mp_ack),
	.N_745_i(N_745_i),
	.N_743_i(N_743_i),
	.N_2192_i(N_2192_i),
	.N_2_i(N_2_i),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @11:5285
  miv_ihc_interrupt_module_0s_8s_32s_0_8_0 \gen_intr_module_h4.h4_irq_module  (
	.H4_IRQ_MODULE_RDATA(H4_IRQ_MODULE_RDATA[11:0]),
	.APB3_0_PWDATA(APB3_0_PWDATA[11:0]),
	.N_871(N_871),
	.N_1930(N_1930),
	.H4_APP_IRQ(APP_IRQ[4]),
	.H0_TO_H1_WR_EN40(H0_TO_H1_WR_EN40),
	.WR_EN(WR_EN),
	.H4_MON_IRQ(MON_IRQ[4]),
	.b_ack_ie_1(gen_h3_h4_CH_H3_H4_b_ack_ie),
	.b_mp_ack_1(gen_h3_h4_CH_H3_H4_b_mp_ack),
	.b_mp_2(gen_h1_h4_CH_H1_H4_b_mp),
	.b_mp_ie_2(gen_h1_h4_CH_H1_H4_b_mp_ie),
	.b_mp_1(gen_h3_h4_CH_H3_H4_b_mp),
	.b_mp_ie_1(gen_h3_h4_CH_H3_H4_b_mp_ie),
	.b_ack_ie_0(gen_h1_h4_CH_H1_H4_b_ack_ie),
	.b_mp_ack_0(gen_h1_h4_CH_H1_H4_b_mp_ack),
	.b_mp_ie_0(gen_h0_h4_CH_H0_H4_b_mp_ie),
	.b_mp_0(gen_h0_h4_CH_H0_H4_b_mp),
	.N_2166_i(N_2166_i),
	.b_mp_ie(gen_h2_h4_CH_H2_H4_b_mp_ie),
	.b_mp(gen_h2_h4_CH_H2_H4_b_mp),
	.b_ack_ie(gen_h2_h4_CH_H2_H4_b_ack_ie),
	.b_mp_ack(gen_h2_h4_CH_H2_H4_b_mp_ack),
	.N_2187_i(N_2187_i),
	.N_2186_i(N_2186_i),
	.N_338_i(N_338_i),
	.N_2190_i(N_2190_i),
	.N_2189_i(N_2189_i),
	.N_1_i(N_1_i),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign APB3_0_PSLVERR = GND;
assign APP_IRQ[5] = GND;
assign MON_IRQ[0] = GND;
assign MON_IRQ[5] = GND;
endmodule /* miv_ihc_core_Z4 */

module MIV_IHC_C0_MIV_IHC_C0_0_MIV_IHC_Z15 (
  APB_ARBITER_0_APB_MASTER_high_PRDATA,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA,
  APB_ARBITER_0_APB_MASTER_high_PADDR,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR,
  MIV_IHC_C0_0_APP_IRQ_H0,
  APB_ARBITER_0_APB_MASTER_high_PREADY,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE,
  N_48_i,
  dff,
  CLOCKS_AND_RESETS_FIC_3_PCLK,
  MIV_IHC_C0_0_APP_IRQ_H1,
  MIV_IHC_C0_0_APP_IRQ_H2,
  MIV_IHC_C0_0_APP_IRQ_H3,
  MIV_IHC_C0_0_APP_IRQ_H4
)
;
output [31:0] APB_ARBITER_0_APB_MASTER_high_PRDATA ;
input [31:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA ;
input [19:8] APB_ARBITER_0_APB_MASTER_high_PADDR ;
input [7:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR ;
output MIV_IHC_C0_0_APP_IRQ_H0 ;
output APB_ARBITER_0_APB_MASTER_high_PREADY ;
input BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE ;
input N_48_i ;
input dff ;
input CLOCKS_AND_RESETS_FIC_3_PCLK ;
output MIV_IHC_C0_0_APP_IRQ_H1 ;
output MIV_IHC_C0_0_APP_IRQ_H2 ;
output MIV_IHC_C0_0_APP_IRQ_H3 ;
output MIV_IHC_C0_0_APP_IRQ_H4 ;
wire MIV_IHC_C0_0_APP_IRQ_H0 ;
wire APB_ARBITER_0_APB_MASTER_high_PREADY ;
wire BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE ;
wire N_48_i ;
wire dff ;
wire CLOCKS_AND_RESETS_FIC_3_PCLK ;
wire MIV_IHC_C0_0_APP_IRQ_H1 ;
wire MIV_IHC_C0_0_APP_IRQ_H2 ;
wire MIV_IHC_C0_0_APP_IRQ_H3 ;
wire MIV_IHC_C0_0_APP_IRQ_H4 ;
wire [5:1] APP_IRQ;
wire [5:0] MON_IRQ;
wire GND ;
wire APB3_0_PSLVERR ;
wire VCC ;
// @11:1168
  CFG2 APP_IRQ_H4 (
	.A(APP_IRQ[4]),
	.B(MON_IRQ[4]),
	.Y(MIV_IHC_C0_0_APP_IRQ_H4)
);
defparam APP_IRQ_H4.INIT=4'hE;
// @11:1167
  CFG2 APP_IRQ_H3 (
	.A(APP_IRQ[3]),
	.B(MON_IRQ[3]),
	.Y(MIV_IHC_C0_0_APP_IRQ_H3)
);
defparam APP_IRQ_H3.INIT=4'hE;
// @11:1166
  CFG2 APP_IRQ_H2 (
	.A(APP_IRQ[2]),
	.B(MON_IRQ[2]),
	.Y(MIV_IHC_C0_0_APP_IRQ_H2)
);
defparam APP_IRQ_H2.INIT=4'hE;
// @11:1165
  CFG2 APP_IRQ_H1 (
	.A(APP_IRQ[1]),
	.B(MON_IRQ[1]),
	.Y(MIV_IHC_C0_0_APP_IRQ_H1)
);
defparam APP_IRQ_H1.INIT=4'hE;
// @11:1138
  miv_ihc_core_Z4 miv_ihc_core_0 (
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.RESETN(dff),
	.APB3_0_PENABLE(GND),
	.APB3_0_PSEL(N_48_i),
	.APB3_0_PADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, APB_ARBITER_0_APB_MASTER_high_PADDR[19:8], BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[7:0]}),
	.APB3_0_PWRITE(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE),
	.APB3_0_PWDATA(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[31:0]),
	.APB3_0_PRDATA(APB_ARBITER_0_APB_MASTER_high_PRDATA[31:0]),
	.APB3_0_PREADY(APB_ARBITER_0_APB_MASTER_high_PREADY),
	.APB3_0_PSLVERR(APB3_0_PSLVERR),
	.APP_IRQ({APP_IRQ[5:1], MIV_IHC_C0_0_APP_IRQ_H0}),
	.MON_IRQ(MON_IRQ[5:0]),
	.dff_arst(dff)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_IHC_C0_MIV_IHC_C0_0_MIV_IHC_Z15 */

module MIV_IHC_C0 (
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR,
  APB_ARBITER_0_APB_MASTER_high_PADDR,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA,
  APB_ARBITER_0_APB_MASTER_high_PRDATA,
  MIV_IHC_C0_0_APP_IRQ_H4,
  MIV_IHC_C0_0_APP_IRQ_H3,
  MIV_IHC_C0_0_APP_IRQ_H2,
  MIV_IHC_C0_0_APP_IRQ_H1,
  CLOCKS_AND_RESETS_FIC_3_PCLK,
  dff,
  N_48_i,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE,
  APB_ARBITER_0_APB_MASTER_high_PREADY,
  MIV_IHC_C0_0_APP_IRQ_H0
)
;
input [7:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR ;
input [19:8] APB_ARBITER_0_APB_MASTER_high_PADDR ;
input [31:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA ;
output [31:0] APB_ARBITER_0_APB_MASTER_high_PRDATA ;
output MIV_IHC_C0_0_APP_IRQ_H4 ;
output MIV_IHC_C0_0_APP_IRQ_H3 ;
output MIV_IHC_C0_0_APP_IRQ_H2 ;
output MIV_IHC_C0_0_APP_IRQ_H1 ;
input CLOCKS_AND_RESETS_FIC_3_PCLK ;
input dff ;
input N_48_i ;
input BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE ;
output APB_ARBITER_0_APB_MASTER_high_PREADY ;
output MIV_IHC_C0_0_APP_IRQ_H0 ;
wire MIV_IHC_C0_0_APP_IRQ_H4 ;
wire MIV_IHC_C0_0_APP_IRQ_H3 ;
wire MIV_IHC_C0_0_APP_IRQ_H2 ;
wire MIV_IHC_C0_0_APP_IRQ_H1 ;
wire CLOCKS_AND_RESETS_FIC_3_PCLK ;
wire dff ;
wire N_48_i ;
wire BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE ;
wire APB_ARBITER_0_APB_MASTER_high_PREADY ;
wire MIV_IHC_C0_0_APP_IRQ_H0 ;
wire GND ;
wire VCC ;
// @12:271
  MIV_IHC_C0_MIV_IHC_C0_0_MIV_IHC_Z15 MIV_IHC_C0_0 (
	.APB_ARBITER_0_APB_MASTER_high_PRDATA(APB_ARBITER_0_APB_MASTER_high_PRDATA[31:0]),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[31:0]),
	.APB_ARBITER_0_APB_MASTER_high_PADDR(APB_ARBITER_0_APB_MASTER_high_PADDR[19:8]),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[7:0]),
	.MIV_IHC_C0_0_APP_IRQ_H0(MIV_IHC_C0_0_APP_IRQ_H0),
	.APB_ARBITER_0_APB_MASTER_high_PREADY(APB_ARBITER_0_APB_MASTER_high_PREADY),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE),
	.N_48_i(N_48_i),
	.dff(dff),
	.CLOCKS_AND_RESETS_FIC_3_PCLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.MIV_IHC_C0_0_APP_IRQ_H1(MIV_IHC_C0_0_APP_IRQ_H1),
	.MIV_IHC_C0_0_APP_IRQ_H2(MIV_IHC_C0_0_APP_IRQ_H2),
	.MIV_IHC_C0_0_APP_IRQ_H3(MIV_IHC_C0_0_APP_IRQ_H3),
	.MIV_IHC_C0_0_APP_IRQ_H4(MIV_IHC_C0_0_APP_IRQ_H4)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_IHC_C0 */

module PF_SOC_MSS (
  DQS,
  DQS_N,
  BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F,
  BVF_RISCV_SUBSYSTEM_GPIO_2_M2F,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0,
  APB_ARBITER_0_APB_MASTER_low_PADDR,
  APB_ARBITER_0_APB_MASTER_high_PADDR,
  CAPE_GPIO_IN,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR,
  DQ,
  CA,
  DM,
  PF_SOC_MSS_I2C_0_SDA_OE_M2F,
  SGMII_TX1_P,
  SGMII_TX1_N,
  CK,
  CK_N,
  PF_SOC_MSS_I2C_0_SCL_OE_M2F,
  SGMII_TX0_P,
  SGMII_TX0_N,
  BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F,
  VIO_ENABLE_c,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx,
  PF_SOC_MSS_FIC_3_DLL_LOCK_M2F,
  PF_SOC_MSS_FIC_2_DLL_LOCK_M2F,
  PF_SOC_MSS_FIC_1_DLL_LOCK_M2F,
  PF_SOC_MSS_FIC_0_DLL_LOCK_M2F,
  MIV_IHC_C0_0_APP_IRQ_H0,
  MIV_IHC_C0_0_APP_IRQ_H1,
  MIV_IHC_C0_0_APP_IRQ_H2,
  MIV_IHC_C0_0_APP_IRQ_H3,
  MIV_IHC_C0_0_APP_IRQ_H4,
  PHY_INTn_c,
  SD_DET_c,
  I2C0_SDA_BIBUF_Y,
  I2C0_SCL_BIBUF_Y,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PREADY,
  CLOCKS_AND_RESETS_FIC_3_PCLK,
  CLOCKS_AND_RESETS_FIC_2_ACLK,
  CLOCKS_AND_RESETS_FIC_1_ACLK,
  CLOCKS_AND_RESETS_FIC_0_ACLK,
  REFCLK,
  REFCLK_N,
  SGMII_RX0_P,
  SGMII_RX0_N,
  SGMII_RX1_P,
  SGMII_RX1_N,
  prdata16,
  I_MSS_RNI8BQU_1_1z,
  prdata18,
  EMMC_DATA5,
  USB0_DATA5,
  CKE,
  CS,
  USB0_CLK,
  USB0_NXT,
  EMMC_RSTN,
  SD_CARD_CS,
  EMMC_STRB,
  USB0_DATA2,
  EMMC_CLK,
  USER_BUTTON,
  ADC_MOSI,
  PHY_MDIO,
  ODT,
  ADC_IRQn,
  PHY_MDC,
  UART0_TXD,
  RESET_N,
  EMMC_DATA3,
  ADC_MISO,
  USB0_DATA6,
  USB0_DATA0,
  USB0_DIR,
  EMMC_DATA2,
  EMMC_DATA0,
  I2C_1_SDA,
  USB0_DATA3,
  EMMC_DATA6,
  ADC_SCK,
  UART0_RXD,
  EMMC_DATA4,
  USB0_OCn,
  USB0_DATA1,
  USB0_DATA4,
  EMMC_CMD,
  EMMC_DATA1,
  I2C_1_SCL,
  USB0_STP,
  EMMC_DATA7,
  USB0_DATA7,
  ADC_CSn
)
;
inout [3:0] DQS /* synthesis syn_tristate = 1 */ ;
inout [3:0] DQS_N /* synthesis syn_tristate = 1 */ ;
output [27:0] BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F ;
output [27:0] BVF_RISCV_SUBSYSTEM_GPIO_2_M2F ;
output [31:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA ;
output PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
output [27:24] APB_ARBITER_0_APB_MASTER_low_PADDR ;
output [19:8] APB_ARBITER_0_APB_MASTER_high_PADDR ;
input [27:0] CAPE_GPIO_IN ;
input [31:0] PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA ;
output [7:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR ;
inout [31:0] DQ /* synthesis syn_tristate = 1 */ ;
output [5:0] CA ;
output [3:0] DM ;
output PF_SOC_MSS_I2C_0_SDA_OE_M2F ;
output SGMII_TX1_P ;
output SGMII_TX1_N ;
output CK ;
output CK_N ;
output PF_SOC_MSS_I2C_0_SCL_OE_M2F ;
output SGMII_TX0_P ;
output SGMII_TX0_N ;
output BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F ;
output VIO_ENABLE_c ;
output BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE ;
output BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE ;
output PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
output PF_SOC_MSS_FIC_3_DLL_LOCK_M2F ;
output PF_SOC_MSS_FIC_2_DLL_LOCK_M2F ;
output PF_SOC_MSS_FIC_1_DLL_LOCK_M2F ;
output PF_SOC_MSS_FIC_0_DLL_LOCK_M2F ;
input MIV_IHC_C0_0_APP_IRQ_H0 ;
input MIV_IHC_C0_0_APP_IRQ_H1 ;
input MIV_IHC_C0_0_APP_IRQ_H2 ;
input MIV_IHC_C0_0_APP_IRQ_H3 ;
input MIV_IHC_C0_0_APP_IRQ_H4 ;
input PHY_INTn_c ;
input SD_DET_c ;
input I2C0_SDA_BIBUF_Y ;
input I2C0_SCL_BIBUF_Y ;
input PF_SOC_MSS_FIC_3_APB_INITIATOR_PREADY ;
input CLOCKS_AND_RESETS_FIC_3_PCLK ;
input CLOCKS_AND_RESETS_FIC_2_ACLK ;
input CLOCKS_AND_RESETS_FIC_1_ACLK ;
input CLOCKS_AND_RESETS_FIC_0_ACLK ;
input REFCLK ;
input REFCLK_N ;
input SGMII_RX0_P ;
input SGMII_RX0_N ;
input SGMII_RX1_P ;
input SGMII_RX1_N ;
output prdata16 ;
output I_MSS_RNI8BQU_1_1z ;
output prdata18 ;
inout EMMC_DATA5 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA5 /* synthesis syn_tristate = 1 */ ;
output CKE ;
output CS ;
input USB0_CLK ;
input USB0_NXT ;
output EMMC_RSTN ;
output SD_CARD_CS ;
input EMMC_STRB ;
inout USB0_DATA2 /* synthesis syn_tristate = 1 */ ;
output EMMC_CLK ;
input USER_BUTTON ;
inout ADC_MOSI /* synthesis syn_tristate = 1 */ ;
inout PHY_MDIO /* synthesis syn_tristate = 1 */ ;
output ODT ;
input ADC_IRQn ;
output PHY_MDC ;
output UART0_TXD ;
output RESET_N ;
inout EMMC_DATA3 /* synthesis syn_tristate = 1 */ ;
inout ADC_MISO /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA6 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA0 /* synthesis syn_tristate = 1 */ ;
input USB0_DIR ;
inout EMMC_DATA2 /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA0 /* synthesis syn_tristate = 1 */ ;
inout I2C_1_SDA /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA3 /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA6 /* synthesis syn_tristate = 1 */ ;
output ADC_SCK ;
input UART0_RXD ;
inout EMMC_DATA4 /* synthesis syn_tristate = 1 */ ;
input USB0_OCn ;
inout USB0_DATA1 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA4 /* synthesis syn_tristate = 1 */ ;
inout EMMC_CMD /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA1 /* synthesis syn_tristate = 1 */ ;
inout I2C_1_SCL /* synthesis syn_tristate = 1 */ ;
output USB0_STP ;
inout EMMC_DATA7 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA7 /* synthesis syn_tristate = 1 */ ;
output ADC_CSn ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
wire PF_SOC_MSS_I2C_0_SDA_OE_M2F ;
wire SGMII_TX1_P ;
wire SGMII_TX1_N ;
wire CK ;
wire CK_N ;
wire PF_SOC_MSS_I2C_0_SCL_OE_M2F ;
wire SGMII_TX0_P ;
wire SGMII_TX0_N ;
wire BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F ;
wire VIO_ENABLE_c ;
wire BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE ;
wire BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
wire PF_SOC_MSS_FIC_3_DLL_LOCK_M2F ;
wire PF_SOC_MSS_FIC_2_DLL_LOCK_M2F ;
wire PF_SOC_MSS_FIC_1_DLL_LOCK_M2F ;
wire PF_SOC_MSS_FIC_0_DLL_LOCK_M2F ;
wire MIV_IHC_C0_0_APP_IRQ_H0 ;
wire MIV_IHC_C0_0_APP_IRQ_H1 ;
wire MIV_IHC_C0_0_APP_IRQ_H2 ;
wire MIV_IHC_C0_0_APP_IRQ_H3 ;
wire MIV_IHC_C0_0_APP_IRQ_H4 ;
wire PHY_INTn_c ;
wire SD_DET_c ;
wire I2C0_SDA_BIBUF_Y ;
wire I2C0_SCL_BIBUF_Y ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PREADY ;
wire CLOCKS_AND_RESETS_FIC_3_PCLK ;
wire CLOCKS_AND_RESETS_FIC_2_ACLK ;
wire CLOCKS_AND_RESETS_FIC_1_ACLK ;
wire CLOCKS_AND_RESETS_FIC_0_ACLK ;
wire REFCLK ;
wire REFCLK_N ;
wire SGMII_RX0_P ;
wire SGMII_RX0_N ;
wire SGMII_RX1_P ;
wire SGMII_RX1_N ;
wire prdata16 ;
wire I_MSS_RNI8BQU_1_1z ;
wire prdata18 ;
wire EMMC_DATA5 ;
wire USB0_DATA5 ;
wire CKE ;
wire CS ;
wire USB0_CLK ;
wire USB0_NXT ;
wire EMMC_RSTN ;
wire SD_CARD_CS ;
wire EMMC_STRB ;
wire USB0_DATA2 ;
wire EMMC_CLK ;
wire USER_BUTTON ;
wire ADC_MOSI ;
wire PHY_MDIO ;
wire ODT ;
wire ADC_IRQn ;
wire PHY_MDC ;
wire UART0_TXD ;
wire RESET_N ;
wire EMMC_DATA3 ;
wire ADC_MISO ;
wire USB0_DATA6 ;
wire USB0_DATA0 ;
wire USB0_DIR ;
wire EMMC_DATA2 ;
wire EMMC_DATA0 ;
wire I2C_1_SDA ;
wire USB0_DATA3 ;
wire EMMC_DATA6 ;
wire ADC_SCK ;
wire UART0_RXD ;
wire EMMC_DATA4 ;
wire USB0_OCn ;
wire USB0_DATA1 ;
wire USB0_DATA4 ;
wire EMMC_CMD ;
wire EMMC_DATA1 ;
wire I2C_1_SCL ;
wire USB0_STP ;
wire EMMC_DATA7 ;
wire USB0_DATA7 ;
wire ADC_CSn ;
wire [7:0] FIC_0_AXI4_M_AWID;
wire [37:0] FIC_0_AXI4_M_AWADDR;
wire [7:0] FIC_0_AXI4_M_AWLEN;
wire [2:0] FIC_0_AXI4_M_AWSIZE;
wire [1:0] FIC_0_AXI4_M_AWBURST;
wire [3:0] FIC_0_AXI4_M_AWQOS;
wire [3:0] FIC_0_AXI4_M_AWCACHE;
wire [2:0] FIC_0_AXI4_M_AWPROT;
wire [63:0] FIC_0_AXI4_M_WDATA;
wire [7:0] FIC_0_AXI4_M_WSTRB;
wire [7:0] FIC_0_AXI4_M_ARID;
wire [37:0] FIC_0_AXI4_M_ARADDR;
wire [7:0] FIC_0_AXI4_M_ARLEN;
wire [2:0] FIC_0_AXI4_M_ARSIZE;
wire [1:0] FIC_0_AXI4_M_ARBURST;
wire [3:0] FIC_0_AXI4_M_ARQOS;
wire [3:0] FIC_0_AXI4_M_ARCACHE;
wire [2:0] FIC_0_AXI4_M_ARPROT;
wire [3:0] FIC_0_AXI4_S_BID;
wire [1:0] FIC_0_AXI4_S_BRESP;
wire [3:0] FIC_0_AXI4_S_RID;
wire [63:0] FIC_0_AXI4_S_RDATA;
wire [1:0] FIC_0_AXI4_S_RRESP;
wire [7:0] FIC_1_AXI4_M_AWID;
wire [37:0] FIC_1_AXI4_M_AWADDR;
wire [7:0] FIC_1_AXI4_M_AWLEN;
wire [2:0] FIC_1_AXI4_M_AWSIZE;
wire [1:0] FIC_1_AXI4_M_AWBURST;
wire [3:0] FIC_1_AXI4_M_AWQOS;
wire [3:0] FIC_1_AXI4_M_AWCACHE;
wire [2:0] FIC_1_AXI4_M_AWPROT;
wire [63:0] FIC_1_AXI4_M_WDATA;
wire [7:0] FIC_1_AXI4_M_WSTRB;
wire [7:0] FIC_1_AXI4_M_ARID;
wire [37:0] FIC_1_AXI4_M_ARADDR;
wire [7:0] FIC_1_AXI4_M_ARLEN;
wire [2:0] FIC_1_AXI4_M_ARSIZE;
wire [1:0] FIC_1_AXI4_M_ARBURST;
wire [3:0] FIC_1_AXI4_M_ARQOS;
wire [3:0] FIC_1_AXI4_M_ARCACHE;
wire [2:0] FIC_1_AXI4_M_ARPROT;
wire [3:0] FIC_1_AXI4_S_BID;
wire [1:0] FIC_1_AXI4_S_BRESP;
wire [3:0] FIC_1_AXI4_S_RID;
wire [63:0] FIC_1_AXI4_S_RDATA;
wire [1:0] FIC_1_AXI4_S_RRESP;
wire [3:0] FIC_2_AXI4_S_BID;
wire [1:0] FIC_2_AXI4_S_BRESP;
wire [3:0] FIC_2_AXI4_S_RID;
wire [63:0] FIC_2_AXI4_S_RDATA;
wire [1:0] FIC_2_AXI4_S_RRESP;
wire [23:20] FIC_3_APB_M_PADDR_1;
wire [3:0] FIC_3_APB_M_PSTRB;
wire [3:0] QSPI_DATA_M2F;
wire [3:0] QSPI_DATA_OE_M2F;
wire [31:31] GPIO_2_M2F;
wire [31:28] GPIO_2_OE_M2F;
wire [15:0] MSS_INT_M2F;
wire [37:0] SPARE_M2F;
wire [16:0] MSS_STATUS_M2F;
wire [4:0] SPARE_2_M2F;
wire [2:0] SPARE_4_M2F;
wire [6:0] SPARE_5_M2F;
wire [1:0] CPU_CLK_DIVIDER_M2F;
wire [1:0] AXI_CLK_DIVIDER_M2F;
wire [1:0] AHB_APB_CLK_DIVIDER_M2F;
wire [7:0] USOC_CONTROL_DATA_M2F;
wire [7:0] MAC_0_GMII_MII_TXD_M2F;
wire [3:0] MAC_0_SPEED_MODE_M2F;
wire [7:0] MAC_1_GMII_MII_TXD_M2F;
wire [3:0] MAC_1_SPEED_MODE_M2F;
wire [127:0] MAC_0_FILTER_DATA_M2F;
wire [127:0] MAC_1_FILTER_DATA_M2F;
wire [93:0] MAC_0_TSU_TIMER_CNT_M2F;
wire [93:0] MAC_1_TSU_TIMER_CNT_M2F;
wire [31:0] CRYPTO_AHB_M_HADDR;
wire [31:0] CRYPTO_AHB_M_HWDATA;
wire [1:0] CRYPTO_AHB_M_HSIZE;
wire [1:0] CRYPTO_AHB_M_HTRANS;
wire [31:0] CRYPTO_AHB_S_HRDATA;
wire [9:0] CRYPTO_XWADDR_M2F;
wire [31:0] CRYPTO_XRDATA_M2F;
wire [9:0] CRYPTO_XRADDR_M2F;
wire D_MSSIO31_OUT_IOINST_net ;
wire Y_DDR_DQ12_OUT_IOINST_net ;
wire D_DDR_DQ12_OUT_IOINST_net ;
wire E_DDR_DQ12_OUT_IOINST_net ;
wire Y_DDR_DQ20_OUT_IOINST_net ;
wire D_DDR_DQ20_OUT_IOINST_net ;
wire E_DDR_DQ20_OUT_IOINST_net ;
wire Y_DDR_DQ24_OUT_IOINST_net ;
wire D_DDR_DQ24_OUT_IOINST_net ;
wire E_DDR_DQ24_OUT_IOINST_net ;
wire Y_DDR_DQ28_OUT_IOINST_net ;
wire D_DDR_DQ28_OUT_IOINST_net ;
wire E_DDR_DQ28_OUT_IOINST_net ;
wire Y_MSSIO25_OUT_IOINST_net ;
wire D_MSSIO25_OUT_IOINST_net ;
wire E_MSSIO25_OUT_IOINST_net ;
wire Y_MSSIO11_OUT_IOINST_net ;
wire D_MSSIO11_OUT_IOINST_net ;
wire E_MSSIO11_OUT_IOINST_net ;
wire Y_DDR_DQ1_OUT_IOINST_net ;
wire D_DDR_DQ1_OUT_IOINST_net ;
wire E_DDR_DQ1_OUT_IOINST_net ;
wire Y_DDR_DQ6_OUT_IOINST_net ;
wire D_DDR_DQ6_OUT_IOINST_net ;
wire E_DDR_DQ6_OUT_IOINST_net ;
wire D_MSSIO17_OUT_IOINST_net ;
wire Y_DDR_DQ0_OUT_IOINST_net ;
wire D_DDR_DQ0_OUT_IOINST_net ;
wire E_DDR_DQ0_OUT_IOINST_net ;
wire Y_DDR_DQ19_OUT_IOINST_net ;
wire D_DDR_DQ19_OUT_IOINST_net ;
wire E_DDR_DQ19_OUT_IOINST_net ;
wire Y_MSSIO26_OUT_IOINST_net ;
wire D_MSSIO26_OUT_IOINST_net ;
wire E_MSSIO26_OUT_IOINST_net ;
wire Y_MSSIO3_OUT_IOINST_net ;
wire D_MSSIO3_OUT_IOINST_net ;
wire E_MSSIO3_OUT_IOINST_net ;
wire Y_DDR_DQ8_OUT_IOINST_net ;
wire D_DDR_DQ8_OUT_IOINST_net ;
wire E_DDR_DQ8_OUT_IOINST_net ;
wire Y_MSSIO1_OUT_IOINST_net ;
wire D_MSSIO1_OUT_IOINST_net ;
wire E_MSSIO1_OUT_IOINST_net ;
wire D_DDR_A3_IOINST_net ;
wire Y_DDR_DQ5_OUT_IOINST_net ;
wire D_DDR_DQ5_OUT_IOINST_net ;
wire E_DDR_DQ5_OUT_IOINST_net ;
wire Y_MSSIO22_OUT_IOINST_net ;
wire D_MSSIO22_OUT_IOINST_net ;
wire E_MSSIO22_OUT_IOINST_net ;
wire Y_DDR_DQ7_OUT_IOINST_net ;
wire D_DDR_DQ7_OUT_IOINST_net ;
wire E_DDR_DQ7_OUT_IOINST_net ;
wire Y_MSSIO19_OUT_IOINST_net ;
wire D_MSSIO19_OUT_IOINST_net ;
wire E_MSSIO19_OUT_IOINST_net ;
wire Y_DDR_DQ15_OUT_IOINST_net ;
wire D_DDR_DQ15_OUT_IOINST_net ;
wire E_DDR_DQ15_OUT_IOINST_net ;
wire Y_MSSIO37_IN_IOINST_net ;
wire Y_MSSIO8_OUT_IOINST_net ;
wire D_MSSIO8_OUT_IOINST_net ;
wire E_MSSIO8_OUT_IOINST_net ;
wire D_DDR_A0_IOINST_net ;
wire Y_MSSIO28_IN_IOINST_net ;
wire D_MSSIO30_OUT_IOINST_net ;
wire Y_DDR_DQ11_OUT_IOINST_net ;
wire D_DDR_DQ11_OUT_IOINST_net ;
wire E_DDR_DQ11_OUT_IOINST_net ;
wire Y_DDR_DQ13_OUT_IOINST_net ;
wire D_DDR_DQ13_OUT_IOINST_net ;
wire E_DDR_DQ13_OUT_IOINST_net ;
wire Y_MSSIO10_OUT_IOINST_net ;
wire D_MSSIO10_OUT_IOINST_net ;
wire E_MSSIO10_OUT_IOINST_net ;
wire Y_DDR_DQ10_OUT_IOINST_net ;
wire D_DDR_DQ10_OUT_IOINST_net ;
wire E_DDR_DQ10_OUT_IOINST_net ;
wire Y_DDR_DQ14_OUT_IOINST_net ;
wire D_DDR_DQ14_OUT_IOINST_net ;
wire E_DDR_DQ14_OUT_IOINST_net ;
wire Y_MSSIO21_OUT_IOINST_net ;
wire D_MSSIO21_OUT_IOINST_net ;
wire E_MSSIO21_OUT_IOINST_net ;
wire Y_DDR_DQ18_OUT_IOINST_net ;
wire D_DDR_DQ18_OUT_IOINST_net ;
wire E_DDR_DQ18_OUT_IOINST_net ;
wire Y_MSSIO27_OUT_IOINST_net ;
wire D_MSSIO27_OUT_IOINST_net ;
wire E_MSSIO27_OUT_IOINST_net ;
wire Y_MSSIO2_OUT_IOINST_net ;
wire D_MSSIO2_OUT_IOINST_net ;
wire E_MSSIO2_OUT_IOINST_net ;
wire D_DDR_DM3_OUT_IOINST_net ;
wire Y_MSSIO4_OUT_IOINST_net ;
wire D_MSSIO4_OUT_IOINST_net ;
wire E_MSSIO4_OUT_IOINST_net ;
wire Y_MSSIO15_IN_IOINST_net ;
wire Y_DDR_DQ26_OUT_IOINST_net ;
wire D_DDR_DQ26_OUT_IOINST_net ;
wire E_DDR_DQ26_OUT_IOINST_net ;
wire Y_MSSIO18_OUT_IOINST_net ;
wire D_MSSIO18_OUT_IOINST_net ;
wire E_MSSIO18_OUT_IOINST_net ;
wire Y_MSSIO24_OUT_IOINST_net ;
wire D_MSSIO24_OUT_IOINST_net ;
wire E_MSSIO24_OUT_IOINST_net ;
wire D_DDR_DM2_OUT_IOINST_net ;
wire Y_MSSIO33_OUT_IOINST_net ;
wire D_MSSIO33_OUT_IOINST_net ;
wire E_MSSIO33_OUT_IOINST_net ;
wire Y_DDR_DQ27_OUT_IOINST_net ;
wire D_DDR_DQ27_OUT_IOINST_net ;
wire E_DDR_DQ27_OUT_IOINST_net ;
wire Y_MSSIO5_OUT_IOINST_net ;
wire D_MSSIO5_OUT_IOINST_net ;
wire E_MSSIO5_OUT_IOINST_net ;
wire D_DDR_RAM_RST_N_IOINST_net ;
wire Y_DDR_DQ22_OUT_IOINST_net ;
wire D_DDR_DQ22_OUT_IOINST_net ;
wire E_DDR_DQ22_OUT_IOINST_net ;
wire D_DDR_A1_IOINST_net ;
wire D_MSSIO29_OUT_IOINST_net ;
wire D_MSSIO35_OUT_IOINST_net ;
wire Y_DDR_DQ9_OUT_IOINST_net ;
wire D_DDR_DQ9_OUT_IOINST_net ;
wire E_DDR_DQ9_OUT_IOINST_net ;
wire Y_MSSIO34_IN_IOINST_net ;
wire D_DDR_ODT0_IOINST_net ;
wire Y_DDR_DQ4_OUT_IOINST_net ;
wire D_DDR_DQ4_OUT_IOINST_net ;
wire E_DDR_DQ4_OUT_IOINST_net ;
wire Y_MSSIO36_OUT_IOINST_net ;
wire D_MSSIO36_OUT_IOINST_net ;
wire E_MSSIO36_OUT_IOINST_net ;
wire Y_DDR_DQ29_OUT_IOINST_net ;
wire D_DDR_DQ29_OUT_IOINST_net ;
wire E_DDR_DQ29_OUT_IOINST_net ;
wire Y_MSSIO32_OUT_IOINST_net ;
wire D_MSSIO32_OUT_IOINST_net ;
wire E_MSSIO32_OUT_IOINST_net ;
wire D_DDR_A2_IOINST_net ;
wire D_DDR_DM1_OUT_IOINST_net ;
wire Y_MSSIO13_IN_IOINST_net ;
wire D_DDR_A5_IOINST_net ;
wire D_MSSIO0_OUT_IOINST_net ;
wire Y_DDR_DQ31_OUT_IOINST_net ;
wire D_DDR_DQ31_OUT_IOINST_net ;
wire E_DDR_DQ31_OUT_IOINST_net ;
wire D_DDR_DM0_OUT_IOINST_net ;
wire Y_DDR_DQ3_OUT_IOINST_net ;
wire D_DDR_DQ3_OUT_IOINST_net ;
wire E_DDR_DQ3_OUT_IOINST_net ;
wire Y_MSSIO20_OUT_IOINST_net ;
wire D_MSSIO20_OUT_IOINST_net ;
wire E_MSSIO20_OUT_IOINST_net ;
wire D_DDR_A4_IOINST_net ;
wire Y_MSSIO6_IN_IOINST_net ;
wire Y_DDR_DQ25_OUT_IOINST_net ;
wire D_DDR_DQ25_OUT_IOINST_net ;
wire E_DDR_DQ25_OUT_IOINST_net ;
wire D_MSSIO12_OUT_IOINST_net ;
wire Y_DDR_DQ2_OUT_IOINST_net ;
wire D_DDR_DQ2_OUT_IOINST_net ;
wire E_DDR_DQ2_OUT_IOINST_net ;
wire D_MSSIO7_OUT_IOINST_net ;
wire Y_DDR_DQ30_OUT_IOINST_net ;
wire D_DDR_DQ30_OUT_IOINST_net ;
wire E_DDR_DQ30_OUT_IOINST_net ;
wire Y_MSSIO16_IN_IOINST_net ;
wire Y_MSSIO14_IN_IOINST_net ;
wire Y_DDR_DQ16_OUT_IOINST_net ;
wire D_DDR_DQ16_OUT_IOINST_net ;
wire E_DDR_DQ16_OUT_IOINST_net ;
wire Y_DDR_DQ21_OUT_IOINST_net ;
wire D_DDR_DQ21_OUT_IOINST_net ;
wire E_DDR_DQ21_OUT_IOINST_net ;
wire D_DDR_CS0_IOINST_net ;
wire D_DDR_CKE0_IOINST_net ;
wire Y_DDR_DQ17_OUT_IOINST_net ;
wire D_DDR_DQ17_OUT_IOINST_net ;
wire E_DDR_DQ17_OUT_IOINST_net ;
wire Y_DDR_DQ23_OUT_IOINST_net ;
wire D_DDR_DQ23_OUT_IOINST_net ;
wire E_DDR_DQ23_OUT_IOINST_net ;
wire Y_MSSIO23_OUT_IOINST_net ;
wire D_MSSIO23_OUT_IOINST_net ;
wire E_MSSIO23_OUT_IOINST_net ;
wire Y_MSSIO9_OUT_IOINST_net ;
wire D_MSSIO9_OUT_IOINST_net ;
wire E_MSSIO9_OUT_IOINST_net ;
wire m4_e_1 ;
wire N_14_mux ;
wire Y_SGMII_RX1_IOINST_net ;
wire Y_SGMII_RX0_IOINST_net ;
wire Y_REFCLK_IOINST_net ;
wire Y_DDR_DQS2_OUT_IOINST_net ;
wire D_DDR_DQS2_OUT_IOINST_net ;
wire E_DDR_DQS2_OUT_IOINST_net ;
wire GND ;
wire VCC ;
wire FIC_0_AXI4_M_AWLOCK ;
wire FIC_0_AXI4_M_AWVALID ;
wire FIC_0_AXI4_M_WLAST ;
wire FIC_0_AXI4_M_WVALID ;
wire FIC_0_AXI4_M_BREADY ;
wire FIC_0_AXI4_M_ARLOCK ;
wire FIC_0_AXI4_M_ARVALID ;
wire FIC_0_AXI4_M_RREADY ;
wire FIC_0_AXI4_S_AWREADY ;
wire FIC_0_AXI4_S_WREADY ;
wire FIC_0_AXI4_S_BVALID ;
wire FIC_0_AXI4_S_ARREADY ;
wire FIC_0_AXI4_S_RLAST ;
wire FIC_0_AXI4_S_RVALID ;
wire FIC_1_AXI4_M_AWLOCK ;
wire FIC_1_AXI4_M_AWVALID ;
wire FIC_1_AXI4_M_WLAST ;
wire FIC_1_AXI4_M_WVALID ;
wire FIC_1_AXI4_M_BREADY ;
wire FIC_1_AXI4_M_ARLOCK ;
wire FIC_1_AXI4_M_ARVALID ;
wire FIC_1_AXI4_M_RREADY ;
wire FIC_1_AXI4_S_AWREADY ;
wire FIC_1_AXI4_S_WREADY ;
wire FIC_1_AXI4_S_BVALID ;
wire FIC_1_AXI4_S_ARREADY ;
wire FIC_1_AXI4_S_RLAST ;
wire FIC_1_AXI4_S_RVALID ;
wire FIC_2_AXI4_S_AWREADY ;
wire FIC_2_AXI4_S_WREADY ;
wire FIC_2_AXI4_S_BVALID ;
wire FIC_2_AXI4_S_ARREADY ;
wire FIC_2_AXI4_S_RLAST ;
wire FIC_2_AXI4_S_RVALID ;
wire MMUART_0_DTR_M2F ;
wire MMUART_0_RTS_M2F ;
wire MMUART_0_TXD_M2F ;
wire MMUART_0_TXD_OE_M2F ;
wire MMUART_1_DTR_M2F ;
wire MMUART_1_RTS_M2F ;
wire MMUART_1_TXD_M2F ;
wire MMUART_1_TXD_OE_M2F ;
wire MMUART_0_OUT1N_M2F ;
wire MMUART_0_OUT2N_M2F ;
wire MMUART_0_TE_M2F ;
wire MMUART_0_ESWM_M2F ;
wire MMUART_0_CLK_M2F ;
wire MMUART_0_CLK_OE_M2F ;
wire MMUART_1_OUT1N_M2F ;
wire MMUART_1_OUT2N_M2F ;
wire MMUART_1_TE_M2F ;
wire MMUART_1_ESWM_M2F ;
wire MMUART_1_CLK_M2F ;
wire MMUART_1_CLK_OE_M2F ;
wire MMUART_2_TXD_M2F ;
wire MMUART_3_TXD_M2F ;
wire MMUART_4_TXD_M2F ;
wire CAN_0_TX_EBL_M2F ;
wire CAN_0_TXBUS_M2F ;
wire CAN_1_TX_EBL_M2F ;
wire CAN_1_TXBUS_M2F ;
wire QSPI_SEL_M2F ;
wire QSPI_SEL_OE_M2F ;
wire QSPI_CLK_M2F ;
wire QSPI_CLK_OE_M2F ;
wire SPI_0_SS1_M2F ;
wire SPI_0_SS1_OE_M2F ;
wire SPI_1_SS1_M2F ;
wire SPI_1_SS1_OE_M2F ;
wire SPI_0_DO_M2F ;
wire SPI_0_DO_OE_M2F ;
wire SPI_0_CLK_M2F ;
wire SPI_0_CLK_OE_M2F ;
wire SPI_1_DO_M2F ;
wire SPI_1_DO_OE_M2F ;
wire SPI_1_CLK_M2F ;
wire SPI_1_CLK_OE_M2F ;
wire I2C_0_SCL_OE_M2F_I_MSS_net ;
wire I2C_0_SDA_OE_M2F_I_MSS_net ;
wire I2C_1_SCL_OE_M2F ;
wire I2C_1_SDA_OE_M2F ;
wire I2C_0_SMBALERT_NO_M2F ;
wire I2C_0_SMBSUS_NO_M2F ;
wire I2C_1_SMBALERT_NO_M2F ;
wire I2C_1_SMBSUS_NO_M2F ;
wire GPIO_2_M2F_5 ;
wire GPIO_2_M2F_28 ;
wire GPIO_2_M2F_29 ;
wire GPIO_2_OE_M2F_5 ;
wire MAC_0_MDO_M2F ;
wire MAC_0_MDO_OE_M2F ;
wire MAC_0_MDC_M2F ;
wire MAC_1_MDO_M2F ;
wire MAC_1_MDO_OE_M2F ;
wire MAC_1_MDC_M2F ;
wire JTAG_TDO_M2F ;
wire JTAG_TDO_OE_M2F ;
wire PLL_CPU_LOCK_M2F ;
wire PLL_DDR_LOCK_M2F ;
wire PLL_SGMII_LOCK_M2F ;
wire BOOT_FAIL_ERROR_M2F ;
wire SPARE_3_M2F ;
wire WDOG_0_INTERRUPT_M2F ;
wire WDOG_1_INTERRUPT_M2F ;
wire WDOG_2_INTERRUPT_M2F ;
wire WDOG_3_INTERRUPT_M2F ;
wire WDOG_4_INTERRUPT_M2F ;
wire MPU_VIOLATION_FROM_FIC_0_M2F ;
wire MPU_VIOLATION_FROM_FIC_1_M2F ;
wire MPU_VIOLATION_FROM_FIC_2_M2F ;
wire MPU_VIOLATION_FROM_CRYPTO_M2F ;
wire MPU_VIOLATION_FROM_MAC_0_M2F ;
wire MPU_VIOLATION_FROM_MAC_1_M2F ;
wire MPU_VIOLATION_FROM_USB_M2F ;
wire MPU_VIOLATION_FROM_EMMC_SD_M2F ;
wire MPU_VIOLATION_FROM_SCB_M2F ;
wire MPU_VIOLATION_FROM_TRACE_M2F ;
wire REBOOT_REQUESTED_M2F ;
wire CPU_IN_RESET_M2F ;
wire AXI_IN_RESET_M2F ;
wire SCB_PERIPH_RESET_OCCURRED_M2F ;
wire SCB_MSS_RESET_OCCURRED_M2F ;
wire SCB_CPU_RESET_OCCURRED_M2F ;
wire DEBUGGER_RESET_OCCURRED_M2F ;
wire FABRIC_RESET_OCCURRED_M2F ;
wire WDOG_RESET_OCCURRED_M2F ;
wire GPIO_RESET_OCCURRED_M2F ;
wire SCB_BUS_RESET_OCCURRED_M2F ;
wire CPU_SOFT_RESET_OCCURRED_M2F ;
wire MAC_0_GMII_MII_TX_EN_M2F ;
wire MAC_0_GMII_MII_TX_ER_M2F ;
wire MAC_0_LOCAL_LOOPBACK_M2F ;
wire MAC_0_LOOPBACK_M2F ;
wire MAC_0_HALF_DUPLEX_M2F ;
wire MAC_1_GMII_MII_TX_EN_M2F ;
wire MAC_1_GMII_MII_TX_ER_M2F ;
wire MAC_1_LOCAL_LOOPBACK_M2F ;
wire MAC_1_LOOPBACK_M2F ;
wire MAC_1_HALF_DUPLEX_M2F ;
wire MAC_0_FILTER_SA_STB_M2F ;
wire MAC_0_FILTER_DA_STB_M2F ;
wire MAC_0_FILTER_TYPE_STB_M2F ;
wire MAC_0_FILTER_VLAN_TAG1_STB_M2F ;
wire MAC_0_FILTER_VLAN_TAG2_STB_M2F ;
wire MAC_0_FILTER_IP_SA_STB_M2F ;
wire MAC_0_FILTER_IP_DA_STB_M2F ;
wire MAC_0_FILTER_SP_STB_M2F ;
wire MAC_0_FILTER_DP_STB_M2F ;
wire MAC_0_FILTER_IPV6_M2F ;
wire MAC_0_WOL_M2F ;
wire MAC_1_FILTER_SA_STB_M2F ;
wire MAC_1_FILTER_DA_STB_M2F ;
wire MAC_1_FILTER_TYPE_STB_M2F ;
wire MAC_1_FILTER_VLAN_TAG1_STB_M2F ;
wire MAC_1_FILTER_VLAN_TAG2_STB_M2F ;
wire MAC_1_FILTER_IP_SA_STB_M2F ;
wire MAC_1_FILTER_IP_DA_STB_M2F ;
wire MAC_1_FILTER_SP_STB_M2F ;
wire MAC_1_FILTER_DP_STB_M2F ;
wire MAC_1_FILTER_IPV6_M2F ;
wire MAC_1_WOL_M2F ;
wire MAC_0_TSU_SOF_TX_M2F ;
wire MAC_0_TSU_SYNC_FRAME_TX_M2F ;
wire MAC_0_TSU_DELAY_REQ_TX_M2F ;
wire MAC_0_TSU_PDELAY_REQ_TX_M2F ;
wire MAC_0_TSU_PDELAY_RESP_TX_M2F ;
wire MAC_0_TSU_SOF_RX_M2F ;
wire MAC_0_TSU_SYNC_FRAME_RX_M2F ;
wire MAC_0_TSU_DELAY_REQ_RX_M2F ;
wire MAC_0_TSU_PDELAY_REQ_RX_M2F ;
wire MAC_0_TSU_PDELAY_RESP_RX_M2F ;
wire MAC_0_TSU_TIMER_CMP_VAL_M2F ;
wire MAC_1_TSU_SOF_TX_M2F ;
wire MAC_1_TSU_SYNC_FRAME_TX_M2F ;
wire MAC_1_TSU_DELAY_REQ_TX_M2F ;
wire MAC_1_TSU_PDELAY_REQ_TX_M2F ;
wire MAC_1_TSU_PDELAY_RESP_TX_M2F ;
wire MAC_1_TSU_SOF_RX_M2F ;
wire MAC_1_TSU_SYNC_FRAME_RX_M2F ;
wire MAC_1_TSU_DELAY_REQ_RX_M2F ;
wire MAC_1_TSU_PDELAY_REQ_RX_M2F ;
wire MAC_1_TSU_PDELAY_RESP_RX_M2F ;
wire MAC_1_TSU_TIMER_CMP_VAL_M2F ;
wire CRYPTO_DLL_LOCK_M2F ;
wire CRYPTO_AHB_M_HWRITE ;
wire CRYPTO_AHB_M_HMASTLOCK ;
wire CRYPTO_AHB_S_HREADYOUT ;
wire CRYPTO_AHB_S_HRESP ;
wire CRYPTO_BUSY_M2F ;
wire CRYPTO_COMPLETE_M2F ;
wire CRYPTO_ALARM_M2F ;
wire CRYPTO_BUSERROR_M2F ;
wire CRYPTO_MSS_REQUEST_M2F ;
wire CRYPTO_MSS_RELEASE_M2F ;
wire CRYPTO_OWNER_M2F ;
wire CRYPTO_MSS_OWNER_M2F ;
wire CRYPTO_XINACCEPT_M2F ;
wire CRYPTO_XVALIDOUT_M2F ;
wire CRYPTO_MESH_ERROR_M2F ;
wire MSSIO37_OUT ;
wire MSSIO37_OE ;
wire MSSIO35_OE ;
wire MSSIO34_OUT ;
wire MSSIO34_OE ;
wire MSSIO31_OE ;
wire MSSIO30_OE ;
wire MSSIO29_OE ;
wire MSSIO28_OUT ;
wire MSSIO28_OE ;
wire MSSIO17_OE ;
wire MSSIO16_OUT ;
wire MSSIO16_OE ;
wire MSSIO15_OUT ;
wire MSSIO15_OE ;
wire MSSIO14_OUT ;
wire MSSIO14_OE ;
wire MSSIO13_OUT ;
wire MSSIO13_OE ;
wire MSSIO12_OE ;
wire MSSIO7_OE ;
wire MSSIO6_OUT ;
wire MSSIO6_OE ;
wire MSSIO0_OE ;
wire D_SGMII_TX1_IOINST_net ;
wire D_SGMII_TX0_IOINST_net ;
wire DDR_DQS4_OUT ;
wire DDR_DQS4_OE ;
wire Y_DDR_DQS3_OUT_IOINST_net ;
wire D_DDR_DQS3_OUT_IOINST_net ;
wire E_DDR_DQS3_OUT_IOINST_net ;
wire Y_DDR_DQS1_OUT_IOINST_net ;
wire D_DDR_DQS1_OUT_IOINST_net ;
wire E_DDR_DQS1_OUT_IOINST_net ;
wire Y_DDR_DQS0_OUT_IOINST_net ;
wire D_DDR_DQS0_OUT_IOINST_net ;
wire E_DDR_DQS0_OUT_IOINST_net ;
wire DDR_CK1 ;
wire D_DDR_CK0_IOINST_net ;
wire DDR3_WE_N ;
wire DDR_PARITY ;
wire DDR_ACT_N ;
wire DDR_A16 ;
wire DDR_A15 ;
wire DDR_A14 ;
wire DDR_A13 ;
wire DDR_A12 ;
wire DDR_A11 ;
wire DDR_A10 ;
wire DDR_A9 ;
wire DDR_A8 ;
wire DDR_A7 ;
wire DDR_A6 ;
wire DDR_BA1 ;
wire DDR_BA0 ;
wire DDR_BG1 ;
wire DDR_BG0 ;
wire DDR_CKE1 ;
wire DDR_CS1 ;
wire DDR_ODT1 ;
wire DDR_DQ35_OUT ;
wire DDR_DQ35_OE ;
wire DDR_DQ34_OUT ;
wire DDR_DQ34_OE ;
wire DDR_DQ33_OUT ;
wire DDR_DQ33_OE ;
wire DDR_DQ32_OUT ;
wire DDR_DQ32_OE ;
wire DDR_DM0_OE ;
wire DDR_DM1_OE ;
wire DDR_DM2_OE ;
wire DDR_DM3_OE ;
wire DDR_DM4_OUT ;
wire DDR_DM4_OE ;
// @14:2868
  OUTBUF MSSIO31_OUT_IOINST (
	.PAD(ADC_CSn),
	.D(D_MSSIO31_OUT_IOINST_net)
);
// @14:2865
  BIBUF DDR_DQ12_OUT_IOINST (
	.Y(Y_DDR_DQ12_OUT_IOINST_net),
	.PAD(DQ[12]),
	.D(D_DDR_DQ12_OUT_IOINST_net),
	.E(E_DDR_DQ12_OUT_IOINST_net)
);
// @14:2862
  BIBUF DDR_DQ20_OUT_IOINST (
	.Y(Y_DDR_DQ20_OUT_IOINST_net),
	.PAD(DQ[20]),
	.D(D_DDR_DQ20_OUT_IOINST_net),
	.E(E_DDR_DQ20_OUT_IOINST_net)
);
// @14:2859
  BIBUF DDR_DQ24_OUT_IOINST (
	.Y(Y_DDR_DQ24_OUT_IOINST_net),
	.PAD(DQ[24]),
	.D(D_DDR_DQ24_OUT_IOINST_net),
	.E(E_DDR_DQ24_OUT_IOINST_net)
);
// @14:2856
  BIBUF DDR_DQ28_OUT_IOINST (
	.Y(Y_DDR_DQ28_OUT_IOINST_net),
	.PAD(DQ[28]),
	.D(D_DDR_DQ28_OUT_IOINST_net),
	.E(E_DDR_DQ28_OUT_IOINST_net)
);
// @14:2850
  BIBUF MSSIO25_OUT_IOINST (
	.Y(Y_MSSIO25_OUT_IOINST_net),
	.PAD(USB0_DATA7),
	.D(D_MSSIO25_OUT_IOINST_net),
	.E(E_MSSIO25_OUT_IOINST_net)
);
// @14:2847
  BIBUF MSSIO11_OUT_IOINST (
	.Y(Y_MSSIO11_OUT_IOINST_net),
	.PAD(EMMC_DATA7),
	.D(D_MSSIO11_OUT_IOINST_net),
	.E(E_MSSIO11_OUT_IOINST_net)
);
// @14:2844
  BIBUF DDR_DQ1_OUT_IOINST (
	.Y(Y_DDR_DQ1_OUT_IOINST_net),
	.PAD(DQ[1]),
	.D(D_DDR_DQ1_OUT_IOINST_net),
	.E(E_DDR_DQ1_OUT_IOINST_net)
);
// @14:2841
  BIBUF DDR_DQ6_OUT_IOINST (
	.Y(Y_DDR_DQ6_OUT_IOINST_net),
	.PAD(DQ[6]),
	.D(D_DDR_DQ6_OUT_IOINST_net),
	.E(E_DDR_DQ6_OUT_IOINST_net)
);
// @14:2839
  OUTBUF MSSIO17_OUT_IOINST (
	.PAD(USB0_STP),
	.D(D_MSSIO17_OUT_IOINST_net)
);
// @14:2836
  BIBUF DDR_DQ0_OUT_IOINST (
	.Y(Y_DDR_DQ0_OUT_IOINST_net),
	.PAD(DQ[0]),
	.D(D_DDR_DQ0_OUT_IOINST_net),
	.E(E_DDR_DQ0_OUT_IOINST_net)
);
// @14:2833
  BIBUF DDR_DQ19_OUT_IOINST (
	.Y(Y_DDR_DQ19_OUT_IOINST_net),
	.PAD(DQ[19]),
	.D(D_DDR_DQ19_OUT_IOINST_net),
	.E(E_DDR_DQ19_OUT_IOINST_net)
);
// @14:2830
  BIBUF MSSIO26_OUT_IOINST (
	.Y(Y_MSSIO26_OUT_IOINST_net),
	.PAD(I2C_1_SCL),
	.D(D_MSSIO26_OUT_IOINST_net),
	.E(E_MSSIO26_OUT_IOINST_net)
);
// @14:2827
  BIBUF MSSIO3_OUT_IOINST (
	.Y(Y_MSSIO3_OUT_IOINST_net),
	.PAD(EMMC_DATA1),
	.D(D_MSSIO3_OUT_IOINST_net),
	.E(E_MSSIO3_OUT_IOINST_net)
);
// @14:2824
  BIBUF DDR_DQ8_OUT_IOINST (
	.Y(Y_DDR_DQ8_OUT_IOINST_net),
	.PAD(DQ[8]),
	.D(D_DDR_DQ8_OUT_IOINST_net),
	.E(E_DDR_DQ8_OUT_IOINST_net)
);
// @14:1117
  BIBUF MSSIO1_OUT_IOINST (
	.Y(Y_MSSIO1_OUT_IOINST_net),
	.PAD(EMMC_CMD),
	.D(D_MSSIO1_OUT_IOINST_net),
	.E(E_MSSIO1_OUT_IOINST_net)
);
// @14:1116
  OUTBUF DDR_A3_IOINST (
	.PAD(CA[3]),
	.D(D_DDR_A3_IOINST_net)
);
// @14:1113
  BIBUF DDR_DQ5_OUT_IOINST (
	.Y(Y_DDR_DQ5_OUT_IOINST_net),
	.PAD(DQ[5]),
	.D(D_DDR_DQ5_OUT_IOINST_net),
	.E(E_DDR_DQ5_OUT_IOINST_net)
);
// @14:1109
  BIBUF MSSIO22_OUT_IOINST (
	.Y(Y_MSSIO22_OUT_IOINST_net),
	.PAD(USB0_DATA4),
	.D(D_MSSIO22_OUT_IOINST_net),
	.E(E_MSSIO22_OUT_IOINST_net)
);
// @14:1104
  BIBUF DDR_DQ7_OUT_IOINST (
	.Y(Y_DDR_DQ7_OUT_IOINST_net),
	.PAD(DQ[7]),
	.D(D_DDR_DQ7_OUT_IOINST_net),
	.E(E_DDR_DQ7_OUT_IOINST_net)
);
// @14:1101
  BIBUF MSSIO19_OUT_IOINST (
	.Y(Y_MSSIO19_OUT_IOINST_net),
	.PAD(USB0_DATA1),
	.D(D_MSSIO19_OUT_IOINST_net),
	.E(E_MSSIO19_OUT_IOINST_net)
);
// @14:1096
  BIBUF DDR_DQ15_OUT_IOINST (
	.Y(Y_DDR_DQ15_OUT_IOINST_net),
	.PAD(DQ[15]),
	.D(D_DDR_DQ15_OUT_IOINST_net),
	.E(E_DDR_DQ15_OUT_IOINST_net)
);
// @14:1094
  INBUF MSSIO37_IN_IOINST (
	.Y(Y_MSSIO37_IN_IOINST_net),
	.PAD(USB0_OCn)
);
// @14:1091
  BIBUF MSSIO8_OUT_IOINST (
	.Y(Y_MSSIO8_OUT_IOINST_net),
	.PAD(EMMC_DATA4),
	.D(D_MSSIO8_OUT_IOINST_net),
	.E(E_MSSIO8_OUT_IOINST_net)
);
// @14:1087
  OUTBUF DDR_A0_IOINST (
	.PAD(CA[0]),
	.D(D_DDR_A0_IOINST_net)
);
// @14:1085
  INBUF MSSIO28_IN_IOINST (
	.Y(Y_MSSIO28_IN_IOINST_net),
	.PAD(UART0_RXD)
);
// @14:1083
  OUTBUF MSSIO30_OUT_IOINST (
	.PAD(ADC_SCK),
	.D(D_MSSIO30_OUT_IOINST_net)
);
// @14:1080
  BIBUF DDR_DQ11_OUT_IOINST (
	.Y(Y_DDR_DQ11_OUT_IOINST_net),
	.PAD(DQ[11]),
	.D(D_DDR_DQ11_OUT_IOINST_net),
	.E(E_DDR_DQ11_OUT_IOINST_net)
);
// @14:1074
  BIBUF DDR_DQ13_OUT_IOINST (
	.Y(Y_DDR_DQ13_OUT_IOINST_net),
	.PAD(DQ[13]),
	.D(D_DDR_DQ13_OUT_IOINST_net),
	.E(E_DDR_DQ13_OUT_IOINST_net)
);
// @14:1068
  BIBUF MSSIO10_OUT_IOINST (
	.Y(Y_MSSIO10_OUT_IOINST_net),
	.PAD(EMMC_DATA6),
	.D(D_MSSIO10_OUT_IOINST_net),
	.E(E_MSSIO10_OUT_IOINST_net)
);
// @14:1063
  BIBUF DDR_DQ10_OUT_IOINST (
	.Y(Y_DDR_DQ10_OUT_IOINST_net),
	.PAD(DQ[10]),
	.D(D_DDR_DQ10_OUT_IOINST_net),
	.E(E_DDR_DQ10_OUT_IOINST_net)
);
// @14:1060
  BIBUF DDR_DQ14_OUT_IOINST (
	.Y(Y_DDR_DQ14_OUT_IOINST_net),
	.PAD(DQ[14]),
	.D(D_DDR_DQ14_OUT_IOINST_net),
	.E(E_DDR_DQ14_OUT_IOINST_net)
);
// @14:1057
  BIBUF MSSIO21_OUT_IOINST (
	.Y(Y_MSSIO21_OUT_IOINST_net),
	.PAD(USB0_DATA3),
	.D(D_MSSIO21_OUT_IOINST_net),
	.E(E_MSSIO21_OUT_IOINST_net)
);
// @14:1054
  BIBUF DDR_DQ18_OUT_IOINST (
	.Y(Y_DDR_DQ18_OUT_IOINST_net),
	.PAD(DQ[18]),
	.D(D_DDR_DQ18_OUT_IOINST_net),
	.E(E_DDR_DQ18_OUT_IOINST_net)
);
// @14:1048
  BIBUF MSSIO27_OUT_IOINST (
	.Y(Y_MSSIO27_OUT_IOINST_net),
	.PAD(I2C_1_SDA),
	.D(D_MSSIO27_OUT_IOINST_net),
	.E(E_MSSIO27_OUT_IOINST_net)
);
// @14:1045
  BIBUF MSSIO2_OUT_IOINST (
	.Y(Y_MSSIO2_OUT_IOINST_net),
	.PAD(EMMC_DATA0),
	.D(D_MSSIO2_OUT_IOINST_net),
	.E(E_MSSIO2_OUT_IOINST_net)
);
// @14:1041
  OUTBUF DDR_DM3_OUT_IOINST (
	.PAD(DM[3]),
	.D(D_DDR_DM3_OUT_IOINST_net)
);
// @14:1038
  BIBUF MSSIO4_OUT_IOINST (
	.Y(Y_MSSIO4_OUT_IOINST_net),
	.PAD(EMMC_DATA2),
	.D(D_MSSIO4_OUT_IOINST_net),
	.E(E_MSSIO4_OUT_IOINST_net)
);
// @14:1036
  INBUF MSSIO15_IN_IOINST (
	.Y(Y_MSSIO15_IN_IOINST_net),
	.PAD(USB0_DIR)
);
// @14:1033
  BIBUF DDR_DQ26_OUT_IOINST (
	.Y(Y_DDR_DQ26_OUT_IOINST_net),
	.PAD(DQ[26]),
	.D(D_DDR_DQ26_OUT_IOINST_net),
	.E(E_DDR_DQ26_OUT_IOINST_net)
);
// @14:1030
  BIBUF MSSIO18_OUT_IOINST (
	.Y(Y_MSSIO18_OUT_IOINST_net),
	.PAD(USB0_DATA0),
	.D(D_MSSIO18_OUT_IOINST_net),
	.E(E_MSSIO18_OUT_IOINST_net)
);
// @14:1027
  BIBUF MSSIO24_OUT_IOINST (
	.Y(Y_MSSIO24_OUT_IOINST_net),
	.PAD(USB0_DATA6),
	.D(D_MSSIO24_OUT_IOINST_net),
	.E(E_MSSIO24_OUT_IOINST_net)
);
// @14:1025
  OUTBUF DDR_DM2_OUT_IOINST (
	.PAD(DM[2]),
	.D(D_DDR_DM2_OUT_IOINST_net)
);
// @14:1022
  BIBUF MSSIO33_OUT_IOINST (
	.Y(Y_MSSIO33_OUT_IOINST_net),
	.PAD(ADC_MISO),
	.D(D_MSSIO33_OUT_IOINST_net),
	.E(E_MSSIO33_OUT_IOINST_net)
);
// @14:1019
  BIBUF DDR_DQ27_OUT_IOINST (
	.Y(Y_DDR_DQ27_OUT_IOINST_net),
	.PAD(DQ[27]),
	.D(D_DDR_DQ27_OUT_IOINST_net),
	.E(E_DDR_DQ27_OUT_IOINST_net)
);
// @14:1016
  BIBUF MSSIO5_OUT_IOINST (
	.Y(Y_MSSIO5_OUT_IOINST_net),
	.PAD(EMMC_DATA3),
	.D(D_MSSIO5_OUT_IOINST_net),
	.E(E_MSSIO5_OUT_IOINST_net)
);
// @14:1014
  OUTBUF DDR_RAM_RST_N_IOINST (
	.PAD(RESET_N),
	.D(D_DDR_RAM_RST_N_IOINST_net)
);
// @14:1011
  BIBUF DDR_DQ22_OUT_IOINST (
	.Y(Y_DDR_DQ22_OUT_IOINST_net),
	.PAD(DQ[22]),
	.D(D_DDR_DQ22_OUT_IOINST_net),
	.E(E_DDR_DQ22_OUT_IOINST_net)
);
// @14:1008
  OUTBUF DDR_A1_IOINST (
	.PAD(CA[1]),
	.D(D_DDR_A1_IOINST_net)
);
// @14:1006
  OUTBUF MSSIO29_OUT_IOINST (
	.PAD(UART0_TXD),
	.D(D_MSSIO29_OUT_IOINST_net)
);
// @14:1004
  OUTBUF MSSIO35_OUT_IOINST (
	.PAD(PHY_MDC),
	.D(D_MSSIO35_OUT_IOINST_net)
);
// @14:1001
  BIBUF DDR_DQ9_OUT_IOINST (
	.Y(Y_DDR_DQ9_OUT_IOINST_net),
	.PAD(DQ[9]),
	.D(D_DDR_DQ9_OUT_IOINST_net),
	.E(E_DDR_DQ9_OUT_IOINST_net)
);
// @14:999
  INBUF MSSIO34_IN_IOINST (
	.Y(Y_MSSIO34_IN_IOINST_net),
	.PAD(ADC_IRQn)
);
// @14:998
  OUTBUF DDR_ODT0_IOINST (
	.PAD(ODT),
	.D(D_DDR_ODT0_IOINST_net)
);
// @14:995
  BIBUF DDR_DQ4_OUT_IOINST (
	.Y(Y_DDR_DQ4_OUT_IOINST_net),
	.PAD(DQ[4]),
	.D(D_DDR_DQ4_OUT_IOINST_net),
	.E(E_DDR_DQ4_OUT_IOINST_net)
);
// @14:992
  BIBUF MSSIO36_OUT_IOINST (
	.Y(Y_MSSIO36_OUT_IOINST_net),
	.PAD(PHY_MDIO),
	.D(D_MSSIO36_OUT_IOINST_net),
	.E(E_MSSIO36_OUT_IOINST_net)
);
// @14:989
  BIBUF DDR_DQ29_OUT_IOINST (
	.Y(Y_DDR_DQ29_OUT_IOINST_net),
	.PAD(DQ[29]),
	.D(D_DDR_DQ29_OUT_IOINST_net),
	.E(E_DDR_DQ29_OUT_IOINST_net)
);
// @14:986
  BIBUF MSSIO32_OUT_IOINST (
	.Y(Y_MSSIO32_OUT_IOINST_net),
	.PAD(ADC_MOSI),
	.D(D_MSSIO32_OUT_IOINST_net),
	.E(E_MSSIO32_OUT_IOINST_net)
);
// @14:985
  OUTBUF DDR_A2_IOINST (
	.PAD(CA[2]),
	.D(D_DDR_A2_IOINST_net)
);
// @14:983
  OUTBUF DDR_DM1_OUT_IOINST (
	.PAD(DM[1]),
	.D(D_DDR_DM1_OUT_IOINST_net)
);
// @14:981
  INBUF MSSIO13_IN_IOINST (
	.Y(Y_MSSIO13_IN_IOINST_net),
	.PAD(USER_BUTTON)
);
// @14:980
  OUTBUF DDR_A5_IOINST (
	.PAD(CA[5]),
	.D(D_DDR_A5_IOINST_net)
);
// @14:978
  OUTBUF MSSIO0_OUT_IOINST (
	.PAD(EMMC_CLK),
	.D(D_MSSIO0_OUT_IOINST_net)
);
// @14:975
  BIBUF DDR_DQ31_OUT_IOINST (
	.Y(Y_DDR_DQ31_OUT_IOINST_net),
	.PAD(DQ[31]),
	.D(D_DDR_DQ31_OUT_IOINST_net),
	.E(E_DDR_DQ31_OUT_IOINST_net)
);
// @14:973
  OUTBUF DDR_DM0_OUT_IOINST (
	.PAD(DM[0]),
	.D(D_DDR_DM0_OUT_IOINST_net)
);
// @14:970
  BIBUF DDR_DQ3_OUT_IOINST (
	.Y(Y_DDR_DQ3_OUT_IOINST_net),
	.PAD(DQ[3]),
	.D(D_DDR_DQ3_OUT_IOINST_net),
	.E(E_DDR_DQ3_OUT_IOINST_net)
);
// @14:967
  BIBUF MSSIO20_OUT_IOINST (
	.Y(Y_MSSIO20_OUT_IOINST_net),
	.PAD(USB0_DATA2),
	.D(D_MSSIO20_OUT_IOINST_net),
	.E(E_MSSIO20_OUT_IOINST_net)
);
// @14:966
  OUTBUF DDR_A4_IOINST (
	.PAD(CA[4]),
	.D(D_DDR_A4_IOINST_net)
);
// @14:964
  INBUF MSSIO6_IN_IOINST (
	.Y(Y_MSSIO6_IN_IOINST_net),
	.PAD(EMMC_STRB)
);
// @14:961
  BIBUF DDR_DQ25_OUT_IOINST (
	.Y(Y_DDR_DQ25_OUT_IOINST_net),
	.PAD(DQ[25]),
	.D(D_DDR_DQ25_OUT_IOINST_net),
	.E(E_DDR_DQ25_OUT_IOINST_net)
);
// @14:959
  OUTBUF MSSIO12_OUT_IOINST (
	.PAD(SD_CARD_CS),
	.D(D_MSSIO12_OUT_IOINST_net)
);
// @14:956
  BIBUF DDR_DQ2_OUT_IOINST (
	.Y(Y_DDR_DQ2_OUT_IOINST_net),
	.PAD(DQ[2]),
	.D(D_DDR_DQ2_OUT_IOINST_net),
	.E(E_DDR_DQ2_OUT_IOINST_net)
);
// @14:952
  OUTBUF MSSIO7_OUT_IOINST (
	.PAD(EMMC_RSTN),
	.D(D_MSSIO7_OUT_IOINST_net)
);
// @14:949
  BIBUF DDR_DQ30_OUT_IOINST (
	.Y(Y_DDR_DQ30_OUT_IOINST_net),
	.PAD(DQ[30]),
	.D(D_DDR_DQ30_OUT_IOINST_net),
	.E(E_DDR_DQ30_OUT_IOINST_net)
);
// @14:947
  INBUF MSSIO16_IN_IOINST (
	.Y(Y_MSSIO16_IN_IOINST_net),
	.PAD(USB0_NXT)
);
// @14:943
  INBUF MSSIO14_IN_IOINST (
	.Y(Y_MSSIO14_IN_IOINST_net),
	.PAD(USB0_CLK)
);
// @14:940
  BIBUF DDR_DQ16_OUT_IOINST (
	.Y(Y_DDR_DQ16_OUT_IOINST_net),
	.PAD(DQ[16]),
	.D(D_DDR_DQ16_OUT_IOINST_net),
	.E(E_DDR_DQ16_OUT_IOINST_net)
);
// @14:937
  BIBUF DDR_DQ21_OUT_IOINST (
	.Y(Y_DDR_DQ21_OUT_IOINST_net),
	.PAD(DQ[21]),
	.D(D_DDR_DQ21_OUT_IOINST_net),
	.E(E_DDR_DQ21_OUT_IOINST_net)
);
// @14:936
  OUTBUF DDR_CS0_IOINST (
	.PAD(CS),
	.D(D_DDR_CS0_IOINST_net)
);
// @14:935
  OUTBUF DDR_CKE0_IOINST (
	.PAD(CKE),
	.D(D_DDR_CKE0_IOINST_net)
);
// @14:932
  BIBUF DDR_DQ17_OUT_IOINST (
	.Y(Y_DDR_DQ17_OUT_IOINST_net),
	.PAD(DQ[17]),
	.D(D_DDR_DQ17_OUT_IOINST_net),
	.E(E_DDR_DQ17_OUT_IOINST_net)
);
// @14:929
  BIBUF DDR_DQ23_OUT_IOINST (
	.Y(Y_DDR_DQ23_OUT_IOINST_net),
	.PAD(DQ[23]),
	.D(D_DDR_DQ23_OUT_IOINST_net),
	.E(E_DDR_DQ23_OUT_IOINST_net)
);
// @14:926
  BIBUF MSSIO23_OUT_IOINST (
	.Y(Y_MSSIO23_OUT_IOINST_net),
	.PAD(USB0_DATA5),
	.D(D_MSSIO23_OUT_IOINST_net),
	.E(E_MSSIO23_OUT_IOINST_net)
);
// @14:923
  BIBUF MSSIO9_OUT_IOINST (
	.Y(Y_MSSIO9_OUT_IOINST_net),
	.PAD(EMMC_DATA5),
	.D(D_MSSIO9_OUT_IOINST_net),
	.E(E_MSSIO9_OUT_IOINST_net)
);
  CFG3 I_MSS_RNI7SHB (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[0]),
	.B(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[3]),
	.C(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[1]),
	.Y(m4_e_1)
);
defparam I_MSS_RNI7SHB.INIT=8'h01;
  CFG4 I_MSS_RNIEO3N (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[2]),
	.B(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[7]),
	.C(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[6]),
	.D(m4_e_1),
	.Y(N_14_mux)
);
defparam I_MSS_RNIEO3N.INIT=16'h0100;
  CFG3 I_MSS_RNI8BQU_0 (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[4]),
	.B(N_14_mux),
	.C(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[5]),
	.Y(prdata18)
);
defparam I_MSS_RNI8BQU_0.INIT=8'h08;
  CFG3 I_MSS_RNI8BQU_1 (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[4]),
	.B(N_14_mux),
	.C(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[5]),
	.Y(I_MSS_RNI8BQU_1_1z)
);
defparam I_MSS_RNI8BQU_1.INIT=8'h04;
  CFG3 I_MSS_RNI8BQU (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[4]),
	.B(N_14_mux),
	.C(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[5]),
	.Y(prdata16)
);
defparam I_MSS_RNI8BQU.INIT=8'h40;
// @14:954
  INBUF_DIFF SGMII_RX1_IOINST (
	.Y(Y_SGMII_RX1_IOINST_net),
	.PADN(SGMII_RX1_N),
	.PADP(SGMII_RX1_P)
);
// @14:1088
  INBUF_DIFF SGMII_RX0_IOINST (
	.Y(Y_SGMII_RX0_IOINST_net),
	.PADN(SGMII_RX0_N),
	.PADP(SGMII_RX0_P)
);
// @14:1107
  INBUF_DIFF REFCLK_IOINST (
	.Y(Y_REFCLK_IOINST_net),
	.PADN(REFCLK_N),
	.PADP(REFCLK)
);
// @14:2853
(* SLEW="0" *)  BIBUF_DIFF DDR_DQS2_OUT_IOINST (
	.PADN(DQS_N[2]),
	.PADP(DQS[2]),
	.Y(Y_DDR_DQS2_OUT_IOINST_net),
	.D(D_DDR_DQS2_OUT_IOINST_net),
	.E(E_DDR_DQS2_OUT_IOINST_net)
);
defparam DDR_DQS2_OUT_IOINST.SLEW=2'h0;
// @14:1395
  MSS I_MSS (
	.FIC_0_ACLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.FIC_0_AXI4_M_AWREADY(GND),
	.FIC_0_AXI4_M_WREADY(GND),
	.FIC_0_AXI4_M_BID({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_M_BRESP({GND, GND}),
	.FIC_0_AXI4_M_BVALID(GND),
	.FIC_0_AXI4_M_ARREADY(GND),
	.FIC_0_AXI4_M_RID({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_M_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_M_RRESP({GND, GND}),
	.FIC_0_AXI4_M_RLAST(GND),
	.FIC_0_AXI4_M_RVALID(GND),
	.FIC_0_AXI4_S_AWID({GND, GND, GND, GND}),
	.FIC_0_AXI4_S_AWADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_S_AWLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_S_AWSIZE({GND, GND, GND}),
	.FIC_0_AXI4_S_AWBURST({VCC, VCC}),
	.FIC_0_AXI4_S_AWQOS({GND, GND, GND, GND}),
	.FIC_0_AXI4_S_AWLOCK(GND),
	.FIC_0_AXI4_S_AWCACHE({GND, GND, GND, GND}),
	.FIC_0_AXI4_S_AWPROT({GND, GND, GND}),
	.FIC_0_AXI4_S_AWVALID(GND),
	.FIC_0_AXI4_S_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_S_WSTRB({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FIC_0_AXI4_S_WLAST(GND),
	.FIC_0_AXI4_S_WVALID(GND),
	.FIC_0_AXI4_S_BREADY(GND),
	.FIC_0_AXI4_S_ARID({GND, GND, GND, GND}),
	.FIC_0_AXI4_S_ARADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_S_ARLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_S_ARSIZE({GND, GND, GND}),
	.FIC_0_AXI4_S_ARBURST({VCC, VCC}),
	.FIC_0_AXI4_S_ARQOS({GND, GND, GND, GND}),
	.FIC_0_AXI4_S_ARLOCK(GND),
	.FIC_0_AXI4_S_ARCACHE({GND, GND, GND, GND}),
	.FIC_0_AXI4_S_ARPROT({GND, GND, GND}),
	.FIC_0_AXI4_S_ARVALID(GND),
	.FIC_0_AXI4_S_RREADY(GND),
	.FIC_1_ACLK(CLOCKS_AND_RESETS_FIC_1_ACLK),
	.FIC_1_AXI4_M_AWREADY(GND),
	.FIC_1_AXI4_M_WREADY(GND),
	.FIC_1_AXI4_M_BID({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_M_BRESP({GND, GND}),
	.FIC_1_AXI4_M_BVALID(GND),
	.FIC_1_AXI4_M_ARREADY(GND),
	.FIC_1_AXI4_M_RID({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_M_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_M_RRESP({GND, GND}),
	.FIC_1_AXI4_M_RLAST(GND),
	.FIC_1_AXI4_M_RVALID(GND),
	.FIC_1_AXI4_S_AWID({GND, GND, GND, GND}),
	.FIC_1_AXI4_S_AWADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_S_AWLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_S_AWSIZE({GND, GND, GND}),
	.FIC_1_AXI4_S_AWBURST({VCC, VCC}),
	.FIC_1_AXI4_S_AWLOCK(GND),
	.FIC_1_AXI4_S_AWCACHE({GND, GND, GND, GND}),
	.FIC_1_AXI4_S_AWQOS({GND, GND, GND, GND}),
	.FIC_1_AXI4_S_AWPROT({GND, GND, GND}),
	.FIC_1_AXI4_S_AWVALID(GND),
	.FIC_1_AXI4_S_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_S_WSTRB({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FIC_1_AXI4_S_WLAST(GND),
	.FIC_1_AXI4_S_WVALID(GND),
	.FIC_1_AXI4_S_BREADY(GND),
	.FIC_1_AXI4_S_ARID({GND, GND, GND, GND}),
	.FIC_1_AXI4_S_ARADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_S_ARLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_S_ARSIZE({GND, GND, GND}),
	.FIC_1_AXI4_S_ARBURST({VCC, VCC}),
	.FIC_1_AXI4_S_ARQOS({GND, GND, GND, GND}),
	.FIC_1_AXI4_S_ARLOCK(GND),
	.FIC_1_AXI4_S_ARCACHE({GND, GND, GND, GND}),
	.FIC_1_AXI4_S_ARPROT({GND, GND, GND}),
	.FIC_1_AXI4_S_ARVALID(GND),
	.FIC_1_AXI4_S_RREADY(GND),
	.FIC_2_ACLK(CLOCKS_AND_RESETS_FIC_2_ACLK),
	.SPARE_3_F2M(VCC),
	.FIC_2_AXI4_S_AWID({GND, GND, GND, GND}),
	.FIC_2_AXI4_S_AWADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_2_AXI4_S_AWLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_2_AXI4_S_AWSIZE({GND, GND, GND}),
	.FIC_2_AXI4_S_AWBURST({VCC, VCC}),
	.FIC_2_AXI4_S_AWLOCK(GND),
	.FIC_2_AXI4_S_AWCACHE({GND, GND, GND, GND}),
	.FIC_2_AXI4_S_AWQOS({GND, GND, GND, GND}),
	.FIC_2_AXI4_S_AWPROT({GND, GND, GND}),
	.FIC_2_AXI4_S_AWVALID(GND),
	.FIC_2_AXI4_S_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_2_AXI4_S_WSTRB({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FIC_2_AXI4_S_WLAST(GND),
	.FIC_2_AXI4_S_WVALID(GND),
	.FIC_2_AXI4_S_BREADY(GND),
	.FIC_2_AXI4_S_ARID({GND, GND, GND, GND}),
	.FIC_2_AXI4_S_ARADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_2_AXI4_S_ARLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_2_AXI4_S_ARSIZE({GND, GND, GND}),
	.FIC_2_AXI4_S_ARBURST({VCC, VCC}),
	.FIC_2_AXI4_S_ARLOCK(GND),
	.FIC_2_AXI4_S_ARCACHE({GND, GND, GND, GND}),
	.FIC_2_AXI4_S_ARQOS({GND, GND, GND, GND}),
	.FIC_2_AXI4_S_ARPROT({GND, GND, GND}),
	.FIC_2_AXI4_S_ARVALID(GND),
	.FIC_2_AXI4_S_RREADY(GND),
	.FIC_3_PCLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.SPARE_4_F2M(VCC),
	.FIC_3_APB_M_PRDATA(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[31:0]),
	.FIC_3_APB_M_PREADY(PF_SOC_MSS_FIC_3_APB_INITIATOR_PREADY),
	.FIC_3_APB_M_PSLVERR(GND),
	.MMUART_0_DCD_F2M(GND),
	.MMUART_0_RI_F2M(GND),
	.MMUART_0_DSR_F2M(GND),
	.MMUART_0_CTS_F2M(GND),
	.MMUART_0_RXD_F2M(GND),
	.MMUART_0_CLK_F2M(GND),
	.MMUART_1_DCD_F2M(VCC),
	.MMUART_1_RI_F2M(VCC),
	.MMUART_1_DSR_F2M(VCC),
	.MMUART_1_CTS_F2M(GND),
	.MMUART_1_RXD_F2M(GND),
	.MMUART_1_CLK_F2M(GND),
	.MMUART_2_RXD_F2M(GND),
	.MMUART_3_RXD_F2M(GND),
	.MMUART_4_RXD_F2M(GND),
	.CAN_0_RXBUS_F2M(GND),
	.CAN_1_RXBUS_F2M(GND),
	.CAN_CLK_F2M(VCC),
	.QSPI_DATA_F2M({GND, GND, GND, GND}),
	.SPI_0_SS_F2M(GND),
	.SPI_0_DI_F2M(GND),
	.SPI_0_CLK_F2M(GND),
	.SPI_1_SS_F2M(GND),
	.SPI_1_DI_F2M(GND),
	.SPI_1_CLK_F2M(GND),
	.I2C_0_SCL_F2M(I2C0_SCL_BIBUF_Y),
	.I2C_1_SCL_F2M(GND),
	.I2C_0_SDA_F2M(I2C0_SDA_BIBUF_Y),
	.I2C_1_SDA_F2M(GND),
	.I2C_0_BCLK_F2M(GND),
	.I2C_0_SMBALERT_NI_F2M(GND),
	.I2C_0_SMBSUS_NI_F2M(GND),
	.I2C_1_BCLK_F2M(GND),
	.I2C_1_SMBALERT_NI_F2M(GND),
	.I2C_1_SMBSUS_NI_F2M(GND),
	.GPIO_2_F2M({SD_DET_c, GND, GND, GND, CAPE_GPIO_IN[27:0]}),
	.MAC_0_MDI_F2M(GND),
	.MAC_1_MDI_F2M(GND),
	.JTAG_TMS_F2M(GND),
	.JTAG_TCK_F2M(GND),
	.JTAG_TDI_F2M(GND),
	.JTAG_TRSTB_F2M(GND),
	.MSS_INT_F2M({MIV_IHC_C0_0_APP_IRQ_H0, MIV_IHC_C0_0_APP_IRQ_H1, MIV_IHC_C0_0_APP_IRQ_H2, MIV_IHC_C0_0_APP_IRQ_H3, MIV_IHC_C0_0_APP_IRQ_H4, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, PHY_INTn_c, GND, GND}),
	.SPARE_1_F2M({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SPARE_2_F2M({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.BOOT_FAIL_CLEAR_F2M(GND),
	.MSS_RESET_N_F2M(VCC),
	.GPIO_RESET_N_F2M(GND),
	.USOC_TRACE_CLOCK_F2M(GND),
	.USOC_TRACE_VALID_F2M(GND),
	.USOC_TRACE_DATA_F2M({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SPARE_5_F2M(VCC),
	.MAC_0_GMII_MII_RXD_F2M({GND, GND, GND, GND, GND, GND, GND, GND}),
	.MAC_0_GMII_MII_RX_DV_F2M(GND),
	.MAC_0_GMII_MII_RX_ER_F2M(GND),
	.MAC_0_GMII_MII_RX_CRS_F2M(GND),
	.MAC_0_GMII_MII_RX_COL_F2M(GND),
	.MAC_0_GMII_MII_RX_CLK_F2M(GND),
	.MAC_0_GMII_MII_TX_CLK_F2M(GND),
	.MAC_0_TSU_CLK_F2M(GND),
	.MAC_1_GMII_MII_RXD_F2M({GND, GND, GND, GND, GND, GND, GND, GND}),
	.MAC_1_GMII_MII_RX_DV_F2M(GND),
	.MAC_1_GMII_MII_RX_ER_F2M(GND),
	.MAC_1_GMII_MII_RX_CRS_F2M(GND),
	.MAC_1_GMII_MII_RX_COL_F2M(GND),
	.MAC_1_GMII_MII_RX_CLK_F2M(GND),
	.MAC_1_GMII_MII_TX_CLK_F2M(GND),
	.MAC_1_TSU_CLK_F2M(GND),
	.MAC_0_FILTER_MATCH1_F2M(GND),
	.MAC_0_FILTER_MATCH2_F2M(GND),
	.MAC_0_FILTER_MATCH3_F2M(GND),
	.MAC_0_FILTER_MATCH4_F2M(GND),
	.MAC_1_FILTER_MATCH1_F2M(GND),
	.MAC_1_FILTER_MATCH2_F2M(GND),
	.MAC_1_FILTER_MATCH3_F2M(GND),
	.MAC_1_FILTER_MATCH4_F2M(GND),
	.MAC_0_TSU_GEM_MS_F2M(GND),
	.MAC_0_TSU_GEM_INC_CTRL_F2M({GND, GND}),
	.MAC_1_TSU_GEM_MS_F2M(GND),
	.MAC_1_TSU_GEM_INC_CTRL_F2M({GND, GND}),
	.CRYPTO_HCLK(VCC),
	.CRYPTO_HRESETN(VCC),
	.CRYPTO_AHB_M_HREADY(GND),
	.CRYPTO_AHB_M_HRESP(GND),
	.CRYPTO_AHB_M_HRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CRYPTO_AHB_S_HSEL(GND),
	.CRYPTO_AHB_S_HADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CRYPTO_AHB_S_HWDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CRYPTO_AHB_S_HSIZE({GND, GND}),
	.CRYPTO_AHB_S_HTRANS({GND, GND}),
	.CRYPTO_AHB_S_HWRITE(GND),
	.CRYPTO_AHB_S_HREADY(GND),
	.CRYPTO_STALL_F2M(VCC),
	.CRYPTO_PURGE_F2M(VCC),
	.CRYPTO_GO_F2M(VCC),
	.CRYPTO_REQUEST_F2M(VCC),
	.CRYPTO_RELEASE_F2M(VCC),
	.CRYPTO_XENABLE_F2M(VCC),
	.CRYPTO_XWDATA_F2M({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CRYPTO_XOUTACK_F2M(VCC),
	.CRYPTO_MESH_CLEAR_F2M(GND),
	.EMMC_SD_CLK_F2M(VCC),
	.FIC_0_DLL_LOCK_M2F(PF_SOC_MSS_FIC_0_DLL_LOCK_M2F),
	.FIC_1_DLL_LOCK_M2F(PF_SOC_MSS_FIC_1_DLL_LOCK_M2F),
	.FIC_2_DLL_LOCK_M2F(PF_SOC_MSS_FIC_2_DLL_LOCK_M2F),
	.FIC_3_DLL_LOCK_M2F(PF_SOC_MSS_FIC_3_DLL_LOCK_M2F),
	.FIC_0_AXI4_M_AWID(FIC_0_AXI4_M_AWID[7:0]),
	.FIC_0_AXI4_M_AWADDR(FIC_0_AXI4_M_AWADDR[37:0]),
	.FIC_0_AXI4_M_AWLEN(FIC_0_AXI4_M_AWLEN[7:0]),
	.FIC_0_AXI4_M_AWSIZE(FIC_0_AXI4_M_AWSIZE[2:0]),
	.FIC_0_AXI4_M_AWBURST(FIC_0_AXI4_M_AWBURST[1:0]),
	.FIC_0_AXI4_M_AWLOCK(FIC_0_AXI4_M_AWLOCK),
	.FIC_0_AXI4_M_AWQOS(FIC_0_AXI4_M_AWQOS[3:0]),
	.FIC_0_AXI4_M_AWCACHE(FIC_0_AXI4_M_AWCACHE[3:0]),
	.FIC_0_AXI4_M_AWPROT(FIC_0_AXI4_M_AWPROT[2:0]),
	.FIC_0_AXI4_M_AWVALID(FIC_0_AXI4_M_AWVALID),
	.FIC_0_AXI4_M_WDATA(FIC_0_AXI4_M_WDATA[63:0]),
	.FIC_0_AXI4_M_WSTRB(FIC_0_AXI4_M_WSTRB[7:0]),
	.FIC_0_AXI4_M_WLAST(FIC_0_AXI4_M_WLAST),
	.FIC_0_AXI4_M_WVALID(FIC_0_AXI4_M_WVALID),
	.FIC_0_AXI4_M_BREADY(FIC_0_AXI4_M_BREADY),
	.FIC_0_AXI4_M_ARID(FIC_0_AXI4_M_ARID[7:0]),
	.FIC_0_AXI4_M_ARADDR(FIC_0_AXI4_M_ARADDR[37:0]),
	.FIC_0_AXI4_M_ARLEN(FIC_0_AXI4_M_ARLEN[7:0]),
	.FIC_0_AXI4_M_ARSIZE(FIC_0_AXI4_M_ARSIZE[2:0]),
	.FIC_0_AXI4_M_ARBURST(FIC_0_AXI4_M_ARBURST[1:0]),
	.FIC_0_AXI4_M_ARLOCK(FIC_0_AXI4_M_ARLOCK),
	.FIC_0_AXI4_M_ARQOS(FIC_0_AXI4_M_ARQOS[3:0]),
	.FIC_0_AXI4_M_ARCACHE(FIC_0_AXI4_M_ARCACHE[3:0]),
	.FIC_0_AXI4_M_ARPROT(FIC_0_AXI4_M_ARPROT[2:0]),
	.FIC_0_AXI4_M_ARVALID(FIC_0_AXI4_M_ARVALID),
	.FIC_0_AXI4_M_RREADY(FIC_0_AXI4_M_RREADY),
	.FIC_0_AXI4_S_AWREADY(FIC_0_AXI4_S_AWREADY),
	.FIC_0_AXI4_S_WREADY(FIC_0_AXI4_S_WREADY),
	.FIC_0_AXI4_S_BID(FIC_0_AXI4_S_BID[3:0]),
	.FIC_0_AXI4_S_BRESP(FIC_0_AXI4_S_BRESP[1:0]),
	.FIC_0_AXI4_S_BVALID(FIC_0_AXI4_S_BVALID),
	.FIC_0_AXI4_S_ARREADY(FIC_0_AXI4_S_ARREADY),
	.FIC_0_AXI4_S_RID(FIC_0_AXI4_S_RID[3:0]),
	.FIC_0_AXI4_S_RDATA(FIC_0_AXI4_S_RDATA[63:0]),
	.FIC_0_AXI4_S_RRESP(FIC_0_AXI4_S_RRESP[1:0]),
	.FIC_0_AXI4_S_RLAST(FIC_0_AXI4_S_RLAST),
	.FIC_0_AXI4_S_RVALID(FIC_0_AXI4_S_RVALID),
	.FIC_1_AXI4_M_AWID(FIC_1_AXI4_M_AWID[7:0]),
	.FIC_1_AXI4_M_AWADDR(FIC_1_AXI4_M_AWADDR[37:0]),
	.FIC_1_AXI4_M_AWLEN(FIC_1_AXI4_M_AWLEN[7:0]),
	.FIC_1_AXI4_M_AWSIZE(FIC_1_AXI4_M_AWSIZE[2:0]),
	.FIC_1_AXI4_M_AWBURST(FIC_1_AXI4_M_AWBURST[1:0]),
	.FIC_1_AXI4_M_AWLOCK(FIC_1_AXI4_M_AWLOCK),
	.FIC_1_AXI4_M_AWQOS(FIC_1_AXI4_M_AWQOS[3:0]),
	.FIC_1_AXI4_M_AWCACHE(FIC_1_AXI4_M_AWCACHE[3:0]),
	.FIC_1_AXI4_M_AWPROT(FIC_1_AXI4_M_AWPROT[2:0]),
	.FIC_1_AXI4_M_AWVALID(FIC_1_AXI4_M_AWVALID),
	.FIC_1_AXI4_M_WDATA(FIC_1_AXI4_M_WDATA[63:0]),
	.FIC_1_AXI4_M_WSTRB(FIC_1_AXI4_M_WSTRB[7:0]),
	.FIC_1_AXI4_M_WLAST(FIC_1_AXI4_M_WLAST),
	.FIC_1_AXI4_M_WVALID(FIC_1_AXI4_M_WVALID),
	.FIC_1_AXI4_M_BREADY(FIC_1_AXI4_M_BREADY),
	.FIC_1_AXI4_M_ARID(FIC_1_AXI4_M_ARID[7:0]),
	.FIC_1_AXI4_M_ARADDR(FIC_1_AXI4_M_ARADDR[37:0]),
	.FIC_1_AXI4_M_ARLEN(FIC_1_AXI4_M_ARLEN[7:0]),
	.FIC_1_AXI4_M_ARSIZE(FIC_1_AXI4_M_ARSIZE[2:0]),
	.FIC_1_AXI4_M_ARBURST(FIC_1_AXI4_M_ARBURST[1:0]),
	.FIC_1_AXI4_M_ARLOCK(FIC_1_AXI4_M_ARLOCK),
	.FIC_1_AXI4_M_ARQOS(FIC_1_AXI4_M_ARQOS[3:0]),
	.FIC_1_AXI4_M_ARCACHE(FIC_1_AXI4_M_ARCACHE[3:0]),
	.FIC_1_AXI4_M_ARPROT(FIC_1_AXI4_M_ARPROT[2:0]),
	.FIC_1_AXI4_M_ARVALID(FIC_1_AXI4_M_ARVALID),
	.FIC_1_AXI4_M_RREADY(FIC_1_AXI4_M_RREADY),
	.FIC_1_AXI4_S_AWREADY(FIC_1_AXI4_S_AWREADY),
	.FIC_1_AXI4_S_WREADY(FIC_1_AXI4_S_WREADY),
	.FIC_1_AXI4_S_BID(FIC_1_AXI4_S_BID[3:0]),
	.FIC_1_AXI4_S_BRESP(FIC_1_AXI4_S_BRESP[1:0]),
	.FIC_1_AXI4_S_BVALID(FIC_1_AXI4_S_BVALID),
	.FIC_1_AXI4_S_ARREADY(FIC_1_AXI4_S_ARREADY),
	.FIC_1_AXI4_S_RID(FIC_1_AXI4_S_RID[3:0]),
	.FIC_1_AXI4_S_RDATA(FIC_1_AXI4_S_RDATA[63:0]),
	.FIC_1_AXI4_S_RRESP(FIC_1_AXI4_S_RRESP[1:0]),
	.FIC_1_AXI4_S_RLAST(FIC_1_AXI4_S_RLAST),
	.FIC_1_AXI4_S_RVALID(FIC_1_AXI4_S_RVALID),
	.FIC_2_AXI4_S_AWREADY(FIC_2_AXI4_S_AWREADY),
	.FIC_2_AXI4_S_WREADY(FIC_2_AXI4_S_WREADY),
	.FIC_2_AXI4_S_BID(FIC_2_AXI4_S_BID[3:0]),
	.FIC_2_AXI4_S_BRESP(FIC_2_AXI4_S_BRESP[1:0]),
	.FIC_2_AXI4_S_BVALID(FIC_2_AXI4_S_BVALID),
	.FIC_2_AXI4_S_ARREADY(FIC_2_AXI4_S_ARREADY),
	.FIC_2_AXI4_S_RID(FIC_2_AXI4_S_RID[3:0]),
	.FIC_2_AXI4_S_RDATA(FIC_2_AXI4_S_RDATA[63:0]),
	.FIC_2_AXI4_S_RRESP(FIC_2_AXI4_S_RRESP[1:0]),
	.FIC_2_AXI4_S_RLAST(FIC_2_AXI4_S_RLAST),
	.FIC_2_AXI4_S_RVALID(FIC_2_AXI4_S_RVALID),
	.FIC_3_APB_M_PSEL(PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx),
	.FIC_3_APB_M_PADDR({PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0, APB_ARBITER_0_APB_MASTER_low_PADDR[27:24], FIC_3_APB_M_PADDR_1[23:20], APB_ARBITER_0_APB_MASTER_high_PADDR[19:8], BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[7:0]}),
	.FIC_3_APB_M_PWRITE(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE),
	.FIC_3_APB_M_PENABLE(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE),
	.FIC_3_APB_M_PSTRB(FIC_3_APB_M_PSTRB[3:0]),
	.FIC_3_APB_M_PWDATA(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[31:0]),
	.MMUART_0_DTR_M2F(MMUART_0_DTR_M2F),
	.MMUART_0_RTS_M2F(MMUART_0_RTS_M2F),
	.MMUART_0_TXD_M2F(MMUART_0_TXD_M2F),
	.MMUART_0_TXD_OE_M2F(MMUART_0_TXD_OE_M2F),
	.MMUART_1_DTR_M2F(MMUART_1_DTR_M2F),
	.MMUART_1_RTS_M2F(MMUART_1_RTS_M2F),
	.MMUART_1_TXD_M2F(MMUART_1_TXD_M2F),
	.MMUART_1_TXD_OE_M2F(MMUART_1_TXD_OE_M2F),
	.MMUART_0_OUT1N_M2F(MMUART_0_OUT1N_M2F),
	.MMUART_0_OUT2N_M2F(MMUART_0_OUT2N_M2F),
	.MMUART_0_TE_M2F(MMUART_0_TE_M2F),
	.MMUART_0_ESWM_M2F(MMUART_0_ESWM_M2F),
	.MMUART_0_CLK_M2F(MMUART_0_CLK_M2F),
	.MMUART_0_CLK_OE_M2F(MMUART_0_CLK_OE_M2F),
	.MMUART_1_OUT1N_M2F(MMUART_1_OUT1N_M2F),
	.MMUART_1_OUT2N_M2F(MMUART_1_OUT2N_M2F),
	.MMUART_1_TE_M2F(MMUART_1_TE_M2F),
	.MMUART_1_ESWM_M2F(MMUART_1_ESWM_M2F),
	.MMUART_1_CLK_M2F(MMUART_1_CLK_M2F),
	.MMUART_1_CLK_OE_M2F(MMUART_1_CLK_OE_M2F),
	.MMUART_2_TXD_M2F(MMUART_2_TXD_M2F),
	.MMUART_3_TXD_M2F(MMUART_3_TXD_M2F),
	.MMUART_4_TXD_M2F(MMUART_4_TXD_M2F),
	.CAN_0_TX_EBL_M2F(CAN_0_TX_EBL_M2F),
	.CAN_0_TXBUS_M2F(CAN_0_TXBUS_M2F),
	.CAN_1_TX_EBL_M2F(CAN_1_TX_EBL_M2F),
	.CAN_1_TXBUS_M2F(CAN_1_TXBUS_M2F),
	.QSPI_SEL_M2F(QSPI_SEL_M2F),
	.QSPI_SEL_OE_M2F(QSPI_SEL_OE_M2F),
	.QSPI_CLK_M2F(QSPI_CLK_M2F),
	.QSPI_CLK_OE_M2F(QSPI_CLK_OE_M2F),
	.QSPI_DATA_M2F(QSPI_DATA_M2F[3:0]),
	.QSPI_DATA_OE_M2F(QSPI_DATA_OE_M2F[3:0]),
	.SPI_0_SS1_M2F(SPI_0_SS1_M2F),
	.SPI_0_SS1_OE_M2F(SPI_0_SS1_OE_M2F),
	.SPI_1_SS1_M2F(SPI_1_SS1_M2F),
	.SPI_1_SS1_OE_M2F(SPI_1_SS1_OE_M2F),
	.SPI_0_DO_M2F(SPI_0_DO_M2F),
	.SPI_0_DO_OE_M2F(SPI_0_DO_OE_M2F),
	.SPI_0_CLK_M2F(SPI_0_CLK_M2F),
	.SPI_0_CLK_OE_M2F(SPI_0_CLK_OE_M2F),
	.SPI_1_DO_M2F(SPI_1_DO_M2F),
	.SPI_1_DO_OE_M2F(SPI_1_DO_OE_M2F),
	.SPI_1_CLK_M2F(SPI_1_CLK_M2F),
	.SPI_1_CLK_OE_M2F(SPI_1_CLK_OE_M2F),
	.I2C_0_SCL_OE_M2F(I2C_0_SCL_OE_M2F_I_MSS_net),
	.I2C_0_SDA_OE_M2F(I2C_0_SDA_OE_M2F_I_MSS_net),
	.I2C_1_SCL_OE_M2F(I2C_1_SCL_OE_M2F),
	.I2C_1_SDA_OE_M2F(I2C_1_SDA_OE_M2F),
	.I2C_0_SMBALERT_NO_M2F(I2C_0_SMBALERT_NO_M2F),
	.I2C_0_SMBSUS_NO_M2F(I2C_0_SMBSUS_NO_M2F),
	.I2C_1_SMBALERT_NO_M2F(I2C_1_SMBALERT_NO_M2F),
	.I2C_1_SMBSUS_NO_M2F(I2C_1_SMBSUS_NO_M2F),
	.GPIO_2_M2F({GPIO_2_M2F[31], VIO_ENABLE_c, GPIO_2_M2F_29, GPIO_2_M2F_28, BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[27:6], GPIO_2_M2F_5, BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[4:0]}),
	.GPIO_2_OE_M2F({GPIO_2_OE_M2F[31:28], BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[27:6], GPIO_2_OE_M2F_5, BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[4:0]}),
	.MAC_0_MDO_M2F(MAC_0_MDO_M2F),
	.MAC_0_MDO_OE_M2F(MAC_0_MDO_OE_M2F),
	.MAC_0_MDC_M2F(MAC_0_MDC_M2F),
	.MAC_1_MDO_M2F(MAC_1_MDO_M2F),
	.MAC_1_MDO_OE_M2F(MAC_1_MDO_OE_M2F),
	.MAC_1_MDC_M2F(MAC_1_MDC_M2F),
	.JTAG_TDO_M2F(JTAG_TDO_M2F),
	.JTAG_TDO_OE_M2F(JTAG_TDO_OE_M2F),
	.MSS_INT_M2F(MSS_INT_M2F[15:0]),
	.SPARE_M2F(SPARE_M2F[37:0]),
	.PLL_CPU_LOCK_M2F(PLL_CPU_LOCK_M2F),
	.PLL_DDR_LOCK_M2F(PLL_DDR_LOCK_M2F),
	.PLL_SGMII_LOCK_M2F(PLL_SGMII_LOCK_M2F),
	.MSS_STATUS_M2F(MSS_STATUS_M2F[16:0]),
	.BOOT_FAIL_ERROR_M2F(BOOT_FAIL_ERROR_M2F),
	.MSS_RESET_N_M2F(BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F),
	.SPARE_2_M2F(SPARE_2_M2F[4:0]),
	.SPARE_3_M2F(SPARE_3_M2F),
	.SPARE_4_M2F(SPARE_4_M2F[2:0]),
	.SPARE_5_M2F(SPARE_5_M2F[6:0]),
	.WDOG_0_INTERRUPT_M2F(WDOG_0_INTERRUPT_M2F),
	.WDOG_1_INTERRUPT_M2F(WDOG_1_INTERRUPT_M2F),
	.WDOG_2_INTERRUPT_M2F(WDOG_2_INTERRUPT_M2F),
	.WDOG_3_INTERRUPT_M2F(WDOG_3_INTERRUPT_M2F),
	.WDOG_4_INTERRUPT_M2F(WDOG_4_INTERRUPT_M2F),
	.MPU_VIOLATION_FROM_FIC_0_M2F(MPU_VIOLATION_FROM_FIC_0_M2F),
	.MPU_VIOLATION_FROM_FIC_1_M2F(MPU_VIOLATION_FROM_FIC_1_M2F),
	.MPU_VIOLATION_FROM_FIC_2_M2F(MPU_VIOLATION_FROM_FIC_2_M2F),
	.MPU_VIOLATION_FROM_CRYPTO_M2F(MPU_VIOLATION_FROM_CRYPTO_M2F),
	.MPU_VIOLATION_FROM_MAC_0_M2F(MPU_VIOLATION_FROM_MAC_0_M2F),
	.MPU_VIOLATION_FROM_MAC_1_M2F(MPU_VIOLATION_FROM_MAC_1_M2F),
	.MPU_VIOLATION_FROM_USB_M2F(MPU_VIOLATION_FROM_USB_M2F),
	.MPU_VIOLATION_FROM_EMMC_SD_M2F(MPU_VIOLATION_FROM_EMMC_SD_M2F),
	.MPU_VIOLATION_FROM_SCB_M2F(MPU_VIOLATION_FROM_SCB_M2F),
	.MPU_VIOLATION_FROM_TRACE_M2F(MPU_VIOLATION_FROM_TRACE_M2F),
	.REBOOT_REQUESTED_M2F(REBOOT_REQUESTED_M2F),
	.CPU_IN_RESET_M2F(CPU_IN_RESET_M2F),
	.AXI_IN_RESET_M2F(AXI_IN_RESET_M2F),
	.SCB_PERIPH_RESET_OCCURRED_M2F(SCB_PERIPH_RESET_OCCURRED_M2F),
	.SCB_MSS_RESET_OCCURRED_M2F(SCB_MSS_RESET_OCCURRED_M2F),
	.SCB_CPU_RESET_OCCURRED_M2F(SCB_CPU_RESET_OCCURRED_M2F),
	.DEBUGGER_RESET_OCCURRED_M2F(DEBUGGER_RESET_OCCURRED_M2F),
	.FABRIC_RESET_OCCURRED_M2F(FABRIC_RESET_OCCURRED_M2F),
	.WDOG_RESET_OCCURRED_M2F(WDOG_RESET_OCCURRED_M2F),
	.GPIO_RESET_OCCURRED_M2F(GPIO_RESET_OCCURRED_M2F),
	.SCB_BUS_RESET_OCCURRED_M2F(SCB_BUS_RESET_OCCURRED_M2F),
	.CPU_SOFT_RESET_OCCURRED_M2F(CPU_SOFT_RESET_OCCURRED_M2F),
	.CPU_CLK_DIVIDER_M2F(CPU_CLK_DIVIDER_M2F[1:0]),
	.AXI_CLK_DIVIDER_M2F(AXI_CLK_DIVIDER_M2F[1:0]),
	.AHB_APB_CLK_DIVIDER_M2F(AHB_APB_CLK_DIVIDER_M2F[1:0]),
	.USOC_CONTROL_DATA_M2F(USOC_CONTROL_DATA_M2F[7:0]),
	.MAC_0_GMII_MII_TXD_M2F(MAC_0_GMII_MII_TXD_M2F[7:0]),
	.MAC_0_GMII_MII_TX_EN_M2F(MAC_0_GMII_MII_TX_EN_M2F),
	.MAC_0_GMII_MII_TX_ER_M2F(MAC_0_GMII_MII_TX_ER_M2F),
	.MAC_0_LOCAL_LOOPBACK_M2F(MAC_0_LOCAL_LOOPBACK_M2F),
	.MAC_0_LOOPBACK_M2F(MAC_0_LOOPBACK_M2F),
	.MAC_0_HALF_DUPLEX_M2F(MAC_0_HALF_DUPLEX_M2F),
	.MAC_0_SPEED_MODE_M2F(MAC_0_SPEED_MODE_M2F[3:0]),
	.MAC_1_GMII_MII_TXD_M2F(MAC_1_GMII_MII_TXD_M2F[7:0]),
	.MAC_1_GMII_MII_TX_EN_M2F(MAC_1_GMII_MII_TX_EN_M2F),
	.MAC_1_GMII_MII_TX_ER_M2F(MAC_1_GMII_MII_TX_ER_M2F),
	.MAC_1_LOCAL_LOOPBACK_M2F(MAC_1_LOCAL_LOOPBACK_M2F),
	.MAC_1_LOOPBACK_M2F(MAC_1_LOOPBACK_M2F),
	.MAC_1_HALF_DUPLEX_M2F(MAC_1_HALF_DUPLEX_M2F),
	.MAC_1_SPEED_MODE_M2F(MAC_1_SPEED_MODE_M2F[3:0]),
	.MAC_0_FILTER_DATA_M2F(MAC_0_FILTER_DATA_M2F[127:0]),
	.MAC_0_FILTER_SA_STB_M2F(MAC_0_FILTER_SA_STB_M2F),
	.MAC_0_FILTER_DA_STB_M2F(MAC_0_FILTER_DA_STB_M2F),
	.MAC_0_FILTER_TYPE_STB_M2F(MAC_0_FILTER_TYPE_STB_M2F),
	.MAC_0_FILTER_VLAN_TAG1_STB_M2F(MAC_0_FILTER_VLAN_TAG1_STB_M2F),
	.MAC_0_FILTER_VLAN_TAG2_STB_M2F(MAC_0_FILTER_VLAN_TAG2_STB_M2F),
	.MAC_0_FILTER_IP_SA_STB_M2F(MAC_0_FILTER_IP_SA_STB_M2F),
	.MAC_0_FILTER_IP_DA_STB_M2F(MAC_0_FILTER_IP_DA_STB_M2F),
	.MAC_0_FILTER_SP_STB_M2F(MAC_0_FILTER_SP_STB_M2F),
	.MAC_0_FILTER_DP_STB_M2F(MAC_0_FILTER_DP_STB_M2F),
	.MAC_0_FILTER_IPV6_M2F(MAC_0_FILTER_IPV6_M2F),
	.MAC_0_WOL_M2F(MAC_0_WOL_M2F),
	.MAC_1_FILTER_DATA_M2F(MAC_1_FILTER_DATA_M2F[127:0]),
	.MAC_1_FILTER_SA_STB_M2F(MAC_1_FILTER_SA_STB_M2F),
	.MAC_1_FILTER_DA_STB_M2F(MAC_1_FILTER_DA_STB_M2F),
	.MAC_1_FILTER_TYPE_STB_M2F(MAC_1_FILTER_TYPE_STB_M2F),
	.MAC_1_FILTER_VLAN_TAG1_STB_M2F(MAC_1_FILTER_VLAN_TAG1_STB_M2F),
	.MAC_1_FILTER_VLAN_TAG2_STB_M2F(MAC_1_FILTER_VLAN_TAG2_STB_M2F),
	.MAC_1_FILTER_IP_SA_STB_M2F(MAC_1_FILTER_IP_SA_STB_M2F),
	.MAC_1_FILTER_IP_DA_STB_M2F(MAC_1_FILTER_IP_DA_STB_M2F),
	.MAC_1_FILTER_SP_STB_M2F(MAC_1_FILTER_SP_STB_M2F),
	.MAC_1_FILTER_DP_STB_M2F(MAC_1_FILTER_DP_STB_M2F),
	.MAC_1_FILTER_IPV6_M2F(MAC_1_FILTER_IPV6_M2F),
	.MAC_1_WOL_M2F(MAC_1_WOL_M2F),
	.MAC_0_TSU_SOF_TX_M2F(MAC_0_TSU_SOF_TX_M2F),
	.MAC_0_TSU_SYNC_FRAME_TX_M2F(MAC_0_TSU_SYNC_FRAME_TX_M2F),
	.MAC_0_TSU_DELAY_REQ_TX_M2F(MAC_0_TSU_DELAY_REQ_TX_M2F),
	.MAC_0_TSU_PDELAY_REQ_TX_M2F(MAC_0_TSU_PDELAY_REQ_TX_M2F),
	.MAC_0_TSU_PDELAY_RESP_TX_M2F(MAC_0_TSU_PDELAY_RESP_TX_M2F),
	.MAC_0_TSU_SOF_RX_M2F(MAC_0_TSU_SOF_RX_M2F),
	.MAC_0_TSU_SYNC_FRAME_RX_M2F(MAC_0_TSU_SYNC_FRAME_RX_M2F),
	.MAC_0_TSU_DELAY_REQ_RX_M2F(MAC_0_TSU_DELAY_REQ_RX_M2F),
	.MAC_0_TSU_PDELAY_REQ_RX_M2F(MAC_0_TSU_PDELAY_REQ_RX_M2F),
	.MAC_0_TSU_PDELAY_RESP_RX_M2F(MAC_0_TSU_PDELAY_RESP_RX_M2F),
	.MAC_0_TSU_TIMER_CNT_M2F(MAC_0_TSU_TIMER_CNT_M2F[93:0]),
	.MAC_0_TSU_TIMER_CMP_VAL_M2F(MAC_0_TSU_TIMER_CMP_VAL_M2F),
	.MAC_1_TSU_SOF_TX_M2F(MAC_1_TSU_SOF_TX_M2F),
	.MAC_1_TSU_SYNC_FRAME_TX_M2F(MAC_1_TSU_SYNC_FRAME_TX_M2F),
	.MAC_1_TSU_DELAY_REQ_TX_M2F(MAC_1_TSU_DELAY_REQ_TX_M2F),
	.MAC_1_TSU_PDELAY_REQ_TX_M2F(MAC_1_TSU_PDELAY_REQ_TX_M2F),
	.MAC_1_TSU_PDELAY_RESP_TX_M2F(MAC_1_TSU_PDELAY_RESP_TX_M2F),
	.MAC_1_TSU_SOF_RX_M2F(MAC_1_TSU_SOF_RX_M2F),
	.MAC_1_TSU_SYNC_FRAME_RX_M2F(MAC_1_TSU_SYNC_FRAME_RX_M2F),
	.MAC_1_TSU_DELAY_REQ_RX_M2F(MAC_1_TSU_DELAY_REQ_RX_M2F),
	.MAC_1_TSU_PDELAY_REQ_RX_M2F(MAC_1_TSU_PDELAY_REQ_RX_M2F),
	.MAC_1_TSU_PDELAY_RESP_RX_M2F(MAC_1_TSU_PDELAY_RESP_RX_M2F),
	.MAC_1_TSU_TIMER_CNT_M2F(MAC_1_TSU_TIMER_CNT_M2F[93:0]),
	.MAC_1_TSU_TIMER_CMP_VAL_M2F(MAC_1_TSU_TIMER_CMP_VAL_M2F),
	.CRYPTO_DLL_LOCK_M2F(CRYPTO_DLL_LOCK_M2F),
	.CRYPTO_AHB_M_HADDR(CRYPTO_AHB_M_HADDR[31:0]),
	.CRYPTO_AHB_M_HWDATA(CRYPTO_AHB_M_HWDATA[31:0]),
	.CRYPTO_AHB_M_HSIZE(CRYPTO_AHB_M_HSIZE[1:0]),
	.CRYPTO_AHB_M_HTRANS(CRYPTO_AHB_M_HTRANS[1:0]),
	.CRYPTO_AHB_M_HWRITE(CRYPTO_AHB_M_HWRITE),
	.CRYPTO_AHB_M_HMASTLOCK(CRYPTO_AHB_M_HMASTLOCK),
	.CRYPTO_AHB_S_HREADYOUT(CRYPTO_AHB_S_HREADYOUT),
	.CRYPTO_AHB_S_HRESP(CRYPTO_AHB_S_HRESP),
	.CRYPTO_AHB_S_HRDATA(CRYPTO_AHB_S_HRDATA[31:0]),
	.CRYPTO_BUSY_M2F(CRYPTO_BUSY_M2F),
	.CRYPTO_COMPLETE_M2F(CRYPTO_COMPLETE_M2F),
	.CRYPTO_ALARM_M2F(CRYPTO_ALARM_M2F),
	.CRYPTO_BUSERROR_M2F(CRYPTO_BUSERROR_M2F),
	.CRYPTO_MSS_REQUEST_M2F(CRYPTO_MSS_REQUEST_M2F),
	.CRYPTO_MSS_RELEASE_M2F(CRYPTO_MSS_RELEASE_M2F),
	.CRYPTO_OWNER_M2F(CRYPTO_OWNER_M2F),
	.CRYPTO_MSS_OWNER_M2F(CRYPTO_MSS_OWNER_M2F),
	.CRYPTO_XWADDR_M2F(CRYPTO_XWADDR_M2F[9:0]),
	.CRYPTO_XINACCEPT_M2F(CRYPTO_XINACCEPT_M2F),
	.CRYPTO_XRDATA_M2F(CRYPTO_XRDATA_M2F[31:0]),
	.CRYPTO_XRADDR_M2F(CRYPTO_XRADDR_M2F[9:0]),
	.CRYPTO_XVALIDOUT_M2F(CRYPTO_XVALIDOUT_M2F),
	.CRYPTO_MESH_ERROR_M2F(CRYPTO_MESH_ERROR_M2F),
	.MSSIO37_IN(Y_MSSIO37_IN_IOINST_net),
	.MSSIO37_OUT(MSSIO37_OUT),
	.MSSIO37_OE(MSSIO37_OE),
	.MSSIO36_IN(Y_MSSIO36_OUT_IOINST_net),
	.MSSIO36_OUT(D_MSSIO36_OUT_IOINST_net),
	.MSSIO36_OE(E_MSSIO36_OUT_IOINST_net),
	.MSSIO35_IN(GND),
	.MSSIO35_OUT(D_MSSIO35_OUT_IOINST_net),
	.MSSIO35_OE(MSSIO35_OE),
	.MSSIO34_IN(Y_MSSIO34_IN_IOINST_net),
	.MSSIO34_OUT(MSSIO34_OUT),
	.MSSIO34_OE(MSSIO34_OE),
	.MSSIO33_IN(Y_MSSIO33_OUT_IOINST_net),
	.MSSIO33_OUT(D_MSSIO33_OUT_IOINST_net),
	.MSSIO33_OE(E_MSSIO33_OUT_IOINST_net),
	.MSSIO32_IN(Y_MSSIO32_OUT_IOINST_net),
	.MSSIO32_OUT(D_MSSIO32_OUT_IOINST_net),
	.MSSIO32_OE(E_MSSIO32_OUT_IOINST_net),
	.MSSIO31_IN(GND),
	.MSSIO31_OUT(D_MSSIO31_OUT_IOINST_net),
	.MSSIO31_OE(MSSIO31_OE),
	.MSSIO30_IN(GND),
	.MSSIO30_OUT(D_MSSIO30_OUT_IOINST_net),
	.MSSIO30_OE(MSSIO30_OE),
	.MSSIO29_IN(GND),
	.MSSIO29_OUT(D_MSSIO29_OUT_IOINST_net),
	.MSSIO29_OE(MSSIO29_OE),
	.MSSIO28_IN(Y_MSSIO28_IN_IOINST_net),
	.MSSIO28_OUT(MSSIO28_OUT),
	.MSSIO28_OE(MSSIO28_OE),
	.MSSIO27_IN(Y_MSSIO27_OUT_IOINST_net),
	.MSSIO27_OUT(D_MSSIO27_OUT_IOINST_net),
	.MSSIO27_OE(E_MSSIO27_OUT_IOINST_net),
	.MSSIO26_IN(Y_MSSIO26_OUT_IOINST_net),
	.MSSIO26_OUT(D_MSSIO26_OUT_IOINST_net),
	.MSSIO26_OE(E_MSSIO26_OUT_IOINST_net),
	.MSSIO25_IN(Y_MSSIO25_OUT_IOINST_net),
	.MSSIO25_OUT(D_MSSIO25_OUT_IOINST_net),
	.MSSIO25_OE(E_MSSIO25_OUT_IOINST_net),
	.MSSIO24_IN(Y_MSSIO24_OUT_IOINST_net),
	.MSSIO24_OUT(D_MSSIO24_OUT_IOINST_net),
	.MSSIO24_OE(E_MSSIO24_OUT_IOINST_net),
	.MSSIO23_IN(Y_MSSIO23_OUT_IOINST_net),
	.MSSIO23_OUT(D_MSSIO23_OUT_IOINST_net),
	.MSSIO23_OE(E_MSSIO23_OUT_IOINST_net),
	.MSSIO22_IN(Y_MSSIO22_OUT_IOINST_net),
	.MSSIO22_OUT(D_MSSIO22_OUT_IOINST_net),
	.MSSIO22_OE(E_MSSIO22_OUT_IOINST_net),
	.MSSIO21_IN(Y_MSSIO21_OUT_IOINST_net),
	.MSSIO21_OUT(D_MSSIO21_OUT_IOINST_net),
	.MSSIO21_OE(E_MSSIO21_OUT_IOINST_net),
	.MSSIO20_IN(Y_MSSIO20_OUT_IOINST_net),
	.MSSIO20_OUT(D_MSSIO20_OUT_IOINST_net),
	.MSSIO20_OE(E_MSSIO20_OUT_IOINST_net),
	.MSSIO19_IN(Y_MSSIO19_OUT_IOINST_net),
	.MSSIO19_OUT(D_MSSIO19_OUT_IOINST_net),
	.MSSIO19_OE(E_MSSIO19_OUT_IOINST_net),
	.MSSIO18_IN(Y_MSSIO18_OUT_IOINST_net),
	.MSSIO18_OUT(D_MSSIO18_OUT_IOINST_net),
	.MSSIO18_OE(E_MSSIO18_OUT_IOINST_net),
	.MSSIO17_IN(GND),
	.MSSIO17_OUT(D_MSSIO17_OUT_IOINST_net),
	.MSSIO17_OE(MSSIO17_OE),
	.MSSIO16_IN(Y_MSSIO16_IN_IOINST_net),
	.MSSIO16_OUT(MSSIO16_OUT),
	.MSSIO16_OE(MSSIO16_OE),
	.MSSIO15_IN(Y_MSSIO15_IN_IOINST_net),
	.MSSIO15_OUT(MSSIO15_OUT),
	.MSSIO15_OE(MSSIO15_OE),
	.MSSIO14_IN(Y_MSSIO14_IN_IOINST_net),
	.MSSIO14_OUT(MSSIO14_OUT),
	.MSSIO14_OE(MSSIO14_OE),
	.MSSIO13_IN(Y_MSSIO13_IN_IOINST_net),
	.MSSIO13_OUT(MSSIO13_OUT),
	.MSSIO13_OE(MSSIO13_OE),
	.MSSIO12_IN(GND),
	.MSSIO12_OUT(D_MSSIO12_OUT_IOINST_net),
	.MSSIO12_OE(MSSIO12_OE),
	.MSSIO11_IN(Y_MSSIO11_OUT_IOINST_net),
	.MSSIO11_OUT(D_MSSIO11_OUT_IOINST_net),
	.MSSIO11_OE(E_MSSIO11_OUT_IOINST_net),
	.MSSIO10_IN(Y_MSSIO10_OUT_IOINST_net),
	.MSSIO10_OUT(D_MSSIO10_OUT_IOINST_net),
	.MSSIO10_OE(E_MSSIO10_OUT_IOINST_net),
	.MSSIO9_IN(Y_MSSIO9_OUT_IOINST_net),
	.MSSIO9_OUT(D_MSSIO9_OUT_IOINST_net),
	.MSSIO9_OE(E_MSSIO9_OUT_IOINST_net),
	.MSSIO8_IN(Y_MSSIO8_OUT_IOINST_net),
	.MSSIO8_OUT(D_MSSIO8_OUT_IOINST_net),
	.MSSIO8_OE(E_MSSIO8_OUT_IOINST_net),
	.MSSIO7_IN(GND),
	.MSSIO7_OUT(D_MSSIO7_OUT_IOINST_net),
	.MSSIO7_OE(MSSIO7_OE),
	.MSSIO6_IN(Y_MSSIO6_IN_IOINST_net),
	.MSSIO6_OUT(MSSIO6_OUT),
	.MSSIO6_OE(MSSIO6_OE),
	.MSSIO5_IN(Y_MSSIO5_OUT_IOINST_net),
	.MSSIO5_OUT(D_MSSIO5_OUT_IOINST_net),
	.MSSIO5_OE(E_MSSIO5_OUT_IOINST_net),
	.MSSIO4_IN(Y_MSSIO4_OUT_IOINST_net),
	.MSSIO4_OUT(D_MSSIO4_OUT_IOINST_net),
	.MSSIO4_OE(E_MSSIO4_OUT_IOINST_net),
	.MSSIO3_IN(Y_MSSIO3_OUT_IOINST_net),
	.MSSIO3_OUT(D_MSSIO3_OUT_IOINST_net),
	.MSSIO3_OE(E_MSSIO3_OUT_IOINST_net),
	.MSSIO2_IN(Y_MSSIO2_OUT_IOINST_net),
	.MSSIO2_OUT(D_MSSIO2_OUT_IOINST_net),
	.MSSIO2_OE(E_MSSIO2_OUT_IOINST_net),
	.MSSIO1_IN(Y_MSSIO1_OUT_IOINST_net),
	.MSSIO1_OUT(D_MSSIO1_OUT_IOINST_net),
	.MSSIO1_OE(E_MSSIO1_OUT_IOINST_net),
	.MSSIO0_IN(GND),
	.MSSIO0_OUT(D_MSSIO0_OUT_IOINST_net),
	.MSSIO0_OE(MSSIO0_OE),
	.REFCLK(Y_REFCLK_IOINST_net),
	.SGMII_RX1(Y_SGMII_RX1_IOINST_net),
	.SGMII_RX0(Y_SGMII_RX0_IOINST_net),
	.SGMII_TX1(D_SGMII_TX1_IOINST_net),
	.SGMII_TX0(D_SGMII_TX0_IOINST_net),
	.DDR_DQS4_IN(GND),
	.DDR_DQS4_OUT(DDR_DQS4_OUT),
	.DDR_DQS4_OE(DDR_DQS4_OE),
	.DDR_DQS3_IN(Y_DDR_DQS3_OUT_IOINST_net),
	.DDR_DQS3_OUT(D_DDR_DQS3_OUT_IOINST_net),
	.DDR_DQS3_OE(E_DDR_DQS3_OUT_IOINST_net),
	.DDR_DQS2_IN(Y_DDR_DQS2_OUT_IOINST_net),
	.DDR_DQS2_OUT(D_DDR_DQS2_OUT_IOINST_net),
	.DDR_DQS2_OE(E_DDR_DQS2_OUT_IOINST_net),
	.DDR_DQS1_IN(Y_DDR_DQS1_OUT_IOINST_net),
	.DDR_DQS1_OUT(D_DDR_DQS1_OUT_IOINST_net),
	.DDR_DQS1_OE(E_DDR_DQS1_OUT_IOINST_net),
	.DDR_DQS0_IN(Y_DDR_DQS0_OUT_IOINST_net),
	.DDR_DQS0_OUT(D_DDR_DQS0_OUT_IOINST_net),
	.DDR_DQS0_OE(E_DDR_DQS0_OUT_IOINST_net),
	.DDR_CK1(DDR_CK1),
	.DDR_CK0(D_DDR_CK0_IOINST_net),
	.DDR3_WE_N(DDR3_WE_N),
	.DDR_PARITY(DDR_PARITY),
	.DDR_RAM_RST_N(D_DDR_RAM_RST_N_IOINST_net),
	.DDR_ALERT_N(GND),
	.DDR_ACT_N(DDR_ACT_N),
	.DDR_A16(DDR_A16),
	.DDR_A15(DDR_A15),
	.DDR_A14(DDR_A14),
	.DDR_A13(DDR_A13),
	.DDR_A12(DDR_A12),
	.DDR_A11(DDR_A11),
	.DDR_A10(DDR_A10),
	.DDR_A9(DDR_A9),
	.DDR_A8(DDR_A8),
	.DDR_A7(DDR_A7),
	.DDR_A6(DDR_A6),
	.DDR_A5(D_DDR_A5_IOINST_net),
	.DDR_A4(D_DDR_A4_IOINST_net),
	.DDR_A3(D_DDR_A3_IOINST_net),
	.DDR_A2(D_DDR_A2_IOINST_net),
	.DDR_A1(D_DDR_A1_IOINST_net),
	.DDR_A0(D_DDR_A0_IOINST_net),
	.DDR_BA1(DDR_BA1),
	.DDR_BA0(DDR_BA0),
	.DDR_BG1(DDR_BG1),
	.DDR_BG0(DDR_BG0),
	.DDR_CKE1(DDR_CKE1),
	.DDR_CKE0(D_DDR_CKE0_IOINST_net),
	.DDR_CS1(DDR_CS1),
	.DDR_CS0(D_DDR_CS0_IOINST_net),
	.DDR_ODT1(DDR_ODT1),
	.DDR_ODT0(D_DDR_ODT0_IOINST_net),
	.DDR_DQ35_IN(GND),
	.DDR_DQ35_OUT(DDR_DQ35_OUT),
	.DDR_DQ35_OE(DDR_DQ35_OE),
	.DDR_DQ34_IN(GND),
	.DDR_DQ34_OUT(DDR_DQ34_OUT),
	.DDR_DQ34_OE(DDR_DQ34_OE),
	.DDR_DQ33_IN(GND),
	.DDR_DQ33_OUT(DDR_DQ33_OUT),
	.DDR_DQ33_OE(DDR_DQ33_OE),
	.DDR_DQ32_IN(GND),
	.DDR_DQ32_OUT(DDR_DQ32_OUT),
	.DDR_DQ32_OE(DDR_DQ32_OE),
	.DDR_DQ31_IN(Y_DDR_DQ31_OUT_IOINST_net),
	.DDR_DQ31_OUT(D_DDR_DQ31_OUT_IOINST_net),
	.DDR_DQ31_OE(E_DDR_DQ31_OUT_IOINST_net),
	.DDR_DQ30_IN(Y_DDR_DQ30_OUT_IOINST_net),
	.DDR_DQ30_OUT(D_DDR_DQ30_OUT_IOINST_net),
	.DDR_DQ30_OE(E_DDR_DQ30_OUT_IOINST_net),
	.DDR_DQ29_IN(Y_DDR_DQ29_OUT_IOINST_net),
	.DDR_DQ29_OUT(D_DDR_DQ29_OUT_IOINST_net),
	.DDR_DQ29_OE(E_DDR_DQ29_OUT_IOINST_net),
	.DDR_DQ28_IN(Y_DDR_DQ28_OUT_IOINST_net),
	.DDR_DQ28_OUT(D_DDR_DQ28_OUT_IOINST_net),
	.DDR_DQ28_OE(E_DDR_DQ28_OUT_IOINST_net),
	.DDR_DQ27_IN(Y_DDR_DQ27_OUT_IOINST_net),
	.DDR_DQ27_OUT(D_DDR_DQ27_OUT_IOINST_net),
	.DDR_DQ27_OE(E_DDR_DQ27_OUT_IOINST_net),
	.DDR_DQ26_IN(Y_DDR_DQ26_OUT_IOINST_net),
	.DDR_DQ26_OUT(D_DDR_DQ26_OUT_IOINST_net),
	.DDR_DQ26_OE(E_DDR_DQ26_OUT_IOINST_net),
	.DDR_DQ25_IN(Y_DDR_DQ25_OUT_IOINST_net),
	.DDR_DQ25_OUT(D_DDR_DQ25_OUT_IOINST_net),
	.DDR_DQ25_OE(E_DDR_DQ25_OUT_IOINST_net),
	.DDR_DQ24_IN(Y_DDR_DQ24_OUT_IOINST_net),
	.DDR_DQ24_OUT(D_DDR_DQ24_OUT_IOINST_net),
	.DDR_DQ24_OE(E_DDR_DQ24_OUT_IOINST_net),
	.DDR_DQ23_IN(Y_DDR_DQ23_OUT_IOINST_net),
	.DDR_DQ23_OUT(D_DDR_DQ23_OUT_IOINST_net),
	.DDR_DQ23_OE(E_DDR_DQ23_OUT_IOINST_net),
	.DDR_DQ22_IN(Y_DDR_DQ22_OUT_IOINST_net),
	.DDR_DQ22_OUT(D_DDR_DQ22_OUT_IOINST_net),
	.DDR_DQ22_OE(E_DDR_DQ22_OUT_IOINST_net),
	.DDR_DQ21_IN(Y_DDR_DQ21_OUT_IOINST_net),
	.DDR_DQ21_OUT(D_DDR_DQ21_OUT_IOINST_net),
	.DDR_DQ21_OE(E_DDR_DQ21_OUT_IOINST_net),
	.DDR_DQ20_IN(Y_DDR_DQ20_OUT_IOINST_net),
	.DDR_DQ20_OUT(D_DDR_DQ20_OUT_IOINST_net),
	.DDR_DQ20_OE(E_DDR_DQ20_OUT_IOINST_net),
	.DDR_DQ19_IN(Y_DDR_DQ19_OUT_IOINST_net),
	.DDR_DQ19_OUT(D_DDR_DQ19_OUT_IOINST_net),
	.DDR_DQ19_OE(E_DDR_DQ19_OUT_IOINST_net),
	.DDR_DQ18_IN(Y_DDR_DQ18_OUT_IOINST_net),
	.DDR_DQ18_OUT(D_DDR_DQ18_OUT_IOINST_net),
	.DDR_DQ18_OE(E_DDR_DQ18_OUT_IOINST_net),
	.DDR_DQ17_IN(Y_DDR_DQ17_OUT_IOINST_net),
	.DDR_DQ17_OUT(D_DDR_DQ17_OUT_IOINST_net),
	.DDR_DQ17_OE(E_DDR_DQ17_OUT_IOINST_net),
	.DDR_DQ16_IN(Y_DDR_DQ16_OUT_IOINST_net),
	.DDR_DQ16_OUT(D_DDR_DQ16_OUT_IOINST_net),
	.DDR_DQ16_OE(E_DDR_DQ16_OUT_IOINST_net),
	.DDR_DQ15_IN(Y_DDR_DQ15_OUT_IOINST_net),
	.DDR_DQ15_OUT(D_DDR_DQ15_OUT_IOINST_net),
	.DDR_DQ15_OE(E_DDR_DQ15_OUT_IOINST_net),
	.DDR_DQ14_IN(Y_DDR_DQ14_OUT_IOINST_net),
	.DDR_DQ14_OUT(D_DDR_DQ14_OUT_IOINST_net),
	.DDR_DQ14_OE(E_DDR_DQ14_OUT_IOINST_net),
	.DDR_DQ13_IN(Y_DDR_DQ13_OUT_IOINST_net),
	.DDR_DQ13_OUT(D_DDR_DQ13_OUT_IOINST_net),
	.DDR_DQ13_OE(E_DDR_DQ13_OUT_IOINST_net),
	.DDR_DQ12_IN(Y_DDR_DQ12_OUT_IOINST_net),
	.DDR_DQ12_OUT(D_DDR_DQ12_OUT_IOINST_net),
	.DDR_DQ12_OE(E_DDR_DQ12_OUT_IOINST_net),
	.DDR_DQ11_IN(Y_DDR_DQ11_OUT_IOINST_net),
	.DDR_DQ11_OUT(D_DDR_DQ11_OUT_IOINST_net),
	.DDR_DQ11_OE(E_DDR_DQ11_OUT_IOINST_net),
	.DDR_DQ10_IN(Y_DDR_DQ10_OUT_IOINST_net),
	.DDR_DQ10_OUT(D_DDR_DQ10_OUT_IOINST_net),
	.DDR_DQ10_OE(E_DDR_DQ10_OUT_IOINST_net),
	.DDR_DQ9_IN(Y_DDR_DQ9_OUT_IOINST_net),
	.DDR_DQ9_OUT(D_DDR_DQ9_OUT_IOINST_net),
	.DDR_DQ9_OE(E_DDR_DQ9_OUT_IOINST_net),
	.DDR_DQ8_IN(Y_DDR_DQ8_OUT_IOINST_net),
	.DDR_DQ8_OUT(D_DDR_DQ8_OUT_IOINST_net),
	.DDR_DQ8_OE(E_DDR_DQ8_OUT_IOINST_net),
	.DDR_DQ7_IN(Y_DDR_DQ7_OUT_IOINST_net),
	.DDR_DQ7_OUT(D_DDR_DQ7_OUT_IOINST_net),
	.DDR_DQ7_OE(E_DDR_DQ7_OUT_IOINST_net),
	.DDR_DQ6_IN(Y_DDR_DQ6_OUT_IOINST_net),
	.DDR_DQ6_OUT(D_DDR_DQ6_OUT_IOINST_net),
	.DDR_DQ6_OE(E_DDR_DQ6_OUT_IOINST_net),
	.DDR_DQ5_IN(Y_DDR_DQ5_OUT_IOINST_net),
	.DDR_DQ5_OUT(D_DDR_DQ5_OUT_IOINST_net),
	.DDR_DQ5_OE(E_DDR_DQ5_OUT_IOINST_net),
	.DDR_DQ4_IN(Y_DDR_DQ4_OUT_IOINST_net),
	.DDR_DQ4_OUT(D_DDR_DQ4_OUT_IOINST_net),
	.DDR_DQ4_OE(E_DDR_DQ4_OUT_IOINST_net),
	.DDR_DQ3_IN(Y_DDR_DQ3_OUT_IOINST_net),
	.DDR_DQ3_OUT(D_DDR_DQ3_OUT_IOINST_net),
	.DDR_DQ3_OE(E_DDR_DQ3_OUT_IOINST_net),
	.DDR_DQ2_IN(Y_DDR_DQ2_OUT_IOINST_net),
	.DDR_DQ2_OUT(D_DDR_DQ2_OUT_IOINST_net),
	.DDR_DQ2_OE(E_DDR_DQ2_OUT_IOINST_net),
	.DDR_DQ1_IN(Y_DDR_DQ1_OUT_IOINST_net),
	.DDR_DQ1_OUT(D_DDR_DQ1_OUT_IOINST_net),
	.DDR_DQ1_OE(E_DDR_DQ1_OUT_IOINST_net),
	.DDR_DQ0_IN(Y_DDR_DQ0_OUT_IOINST_net),
	.DDR_DQ0_OUT(D_DDR_DQ0_OUT_IOINST_net),
	.DDR_DQ0_OE(E_DDR_DQ0_OUT_IOINST_net),
	.DDR_DM0_IN(VCC),
	.DDR_DM0_OUT(D_DDR_DM0_OUT_IOINST_net),
	.DDR_DM0_OE(DDR_DM0_OE),
	.DDR_DM1_IN(VCC),
	.DDR_DM1_OUT(D_DDR_DM1_OUT_IOINST_net),
	.DDR_DM1_OE(DDR_DM1_OE),
	.DDR_DM2_IN(VCC),
	.DDR_DM2_OUT(D_DDR_DM2_OUT_IOINST_net),
	.DDR_DM2_OE(DDR_DM2_OE),
	.DDR_DM3_IN(VCC),
	.DDR_DM3_OUT(D_DDR_DM3_OUT_IOINST_net),
	.DDR_DM3_OE(DDR_DM3_OE),
	.DDR_DM4_IN(VCC),
	.DDR_DM4_OUT(DDR_DM4_OUT),
	.DDR_DM4_OE(DDR_DM4_OE),
	.REFCLK_0_PLL_NW(VCC),
	.REFCLK_1_PLL_NW(VCC)
);
defparam I_MSS.MSS_CLK_DIV=1;
defparam I_MSS.MSS_AHB_APB_CLK_DIV=4;
defparam I_MSS.MSS_AXI_CLK_DIV=2;
defparam I_MSS.MSS_CLK_FREQ=600.0;
defparam I_MSS.MSS_DDR_CLK_FREQ=800.0;
defparam I_MSS.PROGRAM_NAME="pfsoc_mss";
defparam I_MSS.CORE_NAME="pfsoc_mss%2023.2";
defparam I_MSS.DIE="MPFS025T";
defparam I_MSS.PKG="FCVG484";
defparam I_MSS.BANK2_VDDI="3.3";
defparam I_MSS.BANK4_VDDI="1.8";
defparam I_MSS.BANK5_VDDI="3.3";
defparam I_MSS.DDR_SDRAM_TYPE="LPDDR4";
defparam I_MSS.REFCLK_IOSTD="LVDS25";
defparam I_MSS.SGMII_IOSTD="LVDS33";
defparam I_MSS.SGMII_RX0_IOSTD="LVDS33";
defparam I_MSS.SGMII_RX1_IOSTD="LVDS33";
defparam I_MSS.SGMII_TX0_IOSTD="LVDS33";
defparam I_MSS.SGMII_TX1_IOSTD="LVDS33";
defparam I_MSS.SPI0_CONTROL1_CFG_MODE=2'h0;
defparam I_MSS.SPI1_CONTROL1_CFG_MODE=2'h0;
defparam I_MSS.DDR_SEGS_SEG0_0_ADDRESS_OFFSET=15'h7F80;
defparam I_MSS.DDR_SEGS_SEG0_1_ADDRESS_OFFSET=15'h7000;
defparam I_MSS.DDR_SEGS_SEG1_2_ADDRESS_OFFSET=15'h7F40;
defparam I_MSS.DDR_SEGS_SEG1_3_ADDRESS_OFFSET=15'h6C00;
defparam I_MSS.DDR_SEGS_SEG1_4_ADDRESS_OFFSET=15'h7F30;
defparam I_MSS.DDR_SEGS_SEG1_5_ADDRESS_OFFSET=15'h6800;
defparam I_MSS.DDR_SEGS_SEG1_6_ADDRESS_OFFSET=15'h0000;
defparam I_MSS.DDR_DDRC_CFG_AXI_START_ADDRESS_AXI1_0=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AXI_START_ADDRESS_AXI1_1=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AXI_START_ADDRESS_AXI2_0=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AXI_START_ADDRESS_AXI2_1=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AXI_END_ADDRESS_AXI1_0=32'hFFFFFFFF;
defparam I_MSS.DDR_DDRC_CFG_AXI_END_ADDRESS_AXI1_1=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_AXI_END_ADDRESS_AXI2_0=32'hFFFFFFFF;
defparam I_MSS.DDR_DDRC_CFG_AXI_END_ADDRESS_AXI2_1=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_MEM_START_ADDRESS_AXI1_0=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_MEM_START_ADDRESS_AXI1_1=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_MEM_START_ADDRESS_AXI2_0=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_MEM_START_ADDRESS_AXI2_1=32'h00000000;
defparam I_MSS.MSSIO_IOMUX0_CR_SPI0_FABRIC=1'b1;
defparam I_MSS.MSSIO_IOMUX0_CR_SPI1_FABRIC=1'b1;
defparam I_MSS.MSSIO_IOMUX0_CR_I2C0_FABRIC=1'b1;
defparam I_MSS.MSSIO_IOMUX0_CR_I2C1_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_CAN0_FABRIC=1'b1;
defparam I_MSS.MSSIO_IOMUX0_CR_CAN1_FABRIC=1'b1;
defparam I_MSS.MSSIO_IOMUX0_CR_QSPI_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_MMUART0_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_MMUART1_FABRIC=1'b1;
defparam I_MSS.MSSIO_IOMUX0_CR_MMUART2_FABRIC=1'b1;
defparam I_MSS.MSSIO_IOMUX0_CR_MMUART3_FABRIC=1'b1;
defparam I_MSS.MSSIO_IOMUX0_CR_MMUART4_FABRIC=1'b1;
defparam I_MSS.MSSIO_IOMUX0_CR_MDIO0_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_MDIO1_FABRIC=1'b1;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD0=4'h1;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD1=4'h1;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD2=4'h1;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD3=4'h1;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD4=4'h1;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD5=4'h1;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD6=4'h1;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD7=4'h1;
defparam I_MSS.MSSIO_IOMUX2_CR_PAD8=4'h1;
defparam I_MSS.MSSIO_IOMUX2_CR_PAD9=4'h1;
defparam I_MSS.MSSIO_IOMUX2_CR_PAD10=4'h1;
defparam I_MSS.MSSIO_IOMUX2_CR_PAD11=4'h1;
defparam I_MSS.MSSIO_IOMUX2_CR_PAD12=4'hB;
defparam I_MSS.MSSIO_IOMUX2_CR_PAD13=4'hB;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD14=4'h4;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD15=4'h4;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD16=4'h4;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD17=4'h4;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD18=4'h4;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD19=4'h4;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD20=4'h4;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD21=4'h4;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD22=4'h4;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD23=4'h4;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD24=4'h4;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD25=4'h4;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD26=4'h6;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD27=4'h6;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD28=4'h5;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD29=4'h5;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD30=4'h2;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD31=4'h2;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD32=4'h2;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD33=4'h2;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD34=4'hB;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD35=4'h8;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD36=4'h8;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD37=4'hB;
defparam I_MSS.MSSIO_IOMUX6_CR_VLT_SEL=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_VLT_EN=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_VLT_CMD_DIR=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_VLT_DIR_0=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_VLT_DIR_1_3=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_SD_LED=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_SD_VOLT_0=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_SD_VOLT_1=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_SD_VOLT_2=1'b0;
defparam I_MSS.MSSIO_MSSIO_BANK2_CFG_CR_BANK_PCODE=6'h07;
defparam I_MSS.MSSIO_MSSIO_BANK2_CFG_CR_BANK_NCODE=6'h09;
defparam I_MSS.MSSIO_MSSIO_BANK2_CFG_CR_VS=4'h8;
defparam I_MSS.MSSIO_MSSIO_BANK4_CFG_CR_BANK_PCODE=6'h0D;
defparam I_MSS.MSSIO_MSSIO_BANK4_CFG_CR_BANK_NCODE=6'h0A;
defparam I_MSS.MSSIO_MSSIO_BANK4_CFG_CR_VS=4'h4;
defparam I_MSS.SGMII_SGMII_MODE_REG_BC_VS=4'h8;
defparam I_MSS.SGMII_SGMII_MODE_REG_PLL_EN=1'b1;
defparam I_MSS.SGMII_SGMII_MODE_REG_DLL_EN=1'b1;
defparam I_MSS.SGMII_DYN_CNTL_REG_PLL_SOFT_RESET_PERIPH=1'b0;
defparam I_MSS.SGMII_DYN_CNTL_REG_DLL_SOFT_RESET_PERIPH=1'b0;
defparam I_MSS.SGMII_DYN_CNTL_REG_PVT_SOFT_RESET_PERIPH=1'b0;
defparam I_MSS.SGMII_DYN_CNTL_REG_BC_SOFT_RESET_PERIPH=1'b0;
defparam I_MSS.SGMII_SGMII_MODE_REG_TX0_EN=1'b1;
defparam I_MSS.SGMII_SGMII_MODE_REG_RX0_EN=1'b1;
defparam I_MSS.SGMII_SGMII_MODE_REG_CH0_CDR_RESET_B=1'b1;
defparam I_MSS.SGMII_DYN_CNTL_REG_LANE0_SOFT_RESET_PERIPH=1'b0;
defparam I_MSS.SGMII_CH0_CNTL_REG_TX0_WPU_P=1'b0;
defparam I_MSS.SGMII_CH0_CNTL_REG_TX0_WPD_P=1'b0;
defparam I_MSS.SGMII_CH0_CNTL_REG_TX0_SLEW_P=2'h0;
defparam I_MSS.SGMII_CH0_CNTL_REG_TX0_DRV_P=4'h7;
defparam I_MSS.SGMII_CH0_CNTL_REG_TX0_ODT_P=4'h7;
defparam I_MSS.SGMII_CH0_CNTL_REG_TX0_ODT_STATIC_P=3'h7;
defparam I_MSS.SGMII_CH0_CNTL_REG_RX0_WPU_P=1'b0;
defparam I_MSS.SGMII_CH0_CNTL_REG_RX0_WPD_P=1'b0;
defparam I_MSS.SGMII_CH0_CNTL_REG_RX0_IBUFMD_P=3'h4;
defparam I_MSS.SGMII_CH0_CNTL_REG_RX0_ODT_P=4'h7;
defparam I_MSS.SGMII_CH0_CNTL_REG_RX0_ODT_STATIC_P=3'h3;
defparam I_MSS.SGMII_SGMII_MODE_REG_TX1_EN=1'b1;
defparam I_MSS.SGMII_SGMII_MODE_REG_RX1_EN=1'b1;
defparam I_MSS.SGMII_SGMII_MODE_REG_CH1_CDR_RESET_B=1'b1;
defparam I_MSS.SGMII_DYN_CNTL_REG_LANE1_SOFT_RESET_PERIPH=1'b0;
defparam I_MSS.SGMII_CH1_CNTL_REG_TX1_WPU_P=1'b0;
defparam I_MSS.SGMII_CH1_CNTL_REG_TX1_WPD_P=1'b0;
defparam I_MSS.SGMII_CH1_CNTL_REG_TX1_SLEW_P=2'h0;
defparam I_MSS.SGMII_CH1_CNTL_REG_TX1_DRV_P=4'h7;
defparam I_MSS.SGMII_CH1_CNTL_REG_TX1_ODT_P=4'h7;
defparam I_MSS.SGMII_CH1_CNTL_REG_TX1_ODT_STATIC_P=3'h7;
defparam I_MSS.SGMII_CH1_CNTL_REG_RX1_WPU_P=1'b0;
defparam I_MSS.SGMII_CH1_CNTL_REG_RX1_WPD_P=1'b0;
defparam I_MSS.SGMII_CH1_CNTL_REG_RX1_IBUFMD_P=3'h4;
defparam I_MSS.SGMII_CH1_CNTL_REG_RX1_ODT_P=4'h7;
defparam I_MSS.SGMII_CH1_CNTL_REG_RX1_ODT_STATIC_P=3'h3;
defparam I_MSS.SGMII_SGMII_MODE_REG_PVT_EN=1'b1;
defparam I_MSS.SGMII_SGMII_MODE_REG_BC_VRGEN_EN=1'b1;
defparam I_MSS.SGMII_RECAL_CNTL_REG_PVT_CALIB_START=1'b1;
defparam I_MSS.SGMII_RECAL_CNTL_REG_PVT_CALIB_LOCK=1'b1;
defparam I_MSS.SGMII_DYN_CNTL_REG_CLKMUX_SOFT_RESET_PERIPH=1'b0;
defparam I_MSS.SGMII_CLK_CNTL_REG_REFCLK_EN_RXMODE_P=2'h3;
defparam I_MSS.SGMII_CLK_CNTL_REG_REFCLK_EN_RXMODE_N=2'h3;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_RXMODE_P=2'h3;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_RXMODE_N=2'h3;
defparam I_MSS.SGMII_SGMII_MODE_REG_REFCLK_EN_UDRIVE_P=1'b0;
defparam I_MSS.SGMII_SGMII_MODE_REG_REFCLK_EN_UDRIVE_N=1'b0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_UDRIVE_P=1'b0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_UDRIVE_N=1'b0;
defparam I_MSS.SGMII_SGMII_MODE_REG_REFCLK_EN_RDIFF=1'b1;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_RDIFF=1'b1;
defparam I_MSS.SGMII_CLK_CNTL_REG_REFCLK_EN_TERM_P=2'h0;
defparam I_MSS.SGMII_CLK_CNTL_REG_REFCLK_EN_TERM_N=2'h0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_TERM_P=2'h0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_TERM_N=2'h0;
defparam I_MSS.SGMII_SGMII_MODE_REG_REFCLK_EN_INS_HYST_P=1'b0;
defparam I_MSS.SGMII_SGMII_MODE_REG_REFCLK_EN_INS_HYST_N=1'b0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_INS_HYST_P=1'b0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_INS_HYST_N=1'b0;
defparam I_MSS.SGMII_CLK_CNTL_REG_REFCLK_CLKBUF_EN_PULLUP=1'b0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_CLKBUF_EN_PULLUP=1'b0;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_0_1_CR_IO_CFG_0=16'h0930;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_0_1_CR_IO_CFG_1=16'h0930;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_2_3_CR_IO_CFG_2=16'h0930;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_2_3_CR_IO_CFG_3=16'h0930;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_4_5_CR_IO_CFG_4=16'h0930;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_4_5_CR_IO_CFG_5=16'h0930;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_6_7_CR_IO_CFG_6=16'h0928;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_6_7_CR_IO_CFG_7=16'h0930;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_8_9_CR_IO_CFG_8=16'h0930;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_8_9_CR_IO_CFG_9=16'h0930;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_10_11_CR_IO_CFG_10=16'h0930;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_10_11_CR_IO_CFG_11=16'h0930;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_12_13_CR_IO_CFG_12=16'h0930;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_12_13_CR_IO_CFG_13=16'h0928;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_0_1_CR_IO_CFG_0=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_0_1_CR_IO_CFG_1=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_2_3_CR_IO_CFG_2=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_2_3_CR_IO_CFG_3=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_4_5_CR_IO_CFG_4=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_4_5_CR_IO_CFG_5=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_6_7_CR_IO_CFG_6=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_6_7_CR_IO_CFG_7=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_8_9_CR_IO_CFG_8=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_8_9_CR_IO_CFG_9=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_10_11_CR_IO_CFG_10=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_10_11_CR_IO_CFG_11=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_12_13_CR_IO_CFG_12=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_12_13_CR_IO_CFG_13=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_14_15_CR_IO_CFG_14=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_14_15_CR_IO_CFG_15=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_16_17_CR_IO_CFG_16=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_16_17_CR_IO_CFG_17=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_18_19_CR_IO_CFG_18=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_18_19_CR_IO_CFG_19=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_20_21_CR_IO_CFG_20=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_20_21_CR_IO_CFG_21=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_22_23_CR_IO_CFG_22=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_22_23_CR_IO_CFG_23=16'h0829;
defparam I_MSS.GENERAL_GPIO_CR_GPIO0_SOFT_RESET_SELECT=2'h3;
defparam I_MSS.GENERAL_GPIO_CR_GPIO1_SOFT_RESET_SELECT=3'h7;
defparam I_MSS.GENERAL_GPIO_CR_GPIO2_SOFT_RESET_SELECT=4'hF;
defparam I_MSS.GENERAL_CRYPTO_CR_INFO_MSS_MODE=2'h0;
defparam I_MSS.DDR_DDRC_CFG_CHIPADDR_MAP_CFG_CHIPADDR_MAP=32'h0000001D;
defparam I_MSS.DDR_DDRC_CFG_BANKADDR_MAP_0_CFG_BANKADDR_MAP_0=32'h0000C2CA;
defparam I_MSS.DDR_DDRC_CFG_ROWADDR_MAP_0_CFG_ROWADDR_MAP_0=32'h9140F38D;
defparam I_MSS.DDR_DDRC_CFG_ROWADDR_MAP_1_CFG_ROWADDR_MAP_1=32'h75955134;
defparam I_MSS.DDR_DDRC_CFG_ROWADDR_MAP_2_CFG_ROWADDR_MAP_2=32'h71B69961;
defparam I_MSS.DDR_DDRC_CFG_ROWADDR_MAP_3_CFG_ROWADDR_MAP_3=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_COLADDR_MAP_0_CFG_COLADDR_MAP_0=32'h440C2040;
defparam I_MSS.DDR_DDRC_CFG_COLADDR_MAP_1_CFG_COLADDR_MAP_1=32'h02481C61;
defparam I_MSS.DDR_DDRC_CFG_COLADDR_MAP_2_CFG_COLADDR_MAP_2=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_MEM_COLBITS_CFG_MEM_COLBITS=32'h0000000A;
defparam I_MSS.DDR_DDRC_CFG_MEM_ROWBITS_CFG_MEM_ROWBITS=32'h00000010;
defparam I_MSS.DDR_DDRC_CFG_MEM_BANKBITS_CFG_MEM_BANKBITS=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_CL_CFG_CL=32'h00000005;
defparam I_MSS.DDR_DDRC_CFG_CWL_CFG_CWL=32'h00000005;
defparam I_MSS.DDR_DDRC_CFG_NUM_RANKS_CFG_NUM_RANKS=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_ZQINIT_CAL_DURATION_CFG_ZQINIT_CAL_DURATION=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ZQ_CAL_L_DURATION_CFG_ZQ_CAL_L_DURATION=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ZQ_CAL_S_DURATION_CFG_ZQ_CAL_S_DURATION=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS0_CFG_ODT_RD_MAP_CS0=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS1_CFG_ODT_RD_MAP_CS1=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS0_CFG_ODT_WR_MAP_CS0=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS1_CFG_ODT_WR_MAP_CS1=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RAS_CFG_RAS=32'h00000022;
defparam I_MSS.DDR_DDRC_CFG_RCD_CFG_RCD=32'h0000000F;
defparam I_MSS.DDR_DDRC_CFG_RRD_CFG_RRD=32'h00000008;
defparam I_MSS.DDR_DDRC_CFG_RP_CFG_RP=32'h00000011;
defparam I_MSS.DDR_DDRC_CFG_RC_CFG_RC=32'h00000033;
defparam I_MSS.DDR_DDRC_CFG_FAW_CFG_FAW=32'h00000020;
defparam I_MSS.DDR_DDRC_CFG_RFC_CFG_RFC=32'h000000E0;
defparam I_MSS.DDR_DDRC_CFG_RTP_CFG_RTP=32'h00000006;
defparam I_MSS.DDR_DDRC_CFG_WR_CFG_WR=32'h00000010;
defparam I_MSS.DDR_DDRC_CFG_REF_PER_CFG_REF_PER=32'h00000C30;
defparam I_MSS.DDR_DDRC_CFG_STARTUP_DELAY_CFG_STARTUP_DELAY=32'h00027100;
defparam I_MSS.DDR_DDRC_CFG_ZQ_CAL_PER_CFG_ZQ_CAL_PER=32'h00027100;
defparam I_MSS.DDR_DDRC_CFG_WTR_CFG_WTR=32'h0000000A;
defparam I_MSS.DDR_DDRC_CFG_MOD_CFG_MOD=32'h0000000C;
defparam I_MSS.DDR_DDRC_CFG_XS_CFG_XS=32'h00000005;
defparam I_MSS.DDR_DDRC_CFG_XPR_CFG_XPR=32'h00000005;
defparam I_MSS.DDR_DDRC_CFG_MANUAL_ADDRESS_MAP_CFG_MANUAL_ADDRESS_MAP=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_LOOKAHEAD_PCH_CFG_LOOKAHEAD_PCH=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_LOOKAHEAD_ACT_CFG_LOOKAHEAD_ACT=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AUTO_REF_EN_CFG_AUTO_REF_EN=32'h00000001;
defparam I_MSS.DDR_DDRC_PHY_PC_RANK_PHY_PC_RANK=32'h00000001;
defparam I_MSS.DDR_DDRC_PHY_RANKS_TO_TRAIN_PHY_RANKS_TO_TRAIN=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_RMW_EN_CFG_RMW_EN=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_ECC_CORRECTION_EN_CFG_ECC_CORRECTION_EN=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ONLY_SRANK_CMDS_CFG_ONLY_SRANK_CMDS=32'h00000000;
defparam I_MSS.DDR_DDRC_INIT_RDIMM_COMPLETE_INIT_RDIMM_COMPLETE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_DM_EN_CFG_DM_EN=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AL_MODE_CFG_AL_MODE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_BL_MODE_CFG_BL_MODE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RTT_WR_CFG_RTT_WR=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_SRT_CFG_SRT=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ADDR_MIRROR_CFG_ADDR_MIRROR=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ZQ_CAL_TYPE_CFG_ZQ_CAL_TYPE=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_REGDIMM_CFG_REGDIMM=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_PASR_CFG_PASR=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_BT_CFG_BT=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_DS_CFG_DS=32'h00000006;
defparam I_MSS.DDR_DDRC_CFG_RTT_CFG_RTT=32'h00000002;
defparam I_MSS.DDR_DDRC_CFG_BANKADDR_MAP_1_CFG_BANKADDR_MAP_1=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_NIBBLE_DEVICES_CFG_NIBBLE_DEVICES=32'h00000000;
defparam I_MSS.DDR_DDRC_CTRLR_SOFT_RESET_N_CTRLR_SOFT_RESET_N=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_READ_TO_WRITE_CFG_READ_TO_WRITE=32'h0000000F;
defparam I_MSS.DDR_DDRC_CFG_WRITE_TO_WRITE_CFG_WRITE_TO_WRITE=32'h0000000F;
defparam I_MSS.DDR_DDRC_CFG_READ_TO_READ_CFG_READ_TO_READ=32'h0000000F;
defparam I_MSS.DDR_DDRC_CFG_WRITE_TO_READ_CFG_WRITE_TO_READ=32'h0000001F;
defparam I_MSS.DDR_DDRC_CFG_READ_TO_WRITE_ODT_CFG_READ_TO_WRITE_ODT=32'h0000000F;
defparam I_MSS.DDR_DDRC_CFG_WRITE_TO_WRITE_ODT_CFG_WRITE_TO_WRITE_ODT=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_READ_TO_READ_ODT_CFG_READ_TO_READ_ODT=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_WRITE_TO_READ_ODT_CFG_WRITE_TO_READ_ODT=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_MIN_READ_IDLE_CFG_MIN_READ_IDLE=32'h00000007;
defparam I_MSS.DDR_DDRC_CFG_QOFF_CFG_QOFF=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_DLL_DISABLE_CFG_DLL_DISABLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS2_CFG_ODT_RD_MAP_CS2=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS3_CFG_ODT_RD_MAP_CS3=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS4_CFG_ODT_RD_MAP_CS4=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS5_CFG_ODT_RD_MAP_CS5=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS6_CFG_ODT_RD_MAP_CS6=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS7_CFG_ODT_RD_MAP_CS7=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS2_CFG_ODT_WR_MAP_CS2=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS3_CFG_ODT_WR_MAP_CS3=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS4_CFG_ODT_WR_MAP_CS4=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS5_CFG_ODT_WR_MAP_CS5=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS6_CFG_ODT_WR_MAP_CS6=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS7_CFG_ODT_WR_MAP_CS7=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_TURN_ON_CFG_ODT_RD_TURN_ON=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_TURN_ON_CFG_ODT_WR_TURN_ON=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_TURN_OFF_CFG_ODT_RD_TURN_OFF=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_TURN_OFF_CFG_ODT_WR_TURN_OFF=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_EMR3_CFG_EMR3=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_TWO_T_CFG_TWO_T=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_TWO_T_SEL_CYCLE_CFG_TWO_T_SEL_CYCLE=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_TDQS_CFG_TDQS=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AUTO_SR_CFG_AUTO_SR=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AUTO_ZQ_CAL_EN_CFG_AUTO_ZQ_CAL_EN=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_MEMORY_TYPE_CFG_MEMORY_TYPE=32'h00000400;
defparam I_MSS.DDR_DDRC_CFG_QUAD_RANK_CFG_QUAD_RANK=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_EARLY_RANK_TO_WR_START_CFG_EARLY_RANK_TO_WR_START=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_EARLY_RANK_TO_RD_START_CFG_EARLY_RANK_TO_RD_START=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_CAL_READ_PERIOD_CFG_CAL_READ_PERIOD=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_NUM_CAL_READS_CFG_NUM_CAL_READS=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_CTRLR_INIT_DISABLE_CFG_CTRLR_INIT_DISABLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RDIMM_LAT_CFG_RDIMM_LAT=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_CTRLUPD_TRIG_CFG_CTRLUPD_TRIG=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_CTRLUPD_START_DELAY_CFG_CTRLUPD_START_DELAY=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_DFI_T_CTRLUPD_MAX_CFG_DFI_T_CTRLUPD_MAX=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_DFI_T_RDDATA_EN_CFG_DFI_T_RDDATA_EN=32'h00000015;
defparam I_MSS.DDR_DDRC_CFG_DFI_T_PHY_WRLAT_CFG_DFI_T_PHY_WRLAT=32'h00000003;
defparam I_MSS.DDR_DDRC_PHY_DFI_INIT_START_PHY_DFI_INIT_START=32'h00000001;
defparam I_MSS.DDR_DDRC_PHY_RESET_CONTROL_PHY_RESET_CONTROL=32'h00008001;
defparam I_MSS.DDR_DDRC_PHY_GATE_TRAIN_DELAY_PHY_GATE_TRAIN_DELAY=32'h0000003F;
defparam I_MSS.DDR_DDRC_PHY_EYE_TRAIN_DELAY_PHY_EYE_TRAIN_DELAY=32'h0000003F;
defparam I_MSS.DDR_DDRC_PHY_TRAIN_STEP_ENABLE_PHY_TRAIN_STEP_ENABLE=32'h00000018;
defparam I_MSS.DDR_DDRC_PHY_INDPNDT_TRAINING_PHY_INDPNDT_TRAINING=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_DQ_WIDTH_CFG_DQ_WIDTH=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_CA_PARITY_ERR_STATUS_CFG_CA_PARITY_ERR_STATUS=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_PARITY_RDIMM_DELAY_CFG_PARITY_RDIMM_DELAY=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_DFI_T_PHY_RDLAT_CFG_DFI_T_PHY_RDLAT=32'h00000006;
defparam I_MSS.DDR_DDRC_CFG_DATA_MASK_CFG_DATA_MASK=32'h00000001;
defparam I_MSS.DDR_MODEL_DATA_LANES_USED_DATA_LANES=3'h4;
defparam I_MSS.DDR_DDRC_CFG_CCD_S_CFG_CCD_S=32'h00000005;
defparam I_MSS.DDR_DDRC_CFG_CCD_L_CFG_CCD_L=32'h00000006;
defparam I_MSS.DDR_DDRC_CFG_RRD_S_CFG_RRD_S=32'h00000004;
defparam I_MSS.DDR_DDRC_CFG_RRD_L_CFG_RRD_L=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_WTR_S_CFG_WTR_S=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_WTR_L_CFG_WTR_L=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_WTR_S_CRC_DM_CFG_WTR_S_CRC_DM=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_WTR_L_CRC_DM_CFG_WTR_L_CRC_DM=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_WR_CRC_DM_CFG_WR_CRC_DM=32'h00000006;
defparam I_MSS.DDR_DDRC_CFG_VREFDQ_TRN_VALUE_CFG_VREFDQ_TRN_VALUE=32'h00000017;
defparam I_MSS.DDR_DDRC_CFG_RFC1_CFG_RFC1=32'h00000036;
defparam I_MSS.DDR_DDRC_CFG_RFC2_CFG_RFC2=32'h00000036;
defparam I_MSS.DDR_DDRC_CFG_RFC4_CFG_RFC4=32'h00000036;
defparam I_MSS.DDR_DDRC_CFG_FINE_GRAN_REF_MODE_CFG_FINE_GRAN_REF_MODE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RD_PREAMBLE_CFG_RD_PREAMBLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_SR_ABORT_CFG_SR_ABORT=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_INT_VREF_MON_CFG_INT_VREF_MON=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_TEMP_CTRL_REF_MODE_CFG_TEMP_CTRL_REF_MODE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_TEMP_CTRL_REF_RANGE_CFG_TEMP_CTRL_REF_RANGE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RTT_PARK_CFG_RTT_PARK=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_INBUF_4_PD_CFG_ODT_INBUF_4_PD=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_CA_PARITY_LATENCY_CFG_CA_PARITY_LATENCY=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_VREFDQ_TRN_ENABLE_CFG_VREFDQ_TRN_ENABLE=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_VREFDQ_TRN_RANGE_CFG_VREFDQ_TRN_RANGE=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_LP_ASR_CFG_LP_ASR=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_WR_PREAMBLE_CFG_WR_PREAMBLE=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_RFC_DLR1_CFG_RFC_DLR1=32'h00000048;
defparam I_MSS.DDR_DDRC_CFG_RFC_DLR2_CFG_RFC_DLR2=32'h0000002C;
defparam I_MSS.DDR_DDRC_CFG_RFC_DLR4_CFG_RFC_DLR4=32'h00000020;
defparam I_MSS.DDR_DDRC_CFG_RRD_DLR_CFG_RRD_DLR=32'h00000004;
defparam I_MSS.DDR_DDRC_CFG_FAW_DLR_CFG_FAW_DLR=32'h00000010;
defparam I_MSS.DDR_DDRC_CFG_BG_INTERLEAVE_CFG_BG_INTERLEAVE=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_MRR_CFG_MRR=32'h00000008;
defparam I_MSS.DDR_DDRC_CFG_MRW_CFG_MRW=32'h0000000A;
defparam I_MSS.DDR_DDRC_CFG_XP_CFG_XP=32'h00000006;
defparam I_MSS.DDR_DDRC_CFG_XSR_CFG_XSR=32'h0000001F;
defparam I_MSS.DDR_DDRC_CFG_INIT_DURATION_CFG_INIT_DURATION=32'h00000640;
defparam I_MSS.DDR_DDRC_CFG_ZQ_CAL_R_DURATION_CFG_ZQ_CAL_R_DURATION=32'h00000028;
defparam I_MSS.DDR_DDRC_CFG_ODT_POWERDOWN_CFG_ODT_POWERDOWN=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_WL_CFG_WL=32'h0000000E;
defparam I_MSS.DDR_DDRC_CFG_RL_CFG_RL=32'h0000001C;
defparam I_MSS.DDR_DDRC_CFG_BL_CFG_BL=32'h00000000;
defparam I_MSS.DDR_OPTIONS_TIP_CFG_PARAMS_ADDCMD_OFFSET=3'h7;
defparam I_MSS.DDR_DDRC_CFG_ZQLATCH_DURATION_CFG_ZQLATCH_DURATION=32'h00000018;
defparam I_MSS.DDR_DDRC_CFG_ZQ_CAL_DURATION_CFG_ZQ_CAL_DURATION=32'h00000320;
defparam I_MSS.DDR_DDRC_CFG_MRRI_CFG_MRRI=32'h00000012;
defparam I_MSS.DDR_DDRC_CFG_WR_POSTAMBLE_CFG_WR_POSTAMBLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_SOC_ODT_CFG_SOC_ODT=32'h00000006;
defparam I_MSS.DDR_DDRC_CFG_ODTE_CK_CFG_ODTE_CK=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODTE_CS_CFG_ODTE_CS=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODTD_CA_CFG_ODTD_CA=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RD_PREAMB_TOGGLE_CFG_RD_PREAMB_TOGGLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RD_POSTAMBLE_CFG_RD_POSTAMBLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_PU_CAL_CFG_PU_CAL=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_DQ_ODT_CFG_DQ_ODT=32'h00000002;
defparam I_MSS.DDR_DDRC_CFG_CA_ODT_CFG_CA_ODT=32'h00000004;
defparam I_MSS.DDR_DDRC_CFG_MRD_CFG_MRD=32'h0000000C;
defparam I_MSS.DDR_DDRC_CFG_LPDDR4_FSP_OP_CFG_LPDDR4_FSP_OP=32'h00000001;
defparam I_MSS.CLK_MSS_SYS_CLOCK_CONFIG_CR_DIVIDER_CPU=2'h0;
defparam I_MSS.CLK_MSS_SYS_CLOCK_CONFIG_CR_DIVIDER_AXI=2'h1;
defparam I_MSS.CLK_MSS_SYS_CLOCK_CONFIG_CR_DIVIDER_APB_AHB=2'h2;
defparam I_MSS.CLK_MSS_CFM_PLL_CKMUX_PLL1_RFCLK0_SEL=2'h1;
defparam I_MSS.CLK_MSS_CFM_PLL_CKMUX_PLL1_RFCLK1_SEL=2'h1;
defparam I_MSS.CLK_MSS_CFM_PLL_CKMUX_PLL0_RFCLK0_SEL=2'h1;
defparam I_MSS.CLK_MSS_CFM_PLL_CKMUX_PLL0_RFCLK1_SEL=2'h1;
defparam I_MSS.CLK_MSS_CFM_PLL_CKMUX_CLK_IN_MAC_TSU_SEL=2'h1;
defparam I_MSS.SGMII_CLK_CNTL_REG_CLKMUX_PLL0_RFCLK0_SEL=2'h1;
defparam I_MSS.SGMII_CLK_CNTL_REG_CLKMUX_PLL0_RFCLK1_SEL=2'h1;
defparam I_MSS.CLK_MSS_CFM_MSSCLKMUX_MSSCLK_MUX_SEL=2'h3;
defparam I_MSS.CLK_MSS_CFM_MSSCLKMUX_CLK_STANDBY_SEL=1'b0;
defparam I_MSS.CLK_MSS_CFM_BCLKMUX_BCLK0_SEL=5'h08;
defparam I_MSS.CLK_MSS_CFM_BCLKMUX_BCLK1_SEL=5'h10;
defparam I_MSS.CLK_MSS_CFM_BCLKMUX_BCLK2_SEL=5'h00;
defparam I_MSS.CLK_MSS_CFM_BCLKMUX_BCLK3_SEL=5'h00;
defparam I_MSS.CLK_MSS_CFM_BCLKMUX_BCLK4_SEL=5'h00;
defparam I_MSS.CLK_MSS_CFM_BCLKMUX_BCLK5_SEL=5'h00;
defparam I_MSS.CLK_MSS_PLL_PLL_CTRL_REG_RFCLK_SEL=1'b0;
defparam I_MSS.CLK_SGMII_PLL_PLL_CTRL_REG_RFCLK_SEL=1'b0;
defparam I_MSS.CLK_DDR_PLL_PLL_CTRL_REG_RFCLK_SEL=1'b0;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_DDRMODE=3'h4;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_POWER_DOWN=1'b0;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_CRC=1'b0;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_ECC=1'b0;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_BUS_WIDTH=3'h1;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_DMI_DBI=1'b0;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_RANK=1'b0;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_DQ_DRIVE=2'h1;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_DQS_DRIVE=2'h1;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_ADD_CMD_DRIVE=2'h1;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_CLOCK_OUT_DRIVE=2'h1;
defparam I_MSS.DDR_IOBANK_RPC_ODT_DQ_RPC_ODT_DQ=32'h00000002;
defparam I_MSS.DDR_IOBANK_RPC_ODT_DQS_RPC_ODT_DQS=32'h00000002;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_VRGEN_V=6'h0A;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_VRGEN_H=6'h02;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_VRGEN_EN_V=1'b1;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_VRGEN_EN_H=1'b1;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_MOVE_EN_V=1'b0;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_MOVE_EN_H=1'b0;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_VS=4'h2;
defparam I_MSS.DDR_IOBANK_RPC_ODT_STATIC_DQ_RPC_ODT_STATIC_DQ=32'h00000005;
defparam I_MSS.DDR_IOBANK_RPC_ODT_STATIC_DQS_RPC_ODT_STATIC_DQS=32'h00000005;
defparam I_MSS.DDR_IOBANK_RPC_ODT_STATIC_ADDCMD_RPC_ODT_STATIC_ADDCMD=32'h00000007;
defparam I_MSS.DDR_IOBANK_RPC_ODT_STATIC_CLKP_RPC_ODT_STATIC_CLKP=32'h00000007;
defparam I_MSS.DDR_IOBANK_RPC_ODT_STATIC_CLKN_RPC_ODT_STATIC_CLKN=32'h00000007;
defparam I_MSS.DDR_IOBANK_RPC_IBUFMD_ADDCMD_RPC_IBUFMD_ADDCMD=32'h00000003;
defparam I_MSS.DDR_IOBANK_RPC_IBUFMD_CLK_RPC_IBUFMD_CLK=32'h00000004;
defparam I_MSS.DDR_IOBANK_RPC_IBUFMD_DQ_RPC_IBUFMD_DQ=32'h00000003;
defparam I_MSS.DDR_IOBANK_RPC_IBUFMD_DQS_RPC_IBUFMD_DQS=32'h00000004;
defparam I_MSS.DDR_IOBANK_RPC_SPARE0_DQ_RPC_SPARE0_DQ=32'h00008000;
defparam I_MSS.SGMII_SPARE_CNTL_REG_SPARE=32'hFF000000;
defparam I_MSS.TRACE_CR_ULTRASOC_FABRIC=1'b0;
defparam I_MSS.MSS_IO_LOCKDOWN_CR_MSSIO_B2_LOCKDN_EN=1'b0;
defparam I_MSS.MSS_IO_LOCKDOWN_CR_MSSIO_B4_LOCKDN_EN=1'b0;
defparam I_MSS.MSS_IO_LOCKDOWN_CR_SGMII_IO_LOCKDN_EN=1'b0;
defparam I_MSS.MSS_IO_LOCKDOWN_CR_DDR_IO_LOCKDN_EN=1'b0;
defparam I_MSS.DLL0_CTRL0_PHASE_P=2'h3;
defparam I_MSS.DLL0_CTRL0_PHASE_S=2'h3;
defparam I_MSS.DLL0_CTRL0_SEL_P=2'h0;
defparam I_MSS.DLL0_CTRL0_SEL_S=2'h0;
defparam I_MSS.DLL0_CTRL0_REF_SEL=1'b0;
defparam I_MSS.DLL0_CTRL0_FB_SEL=1'b0;
defparam I_MSS.DLL0_CTRL0_DIV_SEL=1'b0;
defparam I_MSS.DLL0_CTRL0_ALU_UPD=2'h0;
defparam I_MSS.DLL0_CTRL0_LOCK_FRC=1'b0;
defparam I_MSS.DLL0_CTRL0_LOCK_FLT=2'h1;
defparam I_MSS.DLL0_CTRL0_LOCK_HIGH=4'h8;
defparam I_MSS.DLL0_CTRL0_LOCK_LOW=4'h8;
defparam I_MSS.DLL0_CTRL1_SET_ALU=8'h00;
defparam I_MSS.DLL0_CTRL1_ADJ_DEL4=7'h00;
defparam I_MSS.DLL0_CTRL1_TEST_S=1'b0;
defparam I_MSS.DLL0_CTRL1_TEST_RING=1'b0;
defparam I_MSS.DLL0_CTRL1_INIT_CODE=6'h00;
defparam I_MSS.DLL0_CTRL1_RELOCK_FAST=1'b0;
defparam I_MSS.DLL0_STAT0_RESET=1'b0;
defparam I_MSS.DLL0_STAT0_BYPASS=1'b0;
defparam I_MSS.DLL0_STAT0_PHASE_MOVE_CLK=1'b1;
defparam I_MSS.DLL1_CTRL0_PHASE_P=2'h3;
defparam I_MSS.DLL1_CTRL0_PHASE_S=2'h3;
defparam I_MSS.DLL1_CTRL0_SEL_P=2'h0;
defparam I_MSS.DLL1_CTRL0_SEL_S=2'h0;
defparam I_MSS.DLL1_CTRL0_REF_SEL=1'b0;
defparam I_MSS.DLL1_CTRL0_FB_SEL=1'b0;
defparam I_MSS.DLL1_CTRL0_DIV_SEL=1'b0;
defparam I_MSS.DLL1_CTRL0_ALU_UPD=2'h0;
defparam I_MSS.DLL1_CTRL0_LOCK_FRC=1'b0;
defparam I_MSS.DLL1_CTRL0_LOCK_FLT=2'h1;
defparam I_MSS.DLL1_CTRL0_LOCK_HIGH=4'h8;
defparam I_MSS.DLL1_CTRL0_LOCK_LOW=4'h8;
defparam I_MSS.DLL1_CTRL1_SET_ALU=8'h00;
defparam I_MSS.DLL1_CTRL1_ADJ_DEL4=7'h00;
defparam I_MSS.DLL1_CTRL1_TEST_S=1'b0;
defparam I_MSS.DLL1_CTRL1_TEST_RING=1'b0;
defparam I_MSS.DLL1_CTRL1_INIT_CODE=6'h00;
defparam I_MSS.DLL1_CTRL1_RELOCK_FAST=1'b0;
defparam I_MSS.DLL1_STAT0_RESET=1'b0;
defparam I_MSS.DLL1_STAT0_BYPASS=1'b0;
defparam I_MSS.DLL1_STAT0_PHASE_MOVE_CLK=1'b1;
defparam I_MSS.DLL2_CTRL0_PHASE_P=2'h3;
defparam I_MSS.DLL2_CTRL0_PHASE_S=2'h3;
defparam I_MSS.DLL2_CTRL0_SEL_P=2'h0;
defparam I_MSS.DLL2_CTRL0_SEL_S=2'h0;
defparam I_MSS.DLL2_CTRL0_REF_SEL=1'b0;
defparam I_MSS.DLL2_CTRL0_FB_SEL=1'b0;
defparam I_MSS.DLL2_CTRL0_DIV_SEL=1'b0;
defparam I_MSS.DLL2_CTRL0_ALU_UPD=2'h0;
defparam I_MSS.DLL2_CTRL0_LOCK_FRC=1'b0;
defparam I_MSS.DLL2_CTRL0_LOCK_FLT=2'h1;
defparam I_MSS.DLL2_CTRL0_LOCK_HIGH=4'h8;
defparam I_MSS.DLL2_CTRL0_LOCK_LOW=4'h8;
defparam I_MSS.DLL2_CTRL1_SET_ALU=8'h00;
defparam I_MSS.DLL2_CTRL1_ADJ_DEL4=7'h00;
defparam I_MSS.DLL2_CTRL1_TEST_S=1'b0;
defparam I_MSS.DLL2_CTRL1_TEST_RING=1'b0;
defparam I_MSS.DLL2_CTRL1_INIT_CODE=6'h00;
defparam I_MSS.DLL2_CTRL1_RELOCK_FAST=1'b0;
defparam I_MSS.DLL2_STAT0_RESET=1'b0;
defparam I_MSS.DLL2_STAT0_BYPASS=1'b0;
defparam I_MSS.DLL2_STAT0_PHASE_MOVE_CLK=1'b1;
defparam I_MSS.DLL3_CTRL0_PHASE_P=2'h3;
defparam I_MSS.DLL3_CTRL0_PHASE_S=2'h0;
defparam I_MSS.DLL3_CTRL0_SEL_P=2'h0;
defparam I_MSS.DLL3_CTRL0_SEL_S=2'h0;
defparam I_MSS.DLL3_CTRL0_REF_SEL=1'b0;
defparam I_MSS.DLL3_CTRL0_FB_SEL=1'b0;
defparam I_MSS.DLL3_CTRL0_DIV_SEL=1'b0;
defparam I_MSS.DLL3_CTRL0_ALU_UPD=2'h0;
defparam I_MSS.DLL3_CTRL0_LOCK_FRC=1'b1;
defparam I_MSS.DLL3_CTRL0_LOCK_FLT=2'h0;
defparam I_MSS.DLL3_CTRL0_LOCK_HIGH=4'h8;
defparam I_MSS.DLL3_CTRL0_LOCK_LOW=4'h8;
defparam I_MSS.DLL3_CTRL1_SET_ALU=8'h80;
defparam I_MSS.DLL3_CTRL1_ADJ_DEL4=7'h00;
defparam I_MSS.DLL3_CTRL1_TEST_S=1'b0;
defparam I_MSS.DLL3_CTRL1_TEST_RING=1'b0;
defparam I_MSS.DLL3_CTRL1_INIT_CODE=6'h00;
defparam I_MSS.DLL3_CTRL1_RELOCK_FAST=1'b0;
defparam I_MSS.DLL3_STAT0_RESET=1'b0;
defparam I_MSS.DLL3_STAT0_BYPASS=1'b1;
defparam I_MSS.DLL3_STAT0_PHASE_MOVE_CLK=1'b1;
defparam I_MSS.CRYPTO_SOFT_RESET_PERIPH=1'b1;
defparam I_MSS.CRYPTO_DLL_CTRL0_PHASE_P=2'h3;
defparam I_MSS.CRYPTO_DLL_CTRL0_PHASE_S=2'h3;
defparam I_MSS.CRYPTO_DLL_CTRL0_SEL_P=2'h0;
defparam I_MSS.CRYPTO_DLL_CTRL0_SEL_S=2'h0;
defparam I_MSS.CRYPTO_DLL_CTRL0_REF_SEL=1'b0;
defparam I_MSS.CRYPTO_DLL_CTRL0_FB_SEL=1'b0;
defparam I_MSS.CRYPTO_DLL_CTRL0_DIV_SEL=1'b0;
defparam I_MSS.CRYPTO_DLL_CTRL0_ALU_UPD=2'h0;
defparam I_MSS.CRYPTO_DLL_CTRL0_LOCK_FRC=1'b0;
defparam I_MSS.CRYPTO_DLL_CTRL0_LOCK_FLT=2'h1;
defparam I_MSS.CRYPTO_DLL_CTRL0_LOCK_HIGH=4'h8;
defparam I_MSS.CRYPTO_DLL_CTRL0_LOCK_LOW=4'h8;
defparam I_MSS.CRYPTO_DLL_CTRL1_SET_ALU=8'h00;
defparam I_MSS.CRYPTO_DLL_CTRL1_ADJ_DEL4=7'h00;
defparam I_MSS.CRYPTO_DLL_CTRL1_TEST_S=1'b0;
defparam I_MSS.CRYPTO_DLL_CTRL1_TEST_RING=1'b0;
defparam I_MSS.CRYPTO_DLL_CTRL1_INIT_CODE=6'h00;
defparam I_MSS.CRYPTO_DLL_CTRL1_RELOCK_FAST=1'b0;
defparam I_MSS.CRYPTO_DLL_STAT0_RESET=1'b0;
defparam I_MSS.CRYPTO_DLL_STAT0_BYPASS=1'b0;
defparam I_MSS.CRYPTO_DLL_STAT0_PHASE_MOVE_CLK=1'b1;
defparam I_MSS.CRYPTO_CONTROL_USER_SCB_CONTROL=1'b0;
defparam I_MSS.CRYPTO_CONTROL_USER_RESET=1'b0;
defparam I_MSS.CRYPTO_CONTROL_USER_CLOCK_ENABLE=1'b1;
defparam I_MSS.CRYPTO_CONTROL_USER_CLOCK_SELECT=2'h1;
defparam I_MSS.CRYPTO_CONTROL_USER_RAMS_ON=1'b1;
defparam I_MSS.CRYPTO_CONTROL_USER_DLL_ON=1'b1;
defparam I_MSS.CRYPTO_CONTROL_USER_RING_OSC_ON=1'b1;
defparam I_MSS.CRYPTO_CONTROL_USER_PURGE=1'b0;
defparam I_MSS.CRYPTO_CONTROL_USER_GO=1'b0;
defparam I_MSS.CRYPTO_INTERRUPT_ENABLE_COMPLETE=1'b0;
defparam I_MSS.CRYPTO_INTERRUPT_ENABLE_ALARM=1'b0;
defparam I_MSS.CRYPTO_INTERRUPT_ENABLE_BUSERROR=1'b0;
defparam I_MSS.CRYPTO_MARGIN_RAM=3'h0;
defparam I_MSS.CRYPTO_MARGIN_ROM=3'h0;
// @14:1099
(* SLEW="0" *)  OUTBUF_DIFF SGMII_TX0_IOINST (
	.PADN(SGMII_TX0_N),
	.PADP(SGMII_TX0_P),
	.D(D_SGMII_TX0_IOINST_net)
);
defparam SGMII_TX0_IOINST.SLEW=2'h0;
// @14:1077
(* SLEW="0" *)  BIBUF_DIFF DDR_DQS1_OUT_IOINST (
	.PADN(DQS_N[1]),
	.PADP(DQS[1]),
	.Y(Y_DDR_DQS1_OUT_IOINST_net),
	.D(D_DDR_DQS1_OUT_IOINST_net),
	.E(E_DDR_DQS1_OUT_IOINST_net)
);
defparam DDR_DQS1_OUT_IOINST.SLEW=2'h0;
// @14:1071
(* SLEW="0" *)  BIBUF_DIFF DDR_DQS3_OUT_IOINST (
	.PADN(DQS_N[3]),
	.PADP(DQS[3]),
	.Y(Y_DDR_DQS3_OUT_IOINST_net),
	.D(D_DDR_DQS3_OUT_IOINST_net),
	.E(E_DDR_DQS3_OUT_IOINST_net)
);
defparam DDR_DQS3_OUT_IOINST.SLEW=2'h0;
// @14:1066
  INV I_MSS_I2C_0_SCL_OE_M2F_INV (
	.Y(PF_SOC_MSS_I2C_0_SCL_OE_M2F),
	.A(I2C_0_SCL_OE_M2F_I_MSS_net)
);
// @14:1051
(* SLEW="0" *)  BIBUF_DIFF DDR_DQS0_OUT_IOINST (
	.PADN(DQS_N[0]),
	.PADP(DQS[0]),
	.Y(Y_DDR_DQS0_OUT_IOINST_net),
	.D(D_DDR_DQS0_OUT_IOINST_net),
	.E(E_DDR_DQS0_OUT_IOINST_net)
);
defparam DDR_DQS0_OUT_IOINST.SLEW=2'h0;
// @14:1043
(* SLEW="0" *)  OUTBUF_DIFF DDR_CK0_IOINST (
	.PADN(CK_N),
	.PADP(CK),
	.D(D_DDR_CK0_IOINST_net)
);
defparam DDR_CK0_IOINST.SLEW=2'h0;
// @14:1009
(* SLEW="0" *)  OUTBUF_DIFF SGMII_TX1_IOINST (
	.PADN(SGMII_TX1_N),
	.PADP(SGMII_TX1_P),
	.D(D_SGMII_TX1_IOINST_net)
);
defparam SGMII_TX1_IOINST.SLEW=2'h0;
// @14:945
  INV I_MSS_I2C_0_SDA_OE_M2F_INV (
	.Y(PF_SOC_MSS_I2C_0_SDA_OE_M2F),
	.A(I2C_0_SDA_OE_M2F_I_MSS_net)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_SOC_MSS */

module BVF_RISCV_SUBSYSTEM (
  DM,
  CA,
  DQ,
  CAPE_GPIO_IN,
  BVF_RISCV_SUBSYSTEM_GPIO_2_M2F,
  BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F,
  DQS_N,
  DQS,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA,
  iPSELS_0_a2_2_0,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA,
  ADC_CSn,
  USB0_DATA7,
  EMMC_DATA7,
  USB0_STP,
  I2C_1_SCL,
  EMMC_DATA1,
  EMMC_CMD,
  USB0_DATA4,
  USB0_DATA1,
  USB0_OCn,
  EMMC_DATA4,
  UART0_RXD,
  ADC_SCK,
  EMMC_DATA6,
  USB0_DATA3,
  I2C_1_SDA,
  EMMC_DATA0,
  EMMC_DATA2,
  USB0_DIR,
  USB0_DATA0,
  USB0_DATA6,
  ADC_MISO,
  EMMC_DATA3,
  RESET_N,
  UART0_TXD,
  PHY_MDC,
  ADC_IRQn,
  ODT,
  PHY_MDIO,
  ADC_MOSI,
  USER_BUTTON,
  EMMC_CLK,
  USB0_DATA2,
  EMMC_STRB,
  SD_CARD_CS,
  EMMC_RSTN,
  USB0_NXT,
  USB0_CLK,
  CS,
  CKE,
  USB0_DATA5,
  EMMC_DATA5,
  prdata18,
  I_MSS_RNI8BQU_1,
  prdata16,
  SGMII_RX1_N,
  SGMII_RX1_P,
  SGMII_RX0_N,
  SGMII_RX0_P,
  REFCLK_N,
  REFCLK,
  CLOCKS_AND_RESETS_FIC_0_ACLK,
  CLOCKS_AND_RESETS_FIC_1_ACLK,
  CLOCKS_AND_RESETS_FIC_2_ACLK,
  SD_DET_c,
  PHY_INTn_c,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE,
  VIO_ENABLE_c,
  BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F,
  SGMII_TX0_N,
  SGMII_TX0_P,
  CK_N,
  CK,
  SGMII_TX1_N,
  SGMII_TX1_P,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE,
  dff,
  CLOCKS_AND_RESETS_FIC_3_PCLK,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx,
  iPRDATA27,
  BVF_RISCV_SUBSYSTEM_MSS_DLL_LOCKS,
  P9_19,
  P9_20
)
;
output [3:0] DM ;
output [5:0] CA ;
inout [31:0] DQ /* synthesis syn_tristate = 1 */ ;
input [27:0] CAPE_GPIO_IN ;
output [27:0] BVF_RISCV_SUBSYSTEM_GPIO_2_M2F ;
output [27:0] BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F ;
inout [3:0] DQS_N /* synthesis syn_tristate = 1 */ ;
inout [3:0] DQS /* synthesis syn_tristate = 1 */ ;
output [31:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA ;
output iPSELS_0_a2_2_0 ;
output PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
input [31:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA ;
output ADC_CSn ;
inout USB0_DATA7 /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA7 /* synthesis syn_tristate = 1 */ ;
output USB0_STP ;
inout I2C_1_SCL /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA1 /* synthesis syn_tristate = 1 */ ;
inout EMMC_CMD /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA4 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA1 /* synthesis syn_tristate = 1 */ ;
input USB0_OCn ;
inout EMMC_DATA4 /* synthesis syn_tristate = 1 */ ;
input UART0_RXD ;
output ADC_SCK ;
inout EMMC_DATA6 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA3 /* synthesis syn_tristate = 1 */ ;
inout I2C_1_SDA /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA0 /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA2 /* synthesis syn_tristate = 1 */ ;
input USB0_DIR ;
inout USB0_DATA0 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA6 /* synthesis syn_tristate = 1 */ ;
inout ADC_MISO /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA3 /* synthesis syn_tristate = 1 */ ;
output RESET_N ;
output UART0_TXD ;
output PHY_MDC ;
input ADC_IRQn ;
output ODT ;
inout PHY_MDIO /* synthesis syn_tristate = 1 */ ;
inout ADC_MOSI /* synthesis syn_tristate = 1 */ ;
input USER_BUTTON ;
output EMMC_CLK ;
inout USB0_DATA2 /* synthesis syn_tristate = 1 */ ;
input EMMC_STRB ;
output SD_CARD_CS ;
output EMMC_RSTN ;
input USB0_NXT ;
input USB0_CLK ;
output CS ;
output CKE ;
inout USB0_DATA5 /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA5 /* synthesis syn_tristate = 1 */ ;
output prdata18 ;
output I_MSS_RNI8BQU_1 ;
output prdata16 ;
input SGMII_RX1_N ;
input SGMII_RX1_P ;
input SGMII_RX0_N ;
input SGMII_RX0_P ;
input REFCLK_N ;
input REFCLK ;
input CLOCKS_AND_RESETS_FIC_0_ACLK ;
input CLOCKS_AND_RESETS_FIC_1_ACLK ;
input CLOCKS_AND_RESETS_FIC_2_ACLK ;
input SD_DET_c ;
input PHY_INTn_c ;
output BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE ;
output VIO_ENABLE_c ;
output BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F ;
output SGMII_TX0_N ;
output SGMII_TX0_P ;
output CK_N ;
output CK ;
output SGMII_TX1_N ;
output SGMII_TX1_P ;
output BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE ;
input dff ;
input CLOCKS_AND_RESETS_FIC_3_PCLK ;
output PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
output iPRDATA27 ;
output BVF_RISCV_SUBSYSTEM_MSS_DLL_LOCKS ;
inout P9_19 /* synthesis syn_tristate = 1 */ ;
inout P9_20 /* synthesis syn_tristate = 1 */ ;
wire iPSELS_0_a2_2_0 ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
wire ADC_CSn ;
wire USB0_DATA7 ;
wire EMMC_DATA7 ;
wire USB0_STP ;
wire I2C_1_SCL ;
wire EMMC_DATA1 ;
wire EMMC_CMD ;
wire USB0_DATA4 ;
wire USB0_DATA1 ;
wire USB0_OCn ;
wire EMMC_DATA4 ;
wire UART0_RXD ;
wire ADC_SCK ;
wire EMMC_DATA6 ;
wire USB0_DATA3 ;
wire I2C_1_SDA ;
wire EMMC_DATA0 ;
wire EMMC_DATA2 ;
wire USB0_DIR ;
wire USB0_DATA0 ;
wire USB0_DATA6 ;
wire ADC_MISO ;
wire EMMC_DATA3 ;
wire RESET_N ;
wire UART0_TXD ;
wire PHY_MDC ;
wire ADC_IRQn ;
wire ODT ;
wire PHY_MDIO ;
wire ADC_MOSI ;
wire USER_BUTTON ;
wire EMMC_CLK ;
wire USB0_DATA2 ;
wire EMMC_STRB ;
wire SD_CARD_CS ;
wire EMMC_RSTN ;
wire USB0_NXT ;
wire USB0_CLK ;
wire CS ;
wire CKE ;
wire USB0_DATA5 ;
wire EMMC_DATA5 ;
wire prdata18 ;
wire I_MSS_RNI8BQU_1 ;
wire prdata16 ;
wire SGMII_RX1_N ;
wire SGMII_RX1_P ;
wire SGMII_RX0_N ;
wire SGMII_RX0_P ;
wire REFCLK_N ;
wire REFCLK ;
wire CLOCKS_AND_RESETS_FIC_0_ACLK ;
wire CLOCKS_AND_RESETS_FIC_1_ACLK ;
wire CLOCKS_AND_RESETS_FIC_2_ACLK ;
wire SD_DET_c ;
wire PHY_INTn_c ;
wire BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE ;
wire VIO_ENABLE_c ;
wire BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F ;
wire SGMII_TX0_N ;
wire SGMII_TX0_P ;
wire CK_N ;
wire CK ;
wire SGMII_TX1_N ;
wire SGMII_TX1_P ;
wire BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE ;
wire dff ;
wire CLOCKS_AND_RESETS_FIC_3_PCLK ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
wire iPRDATA27 ;
wire BVF_RISCV_SUBSYSTEM_MSS_DLL_LOCKS ;
wire P9_19 ;
wire P9_20 ;
wire [31:0] PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA;
wire [31:0] APB_ARBITER_0_APB_MASTER_high_PRDATA;
wire [27:24] APB_ARBITER_0_APB_MASTER_low_PADDR;
wire [7:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR;
wire [19:8] APB_ARBITER_0_APB_MASTER_high_PADDR;
wire I2C0_SDA_BIBUF_Y ;
wire GND ;
wire PF_SOC_MSS_I2C_0_SDA_OE_M2F ;
wire I2C0_SCL_BIBUF_Y ;
wire PF_SOC_MSS_I2C_0_SCL_OE_M2F ;
wire PF_SOC_MSS_FIC_0_DLL_LOCK_M2F ;
wire PF_SOC_MSS_FIC_1_DLL_LOCK_M2F ;
wire PF_SOC_MSS_FIC_2_DLL_LOCK_M2F ;
wire PF_SOC_MSS_FIC_3_DLL_LOCK_M2F ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PREADY ;
wire APB_ARBITER_0_APB_MASTER_high_PREADY ;
wire N_48_i ;
wire MIV_IHC_C0_0_APP_IRQ_H4 ;
wire MIV_IHC_C0_0_APP_IRQ_H3 ;
wire MIV_IHC_C0_0_APP_IRQ_H2 ;
wire MIV_IHC_C0_0_APP_IRQ_H1 ;
wire MIV_IHC_C0_0_APP_IRQ_H0 ;
wire N_181 ;
wire N_182 ;
wire VCC ;
// @15:1823
  BIBUF I2C0_SDA_BIBUF (
	.Y(I2C0_SDA_BIBUF_Y),
	.PAD(P9_20),
	.D(GND),
	.E(PF_SOC_MSS_I2C_0_SDA_OE_M2F)
);
// @15:1812
  BIBUF I2C0_SCL_BIBUF (
	.Y(I2C0_SCL_BIBUF_Y),
	.PAD(P9_19),
	.D(GND),
	.E(PF_SOC_MSS_I2C_0_SCL_OE_M2F)
);
// @15:1735
  AND4 AND_DLL_LOCKS (
	.Y(BVF_RISCV_SUBSYSTEM_MSS_DLL_LOCKS),
	.A(PF_SOC_MSS_FIC_0_DLL_LOCK_M2F),
	.B(PF_SOC_MSS_FIC_1_DLL_LOCK_M2F),
	.C(PF_SOC_MSS_FIC_2_DLL_LOCK_M2F),
	.D(PF_SOC_MSS_FIC_3_DLL_LOCK_M2F)
);
// @15:1748
  APB_ARBITER_28s APB_ARBITER_0 (
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[31:0]),
	.APB_ARBITER_0_APB_MASTER_high_PRDATA(APB_ARBITER_0_APB_MASTER_high_PRDATA[31:0]),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[31:0]),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0(PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0),
	.iPRDATA27(iPRDATA27),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PREADY(PF_SOC_MSS_FIC_3_APB_INITIATOR_PREADY),
	.APB_ARBITER_0_APB_MASTER_high_PREADY(APB_ARBITER_0_APB_MASTER_high_PREADY),
	.N_48_i_1z(N_48_i),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx(PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx)
);
// @15:1778
  FIC3_INITIATOR FIC3_INITIATOR_inst_0 (
	.APB_ARBITER_0_APB_MASTER_low_PADDR(APB_ARBITER_0_APB_MASTER_low_PADDR[27:24]),
	.iPSELS_0_a2_2_0(iPSELS_0_a2_2_0),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0(PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx(PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx),
	.iPRDATA27(iPRDATA27)
);
// @15:1834
  MIV_IHC_C0 MIV_IHC_C0_0 (
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[7:0]),
	.APB_ARBITER_0_APB_MASTER_high_PADDR(APB_ARBITER_0_APB_MASTER_high_PADDR[19:8]),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[31:0]),
	.APB_ARBITER_0_APB_MASTER_high_PRDATA(APB_ARBITER_0_APB_MASTER_high_PRDATA[31:0]),
	.MIV_IHC_C0_0_APP_IRQ_H4(MIV_IHC_C0_0_APP_IRQ_H4),
	.MIV_IHC_C0_0_APP_IRQ_H3(MIV_IHC_C0_0_APP_IRQ_H3),
	.MIV_IHC_C0_0_APP_IRQ_H2(MIV_IHC_C0_0_APP_IRQ_H2),
	.MIV_IHC_C0_0_APP_IRQ_H1(MIV_IHC_C0_0_APP_IRQ_H1),
	.CLOCKS_AND_RESETS_FIC_3_PCLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.dff(dff),
	.N_48_i(N_48_i),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE),
	.APB_ARBITER_0_APB_MASTER_high_PREADY(APB_ARBITER_0_APB_MASTER_high_PREADY),
	.MIV_IHC_C0_0_APP_IRQ_H0(MIV_IHC_C0_0_APP_IRQ_H0)
);
// @15:1857
  PF_SOC_MSS PF_SOC_MSS_inst_0 (
	.DQS(DQS[3:0]),
	.DQS_N(DQS_N[3:0]),
	.BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F({BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[27:6], N_181, BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[4:0]}),
	.BVF_RISCV_SUBSYSTEM_GPIO_2_M2F({BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[27:6], N_182, BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[4:0]}),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[31:0]),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0(PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0),
	.APB_ARBITER_0_APB_MASTER_low_PADDR(APB_ARBITER_0_APB_MASTER_low_PADDR[27:24]),
	.APB_ARBITER_0_APB_MASTER_high_PADDR(APB_ARBITER_0_APB_MASTER_high_PADDR[19:8]),
	.CAPE_GPIO_IN(CAPE_GPIO_IN[27:0]),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA(PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[31:0]),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[7:0]),
	.DQ(DQ[31:0]),
	.CA(CA[5:0]),
	.DM(DM[3:0]),
	.PF_SOC_MSS_I2C_0_SDA_OE_M2F(PF_SOC_MSS_I2C_0_SDA_OE_M2F),
	.SGMII_TX1_P(SGMII_TX1_P),
	.SGMII_TX1_N(SGMII_TX1_N),
	.CK(CK),
	.CK_N(CK_N),
	.PF_SOC_MSS_I2C_0_SCL_OE_M2F(PF_SOC_MSS_I2C_0_SCL_OE_M2F),
	.SGMII_TX0_P(SGMII_TX0_P),
	.SGMII_TX0_N(SGMII_TX0_N),
	.BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F(BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F),
	.VIO_ENABLE_c(VIO_ENABLE_c),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx(PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx),
	.PF_SOC_MSS_FIC_3_DLL_LOCK_M2F(PF_SOC_MSS_FIC_3_DLL_LOCK_M2F),
	.PF_SOC_MSS_FIC_2_DLL_LOCK_M2F(PF_SOC_MSS_FIC_2_DLL_LOCK_M2F),
	.PF_SOC_MSS_FIC_1_DLL_LOCK_M2F(PF_SOC_MSS_FIC_1_DLL_LOCK_M2F),
	.PF_SOC_MSS_FIC_0_DLL_LOCK_M2F(PF_SOC_MSS_FIC_0_DLL_LOCK_M2F),
	.MIV_IHC_C0_0_APP_IRQ_H0(MIV_IHC_C0_0_APP_IRQ_H0),
	.MIV_IHC_C0_0_APP_IRQ_H1(MIV_IHC_C0_0_APP_IRQ_H1),
	.MIV_IHC_C0_0_APP_IRQ_H2(MIV_IHC_C0_0_APP_IRQ_H2),
	.MIV_IHC_C0_0_APP_IRQ_H3(MIV_IHC_C0_0_APP_IRQ_H3),
	.MIV_IHC_C0_0_APP_IRQ_H4(MIV_IHC_C0_0_APP_IRQ_H4),
	.PHY_INTn_c(PHY_INTn_c),
	.SD_DET_c(SD_DET_c),
	.I2C0_SDA_BIBUF_Y(I2C0_SDA_BIBUF_Y),
	.I2C0_SCL_BIBUF_Y(I2C0_SCL_BIBUF_Y),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PREADY(PF_SOC_MSS_FIC_3_APB_INITIATOR_PREADY),
	.CLOCKS_AND_RESETS_FIC_3_PCLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.CLOCKS_AND_RESETS_FIC_2_ACLK(CLOCKS_AND_RESETS_FIC_2_ACLK),
	.CLOCKS_AND_RESETS_FIC_1_ACLK(CLOCKS_AND_RESETS_FIC_1_ACLK),
	.CLOCKS_AND_RESETS_FIC_0_ACLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.REFCLK(REFCLK),
	.REFCLK_N(REFCLK_N),
	.SGMII_RX0_P(SGMII_RX0_P),
	.SGMII_RX0_N(SGMII_RX0_N),
	.SGMII_RX1_P(SGMII_RX1_P),
	.SGMII_RX1_N(SGMII_RX1_N),
	.prdata16(prdata16),
	.I_MSS_RNI8BQU_1_1z(I_MSS_RNI8BQU_1),
	.prdata18(prdata18),
	.EMMC_DATA5(EMMC_DATA5),
	.USB0_DATA5(USB0_DATA5),
	.CKE(CKE),
	.CS(CS),
	.USB0_CLK(USB0_CLK),
	.USB0_NXT(USB0_NXT),
	.EMMC_RSTN(EMMC_RSTN),
	.SD_CARD_CS(SD_CARD_CS),
	.EMMC_STRB(EMMC_STRB),
	.USB0_DATA2(USB0_DATA2),
	.EMMC_CLK(EMMC_CLK),
	.USER_BUTTON(USER_BUTTON),
	.ADC_MOSI(ADC_MOSI),
	.PHY_MDIO(PHY_MDIO),
	.ODT(ODT),
	.ADC_IRQn(ADC_IRQn),
	.PHY_MDC(PHY_MDC),
	.UART0_TXD(UART0_TXD),
	.RESET_N(RESET_N),
	.EMMC_DATA3(EMMC_DATA3),
	.ADC_MISO(ADC_MISO),
	.USB0_DATA6(USB0_DATA6),
	.USB0_DATA0(USB0_DATA0),
	.USB0_DIR(USB0_DIR),
	.EMMC_DATA2(EMMC_DATA2),
	.EMMC_DATA0(EMMC_DATA0),
	.I2C_1_SDA(I2C_1_SDA),
	.USB0_DATA3(USB0_DATA3),
	.EMMC_DATA6(EMMC_DATA6),
	.ADC_SCK(ADC_SCK),
	.UART0_RXD(UART0_RXD),
	.EMMC_DATA4(EMMC_DATA4),
	.USB0_OCn(USB0_OCn),
	.USB0_DATA1(USB0_DATA1),
	.USB0_DATA4(USB0_DATA4),
	.EMMC_CMD(EMMC_CMD),
	.EMMC_DATA1(EMMC_DATA1),
	.I2C_1_SCL(I2C_1_SCL),
	.USB0_STP(USB0_STP),
	.EMMC_DATA7(EMMC_DATA7),
	.USB0_DATA7(USB0_DATA7),
	.ADC_CSn(ADC_CSn)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* BVF_RISCV_SUBSYSTEM */

(* CONTROL_0="8'b00000000" , CONTROL_1="8'b00010000" , STATUS="8'b00100000" *)module apb_ctrl_status (
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0,
  iPSELS_0_a2_2_0,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA,
  iPRDATA27,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE,
  prdata18,
  prdata16,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx,
  CLOCKS_AND_RESETS_FIC_3_PCLK,
  dff,
  I_MSS_RNI8BQU_1
)
;
input PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
input iPSELS_0_a2_2_0 ;
input [31:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA ;
output [31:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA ;
input iPRDATA27 ;
input BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE ;
input prdata18 ;
input prdata16 ;
input BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE ;
input PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
input CLOCKS_AND_RESETS_FIC_3_PCLK ;
input dff ;
input I_MSS_RNI8BQU_1 ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
wire iPSELS_0_a2_2_0 ;
wire iPRDATA27 ;
wire BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE ;
wire prdata18 ;
wire prdata16 ;
wire BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
wire CLOCKS_AND_RESETS_FIC_3_PCLK ;
wire dff ;
wire I_MSS_RNI8BQU_1 ;
wire [31:0] prdata_7;
wire [31:0] apb_ctrl_status_0_control;
wire [31:0] control_value_Z;
wire [18:0] status_m;
wire N_1_i ;
wire VCC ;
wire N_17 ;
wire GND ;
wire un1_prdata_0_sqmuxa_0_a3_Z ;
wire control_value_1_sqmuxa ;
wire N_110 ;
wire N_57 ;
wire N_59 ;
wire N_61 ;
wire N_63 ;
wire N_65 ;
wire N_67 ;
wire N_69 ;
wire N_71 ;
wire N_73 ;
  CFG1 N_1_i_0 (
	.A(I_MSS_RNI8BQU_1),
	.Y(N_1_i)
);
defparam N_1_i_0.INIT=2'h1;
// @20:28
  SLE \prdata[12]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[12]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[12]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[11]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[11]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[11]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[10]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[10]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[10]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[9]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[9]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[8]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[8]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[7]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[7]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[6]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[6]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[5]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[5]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[4]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[4]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[3]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[3]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[2]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[2]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[1]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[1]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[0]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[0]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[27]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[27]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[27]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[26]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[26]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[26]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[25]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[25]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[25]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[24]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[24]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[24]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[23]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[23]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[23]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[22]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[22]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[22]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[21]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[21]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[21]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[20]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[20]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[20]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[19]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[19]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[19]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[18]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[18]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[18]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[17]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[17]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[17]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[16]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[16]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[16]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[15]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[15]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[15]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[14]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[14]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[14]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[13]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[13]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[13]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control[10]  (
	.Q(apb_ctrl_status_0_control[10]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[10]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[9]  (
	.Q(apb_ctrl_status_0_control[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[9]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[8]  (
	.Q(apb_ctrl_status_0_control[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[8]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[7]  (
	.Q(apb_ctrl_status_0_control[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[7]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[6]  (
	.Q(apb_ctrl_status_0_control[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[6]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[5]  (
	.Q(apb_ctrl_status_0_control[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[5]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[4]  (
	.Q(apb_ctrl_status_0_control[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[4]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[3]  (
	.Q(apb_ctrl_status_0_control[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[3]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[2]  (
	.Q(apb_ctrl_status_0_control[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[2]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[1]  (
	.Q(apb_ctrl_status_0_control[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[1]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[0]  (
	.Q(apb_ctrl_status_0_control[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[0]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \prdata[31]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[31]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[31]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[30]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[30]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[30]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[29]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[29]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[29]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \prdata[28]  (
	.Q(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[28]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(prdata_7[28]),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control[25]  (
	.Q(apb_ctrl_status_0_control[25]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[25]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[24]  (
	.Q(apb_ctrl_status_0_control[24]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[24]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[23]  (
	.Q(apb_ctrl_status_0_control[23]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[23]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[22]  (
	.Q(apb_ctrl_status_0_control[22]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[22]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[21]  (
	.Q(apb_ctrl_status_0_control[21]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[21]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[20]  (
	.Q(apb_ctrl_status_0_control[20]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[20]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[19]  (
	.Q(apb_ctrl_status_0_control[19]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[19]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[18]  (
	.Q(apb_ctrl_status_0_control[18]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[18]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[17]  (
	.Q(apb_ctrl_status_0_control[17]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[17]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[16]  (
	.Q(apb_ctrl_status_0_control[16]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[16]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[15]  (
	.Q(apb_ctrl_status_0_control[15]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[15]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[14]  (
	.Q(apb_ctrl_status_0_control[14]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[14]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[13]  (
	.Q(apb_ctrl_status_0_control[13]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[13]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[12]  (
	.Q(apb_ctrl_status_0_control[12]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[12]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[11]  (
	.Q(apb_ctrl_status_0_control[11]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[11]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control_value[8]  (
	.Q(control_value_Z[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[8]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[7]  (
	.Q(control_value_Z[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[7]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[6]  (
	.Q(control_value_Z[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[6]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[5]  (
	.Q(control_value_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[5]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[4]  (
	.Q(control_value_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[4]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[3]  (
	.Q(control_value_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[3]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[2]  (
	.Q(control_value_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[2]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[1]  (
	.Q(control_value_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[1]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[0]  (
	.Q(control_value_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[0]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control[31]  (
	.Q(apb_ctrl_status_0_control[31]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[31]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[30]  (
	.Q(apb_ctrl_status_0_control[30]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[30]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[29]  (
	.Q(apb_ctrl_status_0_control[29]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[29]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[28]  (
	.Q(apb_ctrl_status_0_control[28]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[28]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[27]  (
	.Q(apb_ctrl_status_0_control[27]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[27]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control[26]  (
	.Q(apb_ctrl_status_0_control[26]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(control_value_Z[26]),
	.EN(un1_prdata_0_sqmuxa_0_a3_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_1_i)
);
// @20:28
  SLE \control_value[23]  (
	.Q(control_value_Z[23]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[23]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[22]  (
	.Q(control_value_Z[22]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[22]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[21]  (
	.Q(control_value_Z[21]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[21]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[20]  (
	.Q(control_value_Z[20]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[20]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[19]  (
	.Q(control_value_Z[19]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[19]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[18]  (
	.Q(control_value_Z[18]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[18]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[17]  (
	.Q(control_value_Z[17]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[17]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[16]  (
	.Q(control_value_Z[16]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[16]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[15]  (
	.Q(control_value_Z[15]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[15]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[14]  (
	.Q(control_value_Z[14]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[14]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[13]  (
	.Q(control_value_Z[13]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[13]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[12]  (
	.Q(control_value_Z[12]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[12]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[11]  (
	.Q(control_value_Z[11]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[11]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[10]  (
	.Q(control_value_Z[10]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[10]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[9]  (
	.Q(control_value_Z[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[9]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[31]  (
	.Q(control_value_Z[31]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[31]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[30]  (
	.Q(control_value_Z[30]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[30]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[29]  (
	.Q(control_value_Z[29]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[29]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[28]  (
	.Q(control_value_Z[28]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[28]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[27]  (
	.Q(control_value_Z[27]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[27]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[26]  (
	.Q(control_value_Z[26]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[26]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[25]  (
	.Q(control_value_Z[25]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[25]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:28
  SLE \control_value[24]  (
	.Q(control_value_Z[24]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[24]),
	.EN(control_value_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:38
  CFG4 un1_prdata_1_sqmuxa_i_a2 (
	.A(iPSELS_0_a2_2_0),
	.B(PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx),
	.C(PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0),
	.D(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE),
	.Y(N_110)
);
defparam un1_prdata_1_sqmuxa_i_a2.INIT=16'h0008;
// @20:38
  CFG2 \prdata_7_iv_0_a3[30]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[30]),
	.Y(N_57)
);
defparam \prdata_7_iv_0_a3[30] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_0_a3[31]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[31]),
	.Y(N_59)
);
defparam \prdata_7_iv_0_a3[31] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_0_a3[25]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[25]),
	.Y(N_61)
);
defparam \prdata_7_iv_0_a3[25] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_0_a3[26]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[26]),
	.Y(N_63)
);
defparam \prdata_7_iv_0_a3[26] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_0_a3[27]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[27]),
	.Y(N_65)
);
defparam \prdata_7_iv_0_a3[27] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_0_a3[28]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[28]),
	.Y(N_67)
);
defparam \prdata_7_iv_0_a3[28] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_0_a3[19]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[19]),
	.Y(N_69)
);
defparam \prdata_7_iv_0_a3[19] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_0_a3[21]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[21]),
	.Y(N_71)
);
defparam \prdata_7_iv_0_a3[21] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_0_a3[23]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[23]),
	.Y(N_73)
);
defparam \prdata_7_iv_0_a3[23] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[18]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[18]),
	.Y(status_m[18])
);
defparam \prdata_7_iv_RNO[18] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[16]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[16]),
	.Y(status_m[16])
);
defparam \prdata_7_iv_RNO[16] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[15]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[15]),
	.Y(status_m[15])
);
defparam \prdata_7_iv_RNO[15] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[13]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[13]),
	.Y(status_m[13])
);
defparam \prdata_7_iv_RNO[13] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[12]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[12]),
	.Y(status_m[12])
);
defparam \prdata_7_iv_RNO[12] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[11]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[11]),
	.Y(status_m[11])
);
defparam \prdata_7_iv_RNO[11] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[10]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[10]),
	.Y(status_m[10])
);
defparam \prdata_7_iv_RNO[10] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[9]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[9]),
	.Y(status_m[9])
);
defparam \prdata_7_iv_RNO[9] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[7]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[7]),
	.Y(status_m[7])
);
defparam \prdata_7_iv_RNO[7] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[6]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[6]),
	.Y(status_m[6])
);
defparam \prdata_7_iv_RNO[6] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[5]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[5]),
	.Y(status_m[5])
);
defparam \prdata_7_iv_RNO[5] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[3]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[3]),
	.Y(status_m[3])
);
defparam \prdata_7_iv_RNO[3] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[2]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[2]),
	.Y(status_m[2])
);
defparam \prdata_7_iv_RNO[2] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[1]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[1]),
	.Y(status_m[1])
);
defparam \prdata_7_iv_RNO[1] .INIT=4'h8;
// @20:38
  CFG2 \prdata_7_iv_RNO[0]  (
	.A(prdata16),
	.B(apb_ctrl_status_0_control[0]),
	.Y(status_m[0])
);
defparam \prdata_7_iv_RNO[0] .INIT=4'h8;
// @20:38
  CFG4 \prdata_7_0_iv_0[29]  (
	.A(prdata16),
	.B(prdata18),
	.C(apb_ctrl_status_0_control[29]),
	.D(control_value_Z[29]),
	.Y(prdata_7[29])
);
defparam \prdata_7_0_iv_0[29] .INIT=16'hECA0;
// @20:38
  CFG4 \prdata_7_0_iv_0[24]  (
	.A(prdata16),
	.B(prdata18),
	.C(apb_ctrl_status_0_control[24]),
	.D(control_value_Z[24]),
	.Y(prdata_7[24])
);
defparam \prdata_7_0_iv_0[24] .INIT=16'hECA0;
// @20:38
  CFG4 \prdata_7_0_iv_0[22]  (
	.A(prdata16),
	.B(prdata18),
	.C(apb_ctrl_status_0_control[22]),
	.D(control_value_Z[22]),
	.Y(prdata_7[22])
);
defparam \prdata_7_0_iv_0[22] .INIT=16'hECA0;
// @20:38
  CFG4 \prdata_7_0_iv_0[20]  (
	.A(prdata16),
	.B(prdata18),
	.C(apb_ctrl_status_0_control[20]),
	.D(control_value_Z[20]),
	.Y(prdata_7[20])
);
defparam \prdata_7_0_iv_0[20] .INIT=16'hECA0;
// @20:38
  CFG4 \prdata_7_0_iv_0[17]  (
	.A(prdata16),
	.B(prdata18),
	.C(apb_ctrl_status_0_control[17]),
	.D(control_value_Z[17]),
	.Y(prdata_7[17])
);
defparam \prdata_7_0_iv_0[17] .INIT=16'hECA0;
// @20:38
  CFG4 \prdata_7_0_iv_0[14]  (
	.A(prdata16),
	.B(prdata18),
	.C(apb_ctrl_status_0_control[14]),
	.D(control_value_Z[14]),
	.Y(prdata_7[14])
);
defparam \prdata_7_0_iv_0[14] .INIT=16'hECA0;
// @20:38
  CFG4 \prdata_7_0_iv_0[8]  (
	.A(prdata16),
	.B(prdata18),
	.C(apb_ctrl_status_0_control[8]),
	.D(control_value_Z[8]),
	.Y(prdata_7[8])
);
defparam \prdata_7_0_iv_0[8] .INIT=16'hECA0;
// @20:38
  CFG4 \prdata_7_0_iv_0[4]  (
	.A(prdata16),
	.B(prdata18),
	.C(apb_ctrl_status_0_control[4]),
	.D(control_value_Z[4]),
	.Y(prdata_7[4])
);
defparam \prdata_7_0_iv_0[4] .INIT=16'hECA0;
// @20:38
  CFG4 \prdata_7_iv_0[30]  (
	.A(control_value_Z[30]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(N_57),
	.Y(prdata_7[30])
);
defparam \prdata_7_iv_0[30] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv_0[31]  (
	.A(control_value_Z[31]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(N_59),
	.Y(prdata_7[31])
);
defparam \prdata_7_iv_0[31] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv_0[25]  (
	.A(control_value_Z[25]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(N_61),
	.Y(prdata_7[25])
);
defparam \prdata_7_iv_0[25] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv_0[26]  (
	.A(control_value_Z[26]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(N_63),
	.Y(prdata_7[26])
);
defparam \prdata_7_iv_0[26] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv_0[27]  (
	.A(control_value_Z[27]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(N_65),
	.Y(prdata_7[27])
);
defparam \prdata_7_iv_0[27] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv_0[28]  (
	.A(control_value_Z[28]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(N_67),
	.Y(prdata_7[28])
);
defparam \prdata_7_iv_0[28] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv_0[19]  (
	.A(control_value_Z[19]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(N_69),
	.Y(prdata_7[19])
);
defparam \prdata_7_iv_0[19] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv_0[21]  (
	.A(control_value_Z[21]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(N_71),
	.Y(prdata_7[21])
);
defparam \prdata_7_iv_0[21] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv_0[23]  (
	.A(control_value_Z[23]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(N_73),
	.Y(prdata_7[23])
);
defparam \prdata_7_iv_0[23] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[15]  (
	.A(control_value_Z[15]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[15]),
	.Y(prdata_7[15])
);
defparam \prdata_7_iv[15] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[16]  (
	.A(control_value_Z[16]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[16]),
	.Y(prdata_7[16])
);
defparam \prdata_7_iv[16] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[18]  (
	.A(control_value_Z[18]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[18]),
	.Y(prdata_7[18])
);
defparam \prdata_7_iv[18] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[9]  (
	.A(control_value_Z[9]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[9]),
	.Y(prdata_7[9])
);
defparam \prdata_7_iv[9] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[10]  (
	.A(control_value_Z[10]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[10]),
	.Y(prdata_7[10])
);
defparam \prdata_7_iv[10] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[11]  (
	.A(control_value_Z[11]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[11]),
	.Y(prdata_7[11])
);
defparam \prdata_7_iv[11] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[12]  (
	.A(control_value_Z[12]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[12]),
	.Y(prdata_7[12])
);
defparam \prdata_7_iv[12] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[13]  (
	.A(control_value_Z[13]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[13]),
	.Y(prdata_7[13])
);
defparam \prdata_7_iv[13] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[5]  (
	.A(control_value_Z[5]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[5]),
	.Y(prdata_7[5])
);
defparam \prdata_7_iv[5] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[6]  (
	.A(control_value_Z[6]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[6]),
	.Y(prdata_7[6])
);
defparam \prdata_7_iv[6] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[7]  (
	.A(control_value_Z[7]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[7]),
	.Y(prdata_7[7])
);
defparam \prdata_7_iv[7] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[0]  (
	.A(control_value_Z[0]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[0]),
	.Y(prdata_7[0])
);
defparam \prdata_7_iv[0] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[1]  (
	.A(control_value_Z[1]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[1]),
	.Y(prdata_7[1])
);
defparam \prdata_7_iv[1] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[2]  (
	.A(control_value_Z[2]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[2]),
	.Y(prdata_7[2])
);
defparam \prdata_7_iv[2] .INIT=16'hFFEC;
// @20:38
  CFG4 \prdata_7_iv[3]  (
	.A(control_value_Z[3]),
	.B(I_MSS_RNI8BQU_1),
	.C(prdata18),
	.D(status_m[3]),
	.Y(prdata_7[3])
);
defparam \prdata_7_iv[3] .INIT=16'hFFEC;
// @20:54
  CFG4 control_value_1_sqmuxa_0_a3 (
	.A(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE),
	.B(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE),
	.C(iPRDATA27),
	.D(prdata18),
	.Y(control_value_1_sqmuxa)
);
defparam control_value_1_sqmuxa_0_a3.INIT=16'h8000;
// @20:38
  CFG3 un1_prdata_0_sqmuxa_0_a3 (
	.A(prdata18),
	.B(N_110),
	.C(I_MSS_RNI8BQU_1),
	.Y(un1_prdata_0_sqmuxa_0_a3_Z)
);
defparam un1_prdata_0_sqmuxa_0_a3.INIT=8'hC8;
// @20:38
  CFG4 un1_prdata_1_sqmuxa_i_0 (
	.A(I_MSS_RNI8BQU_1),
	.B(N_110),
	.C(prdata18),
	.D(prdata16),
	.Y(N_17)
);
defparam un1_prdata_1_sqmuxa_i_0.INIT=16'hCCCD;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* apb_ctrl_status */

module P8_IOPADS (
  BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F,
  BVF_RISCV_SUBSYSTEM_GPIO_2_M2F,
  CAPE_GPIO_IN,
  P8_3,
  P8_4,
  P8_5,
  P8_6,
  P8_7,
  BLINK,
  P8_8,
  P8_9,
  P8_10,
  P8_11,
  P8_12,
  P8_13,
  P8_14,
  P8_15,
  P8_16,
  P8_17,
  P8_18,
  P8_19,
  P8_20,
  P8_21,
  P8_22,
  P8_23,
  P8_24,
  P8_25,
  P8_26,
  P8_27,
  P8_28,
  P8_29,
  P8_30,
  P8_31,
  P8_32,
  P8_33,
  P8_34,
  P8_35,
  P8_36,
  P8_37,
  P8_38,
  P8_39,
  P8_40,
  P8_41,
  P8_42,
  P8_43,
  P8_44,
  P8_45,
  P8_46
)
;
input [27:0] BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F ;
input [27:0] BVF_RISCV_SUBSYSTEM_GPIO_2_M2F ;
output [27:0] CAPE_GPIO_IN ;
inout P8_3 /* synthesis syn_tristate = 1 */ ;
inout P8_4 /* synthesis syn_tristate = 1 */ ;
inout P8_5 /* synthesis syn_tristate = 1 */ ;
inout P8_6 /* synthesis syn_tristate = 1 */ ;
inout P8_7 /* synthesis syn_tristate = 1 */ ;
input BLINK ;
inout P8_8 /* synthesis syn_tristate = 1 */ ;
inout P8_9 /* synthesis syn_tristate = 1 */ ;
inout P8_10 /* synthesis syn_tristate = 1 */ ;
inout P8_11 /* synthesis syn_tristate = 1 */ ;
inout P8_12 /* synthesis syn_tristate = 1 */ ;
inout P8_13 /* synthesis syn_tristate = 1 */ ;
inout P8_14 /* synthesis syn_tristate = 1 */ ;
inout P8_15 /* synthesis syn_tristate = 1 */ ;
inout P8_16 /* synthesis syn_tristate = 1 */ ;
inout P8_17 /* synthesis syn_tristate = 1 */ ;
inout P8_18 /* synthesis syn_tristate = 1 */ ;
inout P8_19 /* synthesis syn_tristate = 1 */ ;
inout P8_20 /* synthesis syn_tristate = 1 */ ;
inout P8_21 /* synthesis syn_tristate = 1 */ ;
inout P8_22 /* synthesis syn_tristate = 1 */ ;
inout P8_23 /* synthesis syn_tristate = 1 */ ;
inout P8_24 /* synthesis syn_tristate = 1 */ ;
inout P8_25 /* synthesis syn_tristate = 1 */ ;
inout P8_26 /* synthesis syn_tristate = 1 */ ;
inout P8_27 /* synthesis syn_tristate = 1 */ ;
inout P8_28 /* synthesis syn_tristate = 1 */ ;
inout P8_29 /* synthesis syn_tristate = 1 */ ;
inout P8_30 /* synthesis syn_tristate = 1 */ ;
inout P8_31 /* synthesis syn_tristate = 1 */ ;
inout P8_32 /* synthesis syn_tristate = 1 */ ;
inout P8_33 /* synthesis syn_tristate = 1 */ ;
inout P8_34 /* synthesis syn_tristate = 1 */ ;
inout P8_35 /* synthesis syn_tristate = 1 */ ;
inout P8_36 /* synthesis syn_tristate = 1 */ ;
inout P8_37 /* synthesis syn_tristate = 1 */ ;
inout P8_38 /* synthesis syn_tristate = 1 */ ;
inout P8_39 /* synthesis syn_tristate = 1 */ ;
inout P8_40 /* synthesis syn_tristate = 1 */ ;
inout P8_41 /* synthesis syn_tristate = 1 */ ;
inout P8_42 /* synthesis syn_tristate = 1 */ ;
inout P8_43 /* synthesis syn_tristate = 1 */ ;
inout P8_44 /* synthesis syn_tristate = 1 */ ;
inout P8_45 /* synthesis syn_tristate = 1 */ ;
inout P8_46 /* synthesis syn_tristate = 1 */ ;
wire P8_3 ;
wire P8_4 ;
wire P8_5 ;
wire P8_6 ;
wire P8_7 ;
wire BLINK ;
wire P8_8 ;
wire P8_9 ;
wire P8_10 ;
wire P8_11 ;
wire P8_12 ;
wire P8_13 ;
wire P8_14 ;
wire P8_15 ;
wire P8_16 ;
wire P8_17 ;
wire P8_18 ;
wire P8_19 ;
wire P8_20 ;
wire P8_21 ;
wire P8_22 ;
wire P8_23 ;
wire P8_24 ;
wire P8_25 ;
wire P8_26 ;
wire P8_27 ;
wire P8_28 ;
wire P8_29 ;
wire P8_30 ;
wire P8_31 ;
wire P8_32 ;
wire P8_33 ;
wire P8_34 ;
wire P8_35 ;
wire P8_36 ;
wire P8_37 ;
wire P8_38 ;
wire P8_39 ;
wire P8_40 ;
wire P8_41 ;
wire P8_42 ;
wire P8_43 ;
wire P8_44 ;
wire P8_45 ;
wire P8_46 ;
wire GPIO_IN_42 ;
wire GND ;
wire GPIO_IN_41 ;
wire GPIO_IN_40 ;
wire GPIO_IN_39 ;
wire GPIO_IN_38 ;
wire GPIO_IN_37 ;
wire GPIO_IN_36 ;
wire GPIO_IN_35 ;
wire GPIO_IN_34 ;
wire GPIO_IN_33 ;
wire GPIO_IN_32 ;
wire GPIO_IN_31 ;
wire GPIO_IN_30 ;
wire GPIO_IN_29 ;
wire GPIO_IN_28 ;
wire GPIO_IN_27 ;
wire VCC ;
// @16:1002
  BIBUF P8_46_BIBUF (
	.Y(GPIO_IN_42),
	.PAD(P8_46),
	.D(GND),
	.E(GND)
);
// @16:991
  BIBUF P8_45_BIBUF (
	.Y(GPIO_IN_41),
	.PAD(P8_45),
	.D(GND),
	.E(GND)
);
// @16:980
  BIBUF P8_44_BIBUF (
	.Y(GPIO_IN_40),
	.PAD(P8_44),
	.D(GND),
	.E(GND)
);
// @16:969
  BIBUF P8_43_BIBUF (
	.Y(GPIO_IN_39),
	.PAD(P8_43),
	.D(GND),
	.E(GND)
);
// @16:958
  BIBUF P8_42_BIBUF (
	.Y(GPIO_IN_38),
	.PAD(P8_42),
	.D(GND),
	.E(GND)
);
// @16:947
  BIBUF P8_41_BIBUF (
	.Y(GPIO_IN_37),
	.PAD(P8_41),
	.D(GND),
	.E(GND)
);
// @16:936
  BIBUF P8_40_BIBUF (
	.Y(GPIO_IN_36),
	.PAD(P8_40),
	.D(GND),
	.E(GND)
);
// @16:925
  BIBUF P8_39_BIBUF (
	.Y(GPIO_IN_35),
	.PAD(P8_39),
	.D(GND),
	.E(GND)
);
// @16:914
  BIBUF P8_38_BIBUF (
	.Y(GPIO_IN_34),
	.PAD(P8_38),
	.D(GND),
	.E(GND)
);
// @16:903
  BIBUF P8_37_BIBUF (
	.Y(GPIO_IN_33),
	.PAD(P8_37),
	.D(GND),
	.E(GND)
);
// @16:892
  BIBUF P8_36_BIBUF (
	.Y(GPIO_IN_32),
	.PAD(P8_36),
	.D(GND),
	.E(GND)
);
// @16:881
  BIBUF P8_35_BIBUF (
	.Y(GPIO_IN_31),
	.PAD(P8_35),
	.D(GND),
	.E(GND)
);
// @16:870
  BIBUF P8_34_BIBUF (
	.Y(GPIO_IN_30),
	.PAD(P8_34),
	.D(GND),
	.E(GND)
);
// @16:859
  BIBUF P8_33_BIBUF (
	.Y(GPIO_IN_29),
	.PAD(P8_33),
	.D(GND),
	.E(GND)
);
// @16:848
  BIBUF P8_32_BIBUF (
	.Y(GPIO_IN_28),
	.PAD(P8_32),
	.D(GND),
	.E(GND)
);
// @16:837
  BIBUF P8_31_BIBUF (
	.Y(GPIO_IN_27),
	.PAD(P8_31),
	.D(GND),
	.E(GND)
);
// @16:826
  BIBUF P8_30_BIBUF (
	.Y(CAPE_GPIO_IN[27]),
	.PAD(P8_30),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[27]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[27])
);
// @16:815
  BIBUF P8_29_BIBUF (
	.Y(CAPE_GPIO_IN[26]),
	.PAD(P8_29),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[26]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[26])
);
// @16:804
  BIBUF P8_28_BIBUF (
	.Y(CAPE_GPIO_IN[25]),
	.PAD(P8_28),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[25]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[25])
);
// @16:793
  BIBUF P8_27_BIBUF (
	.Y(CAPE_GPIO_IN[24]),
	.PAD(P8_27),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[24]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[24])
);
// @16:782
  BIBUF P8_26_BIBUF (
	.Y(CAPE_GPIO_IN[23]),
	.PAD(P8_26),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[23]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[23])
);
// @16:771
  BIBUF P8_25_BIBUF (
	.Y(CAPE_GPIO_IN[22]),
	.PAD(P8_25),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[22]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[22])
);
// @16:760
  BIBUF P8_24_BIBUF (
	.Y(CAPE_GPIO_IN[21]),
	.PAD(P8_24),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[21]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[21])
);
// @16:749
  BIBUF P8_23_BIBUF (
	.Y(CAPE_GPIO_IN[20]),
	.PAD(P8_23),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[20]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[20])
);
// @16:738
  BIBUF P8_22_BIBUF (
	.Y(CAPE_GPIO_IN[19]),
	.PAD(P8_22),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[19]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[19])
);
// @16:727
  BIBUF P8_21_BIBUF (
	.Y(CAPE_GPIO_IN[18]),
	.PAD(P8_21),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[18]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[18])
);
// @16:716
  BIBUF P8_20_BIBUF (
	.Y(CAPE_GPIO_IN[17]),
	.PAD(P8_20),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[17]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[17])
);
// @16:705
  BIBUF P8_19_BIBUF (
	.Y(CAPE_GPIO_IN[16]),
	.PAD(P8_19),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[16]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[16])
);
// @16:694
  BIBUF P8_18_BIBUF (
	.Y(CAPE_GPIO_IN[15]),
	.PAD(P8_18),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[15]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[15])
);
// @16:683
  BIBUF P8_17_BIBUF (
	.Y(CAPE_GPIO_IN[14]),
	.PAD(P8_17),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[14]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[14])
);
// @16:672
  BIBUF P8_16_BIBUF (
	.Y(CAPE_GPIO_IN[13]),
	.PAD(P8_16),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[13]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[13])
);
// @16:661
  BIBUF P8_15_BIBUF (
	.Y(CAPE_GPIO_IN[12]),
	.PAD(P8_15),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[12]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[12])
);
// @16:650
  BIBUF P8_14_BIBUF (
	.Y(CAPE_GPIO_IN[11]),
	.PAD(P8_14),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[11]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[11])
);
// @16:639
  BIBUF P8_13_BIBUF (
	.Y(CAPE_GPIO_IN[10]),
	.PAD(P8_13),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[10]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[10])
);
// @16:628
  BIBUF P8_12_BIBUF (
	.Y(CAPE_GPIO_IN[9]),
	.PAD(P8_12),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[9]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[9])
);
// @16:617
  BIBUF P8_11_BIBUF (
	.Y(CAPE_GPIO_IN[8]),
	.PAD(P8_11),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[8]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[8])
);
// @16:606
  BIBUF P8_10_BIBUF (
	.Y(CAPE_GPIO_IN[7]),
	.PAD(P8_10),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[7]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[7])
);
// @16:595
  BIBUF P8_9_BIBUF (
	.Y(CAPE_GPIO_IN[6]),
	.PAD(P8_9),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[6]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[6])
);
// @16:584
  BIBUF P8_8_BIBUF (
	.Y(CAPE_GPIO_IN[5]),
	.PAD(P8_8),
	.D(BLINK),
	.E(VCC)
);
// @16:573
  BIBUF P8_7_BIBUF (
	.Y(CAPE_GPIO_IN[4]),
	.PAD(P8_7),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[4]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[4])
);
// @16:562
  BIBUF P8_6_BIBUF (
	.Y(CAPE_GPIO_IN[3]),
	.PAD(P8_6),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[3]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[3])
);
// @16:551
  BIBUF P8_5_BIBUF (
	.Y(CAPE_GPIO_IN[2]),
	.PAD(P8_5),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[2]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[2])
);
// @16:540
  BIBUF P8_4_BIBUF (
	.Y(CAPE_GPIO_IN[1]),
	.PAD(P8_4),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[1]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[1])
);
// @16:529
  BIBUF P8_3_BIBUF (
	.Y(CAPE_GPIO_IN[0]),
	.PAD(P8_3),
	.D(BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[0]),
	.E(BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[0])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* P8_IOPADS */

module P9_11_18_IOPADS (
  P9_11,
  P9_12,
  P9_13,
  P9_14,
  P9_15,
  P9_16,
  P9_17,
  P9_18
)
;
inout P9_11 /* synthesis syn_tristate = 1 */ ;
inout P9_12 /* synthesis syn_tristate = 1 */ ;
inout P9_13 /* synthesis syn_tristate = 1 */ ;
inout P9_14 /* synthesis syn_tristate = 1 */ ;
inout P9_15 /* synthesis syn_tristate = 1 */ ;
inout P9_16 /* synthesis syn_tristate = 1 */ ;
inout P9_17 /* synthesis syn_tristate = 1 */ ;
inout P9_18 /* synthesis syn_tristate = 1 */ ;
wire P9_11 ;
wire P9_12 ;
wire P9_13 ;
wire P9_14 ;
wire P9_15 ;
wire P9_16 ;
wire P9_17 ;
wire P9_18 ;
wire GPIO_IN_6 ;
wire GND ;
wire GPIO_IN_5 ;
wire GPIO_IN_4 ;
wire GPIO_IN_3 ;
wire GPIO_IN_2 ;
wire GPIO_IN_1 ;
wire GPIO_IN_0 ;
wire GPIO_IN_net_0 ;
wire VCC ;
// @17:210
  BIBUF P9_18_BIBUF (
	.Y(GPIO_IN_6),
	.PAD(P9_18),
	.D(GND),
	.E(GND)
);
// @17:199
  BIBUF P9_17_BIBUF (
	.Y(GPIO_IN_5),
	.PAD(P9_17),
	.D(GND),
	.E(GND)
);
// @17:188
  BIBUF P9_16_BIBUF (
	.Y(GPIO_IN_4),
	.PAD(P9_16),
	.D(GND),
	.E(GND)
);
// @17:177
  BIBUF P9_15_BIBUF (
	.Y(GPIO_IN_3),
	.PAD(P9_15),
	.D(GND),
	.E(GND)
);
// @17:166
  BIBUF P9_14_BIBUF (
	.Y(GPIO_IN_2),
	.PAD(P9_14),
	.D(GND),
	.E(GND)
);
// @17:155
  BIBUF P9_13_BIBUF (
	.Y(GPIO_IN_1),
	.PAD(P9_13),
	.D(GND),
	.E(GND)
);
// @17:144
  BIBUF P9_12_BIBUF (
	.Y(GPIO_IN_0),
	.PAD(P9_12),
	.D(GND),
	.E(GND)
);
// @17:133
  BIBUF P9_11_BIBUF (
	.Y(GPIO_IN_net_0),
	.PAD(P9_11),
	.D(GND),
	.E(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* P9_11_18_IOPADS */

module P9_21_31_IOPADS (
  P9_21,
  P9_22,
  P9_23,
  P9_24,
  P9_25,
  P9_26,
  P9_27,
  P9_28,
  P9_29,
  P9_30,
  P9_31
)
;
inout P9_21 /* synthesis syn_tristate = 1 */ ;
inout P9_22 /* synthesis syn_tristate = 1 */ ;
inout P9_23 /* synthesis syn_tristate = 1 */ ;
inout P9_24 /* synthesis syn_tristate = 1 */ ;
inout P9_25 /* synthesis syn_tristate = 1 */ ;
inout P9_26 /* synthesis syn_tristate = 1 */ ;
inout P9_27 /* synthesis syn_tristate = 1 */ ;
inout P9_28 /* synthesis syn_tristate = 1 */ ;
inout P9_29 /* synthesis syn_tristate = 1 */ ;
inout P9_30 /* synthesis syn_tristate = 1 */ ;
inout P9_31 /* synthesis syn_tristate = 1 */ ;
wire P9_21 ;
wire P9_22 ;
wire P9_23 ;
wire P9_24 ;
wire P9_25 ;
wire P9_26 ;
wire P9_27 ;
wire P9_28 ;
wire P9_29 ;
wire P9_30 ;
wire P9_31 ;
wire GPIO_IN_9 ;
wire GND ;
wire GPIO_IN_8 ;
wire GPIO_IN_7 ;
wire GPIO_IN_6 ;
wire GPIO_IN_5 ;
wire GPIO_IN_4 ;
wire GPIO_IN_3 ;
wire GPIO_IN_2 ;
wire GPIO_IN_1 ;
wire GPIO_IN_0 ;
wire GPIO_IN_net_0 ;
wire VCC ;
// @18:276
  BIBUF P9_31_BIBUF (
	.Y(GPIO_IN_9),
	.PAD(P9_31),
	.D(GND),
	.E(GND)
);
// @18:265
  BIBUF P9_30_BIBUF (
	.Y(GPIO_IN_8),
	.PAD(P9_30),
	.D(GND),
	.E(GND)
);
// @18:254
  BIBUF P9_29_BIBUF (
	.Y(GPIO_IN_7),
	.PAD(P9_29),
	.D(GND),
	.E(GND)
);
// @18:243
  BIBUF P9_28_BIBUF (
	.Y(GPIO_IN_6),
	.PAD(P9_28),
	.D(GND),
	.E(GND)
);
// @18:232
  BIBUF P9_27_BIBUF (
	.Y(GPIO_IN_5),
	.PAD(P9_27),
	.D(GND),
	.E(GND)
);
// @18:221
  BIBUF P9_26_BIBUF (
	.Y(GPIO_IN_4),
	.PAD(P9_26),
	.D(GND),
	.E(GND)
);
// @18:210
  BIBUF P9_25_BIBUF (
	.Y(GPIO_IN_3),
	.PAD(P9_25),
	.D(GND),
	.E(GND)
);
// @18:199
  BIBUF P9_24_BIBUF (
	.Y(GPIO_IN_2),
	.PAD(P9_24),
	.D(GND),
	.E(GND)
);
// @18:188
  BIBUF P9_23_BIBUF (
	.Y(GPIO_IN_1),
	.PAD(P9_23),
	.D(GND),
	.E(GND)
);
// @18:177
  BIBUF P9_22_BIBUF (
	.Y(GPIO_IN_0),
	.PAD(P9_22),
	.D(GND),
	.E(GND)
);
// @18:166
  BIBUF P9_21_BIBUF (
	.Y(GPIO_IN_net_0),
	.PAD(P9_21),
	.D(GND),
	.E(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* P9_21_31_IOPADS */

module P9_41_42_IOPADS (
  P9_41,
  P9_42
)
;
inout P9_41 /* synthesis syn_tristate = 1 */ ;
inout P9_42 /* synthesis syn_tristate = 1 */ ;
wire P9_41 ;
wire P9_42 ;
wire GPIO_IN_0 ;
wire GND ;
wire GPIO_IN_net_0 ;
wire VCC ;
// @19:78
  BIBUF P9_42_BIBUF (
	.Y(GPIO_IN_0),
	.PAD(P9_42),
	.D(GND),
	.E(GND)
);
// @19:67
  BIBUF P9_41_BIBUF (
	.Y(GPIO_IN_net_0),
	.PAD(P9_41),
	.D(GND),
	.E(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* P9_41_42_IOPADS */

module blinky (
  CLOCKS_AND_RESETS_FIC_3_PCLK,
  dff,
  BLINK
)
;
input CLOCKS_AND_RESETS_FIC_3_PCLK ;
input dff ;
output BLINK ;
wire CLOCKS_AND_RESETS_FIC_3_PCLK ;
wire dff ;
wire BLINK ;
wire [21:0] counter_Z;
wire [21:0] counter_s;
wire [22:22] counter_s_Z;
wire [21:1] counter_cry_Z;
wire [21:1] counter_cry_Y;
wire [22:22] counter_s_FCO;
wire [22:22] counter_s_Y;
wire VCC ;
wire GND ;
wire counter_s_36_FCO ;
wire counter_s_36_S ;
wire counter_s_36_Y ;
  CFG1 \counter_RNO[0]  (
	.A(counter_Z[0]),
	.Y(counter_s[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @21:13
  SLE \counter[22]  (
	.Q(BLINK),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[21]  (
	.Q(counter_Z[21]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[20]  (
	.Q(counter_Z[20]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[19]  (
	.Q(counter_Z[19]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[18]  (
	.Q(counter_Z[18]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[17]  (
	.Q(counter_Z[17]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[16]  (
	.Q(counter_Z[16]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:13
  ARI1 counter_s_36 (
	.FCO(counter_s_36_FCO),
	.S(counter_s_36_S),
	.Y(counter_s_36_Y),
	.B(counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam counter_s_36.INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[1]  (
	.FCO(counter_cry_Z[1]),
	.S(counter_s[1]),
	.Y(counter_cry_Y[1]),
	.B(counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_s_36_FCO)
);
defparam \counter_cry[1] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[2]  (
	.FCO(counter_cry_Z[2]),
	.S(counter_s[2]),
	.Y(counter_cry_Y[2]),
	.B(counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[1])
);
defparam \counter_cry[2] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[3]  (
	.FCO(counter_cry_Z[3]),
	.S(counter_s[3]),
	.Y(counter_cry_Y[3]),
	.B(counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[2])
);
defparam \counter_cry[3] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[4]  (
	.FCO(counter_cry_Z[4]),
	.S(counter_s[4]),
	.Y(counter_cry_Y[4]),
	.B(counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[3])
);
defparam \counter_cry[4] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[5]  (
	.FCO(counter_cry_Z[5]),
	.S(counter_s[5]),
	.Y(counter_cry_Y[5]),
	.B(counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[4])
);
defparam \counter_cry[5] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[6]  (
	.FCO(counter_cry_Z[6]),
	.S(counter_s[6]),
	.Y(counter_cry_Y[6]),
	.B(counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[5])
);
defparam \counter_cry[6] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[7]  (
	.FCO(counter_cry_Z[7]),
	.S(counter_s[7]),
	.Y(counter_cry_Y[7]),
	.B(counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[6])
);
defparam \counter_cry[7] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[8]  (
	.FCO(counter_cry_Z[8]),
	.S(counter_s[8]),
	.Y(counter_cry_Y[8]),
	.B(counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[7])
);
defparam \counter_cry[8] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[9]  (
	.FCO(counter_cry_Z[9]),
	.S(counter_s[9]),
	.Y(counter_cry_Y[9]),
	.B(counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[8])
);
defparam \counter_cry[9] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[10]  (
	.FCO(counter_cry_Z[10]),
	.S(counter_s[10]),
	.Y(counter_cry_Y[10]),
	.B(counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[9])
);
defparam \counter_cry[10] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[11]  (
	.FCO(counter_cry_Z[11]),
	.S(counter_s[11]),
	.Y(counter_cry_Y[11]),
	.B(counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[10])
);
defparam \counter_cry[11] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[12]  (
	.FCO(counter_cry_Z[12]),
	.S(counter_s[12]),
	.Y(counter_cry_Y[12]),
	.B(counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[11])
);
defparam \counter_cry[12] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[13]  (
	.FCO(counter_cry_Z[13]),
	.S(counter_s[13]),
	.Y(counter_cry_Y[13]),
	.B(counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[12])
);
defparam \counter_cry[13] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[14]  (
	.FCO(counter_cry_Z[14]),
	.S(counter_s[14]),
	.Y(counter_cry_Y[14]),
	.B(counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[13])
);
defparam \counter_cry[14] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[15]  (
	.FCO(counter_cry_Z[15]),
	.S(counter_s[15]),
	.Y(counter_cry_Y[15]),
	.B(counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[14])
);
defparam \counter_cry[15] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[16]  (
	.FCO(counter_cry_Z[16]),
	.S(counter_s[16]),
	.Y(counter_cry_Y[16]),
	.B(counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[15])
);
defparam \counter_cry[16] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[17]  (
	.FCO(counter_cry_Z[17]),
	.S(counter_s[17]),
	.Y(counter_cry_Y[17]),
	.B(counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[16])
);
defparam \counter_cry[17] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[18]  (
	.FCO(counter_cry_Z[18]),
	.S(counter_s[18]),
	.Y(counter_cry_Y[18]),
	.B(counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[17])
);
defparam \counter_cry[18] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[19]  (
	.FCO(counter_cry_Z[19]),
	.S(counter_s[19]),
	.Y(counter_cry_Y[19]),
	.B(counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[18])
);
defparam \counter_cry[19] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[20]  (
	.FCO(counter_cry_Z[20]),
	.S(counter_s[20]),
	.Y(counter_cry_Y[20]),
	.B(counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[19])
);
defparam \counter_cry[20] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_s[22]  (
	.FCO(counter_s_FCO[22]),
	.S(counter_s_Z[22]),
	.Y(counter_s_Y[22]),
	.B(BLINK),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[21])
);
defparam \counter_s[22] .INIT=20'h4AA00;
// @21:13
  ARI1 \counter_cry[21]  (
	.FCO(counter_cry_Z[21]),
	.S(counter_s[21]),
	.Y(counter_cry_Y[21]),
	.B(counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[20])
);
defparam \counter_cry[21] .INIT=20'h4AA00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* blinky */

module CAPE (
  CAPE_GPIO_IN,
  BVF_RISCV_SUBSYSTEM_GPIO_2_M2F,
  BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA,
  iPSELS_0_a2_2_0,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0,
  P9_42,
  P9_41,
  P9_31,
  P9_30,
  P9_29,
  P9_28,
  P9_27,
  P9_26,
  P9_25,
  P9_24,
  P9_23,
  P9_22,
  P9_21,
  P9_18,
  P9_17,
  P9_16,
  P9_15,
  P9_14,
  P9_13,
  P9_12,
  P9_11,
  P8_46,
  P8_45,
  P8_44,
  P8_43,
  P8_42,
  P8_41,
  P8_40,
  P8_39,
  P8_38,
  P8_37,
  P8_36,
  P8_35,
  P8_34,
  P8_33,
  P8_32,
  P8_31,
  P8_30,
  P8_29,
  P8_28,
  P8_27,
  P8_26,
  P8_25,
  P8_24,
  P8_23,
  P8_22,
  P8_21,
  P8_20,
  P8_19,
  P8_18,
  P8_17,
  P8_16,
  P8_15,
  P8_14,
  P8_13,
  P8_12,
  P8_11,
  P8_10,
  P8_9,
  P8_8,
  P8_7,
  P8_6,
  P8_5,
  P8_4,
  P8_3,
  I_MSS_RNI8BQU_1,
  dff,
  CLOCKS_AND_RESETS_FIC_3_PCLK,
  PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE,
  prdata16,
  prdata18,
  BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE,
  iPRDATA27
)
;
output [27:0] CAPE_GPIO_IN ;
input [27:0] BVF_RISCV_SUBSYSTEM_GPIO_2_M2F ;
input [27:0] BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F ;
output [31:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA ;
input [31:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA ;
input iPSELS_0_a2_2_0 ;
input PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
inout P9_42 /* synthesis syn_tristate = 1 */ ;
inout P9_41 /* synthesis syn_tristate = 1 */ ;
inout P9_31 /* synthesis syn_tristate = 1 */ ;
inout P9_30 /* synthesis syn_tristate = 1 */ ;
inout P9_29 /* synthesis syn_tristate = 1 */ ;
inout P9_28 /* synthesis syn_tristate = 1 */ ;
inout P9_27 /* synthesis syn_tristate = 1 */ ;
inout P9_26 /* synthesis syn_tristate = 1 */ ;
inout P9_25 /* synthesis syn_tristate = 1 */ ;
inout P9_24 /* synthesis syn_tristate = 1 */ ;
inout P9_23 /* synthesis syn_tristate = 1 */ ;
inout P9_22 /* synthesis syn_tristate = 1 */ ;
inout P9_21 /* synthesis syn_tristate = 1 */ ;
inout P9_18 /* synthesis syn_tristate = 1 */ ;
inout P9_17 /* synthesis syn_tristate = 1 */ ;
inout P9_16 /* synthesis syn_tristate = 1 */ ;
inout P9_15 /* synthesis syn_tristate = 1 */ ;
inout P9_14 /* synthesis syn_tristate = 1 */ ;
inout P9_13 /* synthesis syn_tristate = 1 */ ;
inout P9_12 /* synthesis syn_tristate = 1 */ ;
inout P9_11 /* synthesis syn_tristate = 1 */ ;
inout P8_46 /* synthesis syn_tristate = 1 */ ;
inout P8_45 /* synthesis syn_tristate = 1 */ ;
inout P8_44 /* synthesis syn_tristate = 1 */ ;
inout P8_43 /* synthesis syn_tristate = 1 */ ;
inout P8_42 /* synthesis syn_tristate = 1 */ ;
inout P8_41 /* synthesis syn_tristate = 1 */ ;
inout P8_40 /* synthesis syn_tristate = 1 */ ;
inout P8_39 /* synthesis syn_tristate = 1 */ ;
inout P8_38 /* synthesis syn_tristate = 1 */ ;
inout P8_37 /* synthesis syn_tristate = 1 */ ;
inout P8_36 /* synthesis syn_tristate = 1 */ ;
inout P8_35 /* synthesis syn_tristate = 1 */ ;
inout P8_34 /* synthesis syn_tristate = 1 */ ;
inout P8_33 /* synthesis syn_tristate = 1 */ ;
inout P8_32 /* synthesis syn_tristate = 1 */ ;
inout P8_31 /* synthesis syn_tristate = 1 */ ;
inout P8_30 /* synthesis syn_tristate = 1 */ ;
inout P8_29 /* synthesis syn_tristate = 1 */ ;
inout P8_28 /* synthesis syn_tristate = 1 */ ;
inout P8_27 /* synthesis syn_tristate = 1 */ ;
inout P8_26 /* synthesis syn_tristate = 1 */ ;
inout P8_25 /* synthesis syn_tristate = 1 */ ;
inout P8_24 /* synthesis syn_tristate = 1 */ ;
inout P8_23 /* synthesis syn_tristate = 1 */ ;
inout P8_22 /* synthesis syn_tristate = 1 */ ;
inout P8_21 /* synthesis syn_tristate = 1 */ ;
inout P8_20 /* synthesis syn_tristate = 1 */ ;
inout P8_19 /* synthesis syn_tristate = 1 */ ;
inout P8_18 /* synthesis syn_tristate = 1 */ ;
inout P8_17 /* synthesis syn_tristate = 1 */ ;
inout P8_16 /* synthesis syn_tristate = 1 */ ;
inout P8_15 /* synthesis syn_tristate = 1 */ ;
inout P8_14 /* synthesis syn_tristate = 1 */ ;
inout P8_13 /* synthesis syn_tristate = 1 */ ;
inout P8_12 /* synthesis syn_tristate = 1 */ ;
inout P8_11 /* synthesis syn_tristate = 1 */ ;
inout P8_10 /* synthesis syn_tristate = 1 */ ;
inout P8_9 /* synthesis syn_tristate = 1 */ ;
inout P8_8 /* synthesis syn_tristate = 1 */ ;
inout P8_7 /* synthesis syn_tristate = 1 */ ;
inout P8_6 /* synthesis syn_tristate = 1 */ ;
inout P8_5 /* synthesis syn_tristate = 1 */ ;
inout P8_4 /* synthesis syn_tristate = 1 */ ;
inout P8_3 /* synthesis syn_tristate = 1 */ ;
input I_MSS_RNI8BQU_1 ;
input dff ;
input CLOCKS_AND_RESETS_FIC_3_PCLK ;
input PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
input BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE ;
input prdata16 ;
input prdata18 ;
input BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE ;
input iPRDATA27 ;
wire iPSELS_0_a2_2_0 ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0 ;
wire P9_42 ;
wire P9_41 ;
wire P9_31 ;
wire P9_30 ;
wire P9_29 ;
wire P9_28 ;
wire P9_27 ;
wire P9_26 ;
wire P9_25 ;
wire P9_24 ;
wire P9_23 ;
wire P9_22 ;
wire P9_21 ;
wire P9_18 ;
wire P9_17 ;
wire P9_16 ;
wire P9_15 ;
wire P9_14 ;
wire P9_13 ;
wire P9_12 ;
wire P9_11 ;
wire P8_46 ;
wire P8_45 ;
wire P8_44 ;
wire P8_43 ;
wire P8_42 ;
wire P8_41 ;
wire P8_40 ;
wire P8_39 ;
wire P8_38 ;
wire P8_37 ;
wire P8_36 ;
wire P8_35 ;
wire P8_34 ;
wire P8_33 ;
wire P8_32 ;
wire P8_31 ;
wire P8_30 ;
wire P8_29 ;
wire P8_28 ;
wire P8_27 ;
wire P8_26 ;
wire P8_25 ;
wire P8_24 ;
wire P8_23 ;
wire P8_22 ;
wire P8_21 ;
wire P8_20 ;
wire P8_19 ;
wire P8_18 ;
wire P8_17 ;
wire P8_16 ;
wire P8_15 ;
wire P8_14 ;
wire P8_13 ;
wire P8_12 ;
wire P8_11 ;
wire P8_10 ;
wire P8_9 ;
wire P8_8 ;
wire P8_7 ;
wire P8_6 ;
wire P8_5 ;
wire P8_4 ;
wire P8_3 ;
wire I_MSS_RNI8BQU_1 ;
wire dff ;
wire CLOCKS_AND_RESETS_FIC_3_PCLK ;
wire PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
wire BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE ;
wire prdata16 ;
wire prdata18 ;
wire BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE ;
wire iPRDATA27 ;
wire N_185 ;
wire N_186 ;
wire BLINK ;
wire GND ;
wire VCC ;
// @22:329
  apb_ctrl_status apb_ctrl_status_0 (
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0(PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0),
	.iPSELS_0_a2_2_0(iPSELS_0_a2_2_0),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[31:0]),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[31:0]),
	.iPRDATA27(iPRDATA27),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE),
	.prdata18(prdata18),
	.prdata16(prdata16),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx(PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx),
	.CLOCKS_AND_RESETS_FIC_3_PCLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.dff(dff),
	.I_MSS_RNI8BQU_1(I_MSS_RNI8BQU_1)
);
// @22:345
  P8_IOPADS P8_IOPADS_0 (
	.BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F({BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[27:6], N_185, BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[4:0]}),
	.BVF_RISCV_SUBSYSTEM_GPIO_2_M2F({BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[27:6], N_186, BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[4:0]}),
	.CAPE_GPIO_IN(CAPE_GPIO_IN[27:0]),
	.P8_3(P8_3),
	.P8_4(P8_4),
	.P8_5(P8_5),
	.P8_6(P8_6),
	.P8_7(P8_7),
	.BLINK(BLINK),
	.P8_8(P8_8),
	.P8_9(P8_9),
	.P8_10(P8_10),
	.P8_11(P8_11),
	.P8_12(P8_12),
	.P8_13(P8_13),
	.P8_14(P8_14),
	.P8_15(P8_15),
	.P8_16(P8_16),
	.P8_17(P8_17),
	.P8_18(P8_18),
	.P8_19(P8_19),
	.P8_20(P8_20),
	.P8_21(P8_21),
	.P8_22(P8_22),
	.P8_23(P8_23),
	.P8_24(P8_24),
	.P8_25(P8_25),
	.P8_26(P8_26),
	.P8_27(P8_27),
	.P8_28(P8_28),
	.P8_29(P8_29),
	.P8_30(P8_30),
	.P8_31(P8_31),
	.P8_32(P8_32),
	.P8_33(P8_33),
	.P8_34(P8_34),
	.P8_35(P8_35),
	.P8_36(P8_36),
	.P8_37(P8_37),
	.P8_38(P8_38),
	.P8_39(P8_39),
	.P8_40(P8_40),
	.P8_41(P8_41),
	.P8_42(P8_42),
	.P8_43(P8_43),
	.P8_44(P8_44),
	.P8_45(P8_45),
	.P8_46(P8_46)
);
// @22:399
  P9_11_18_IOPADS P9_11_18_IOPADS_0 (
	.P9_11(P9_11),
	.P9_12(P9_12),
	.P9_13(P9_13),
	.P9_14(P9_14),
	.P9_15(P9_15),
	.P9_16(P9_16),
	.P9_17(P9_17),
	.P9_18(P9_18)
);
// @22:417
  P9_21_31_IOPADS P9_21_31_IOPADS_0 (
	.P9_21(P9_21),
	.P9_22(P9_22),
	.P9_23(P9_23),
	.P9_24(P9_24),
	.P9_25(P9_25),
	.P9_26(P9_26),
	.P9_27(P9_27),
	.P9_28(P9_28),
	.P9_29(P9_29),
	.P9_30(P9_30),
	.P9_31(P9_31)
);
// @22:438
  P9_41_42_IOPADS P9_41_42_IOPADS_0 (
	.P9_41(P9_41),
	.P9_42(P9_42)
);
// @22:450
  blinky blinky_0 (
	.CLOCKS_AND_RESETS_FIC_3_PCLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.dff(dff),
	.BLINK(BLINK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CAPE */

module CORERESET_CORERESET_0_CORERESET_PF_0 (
  BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F,
  DEVICE_INIT_DONE,
  FIC_PLL_LOCKs_Y,
  USB0_RESETB_c,
  CLOCKS_AND_RESETS_FIC_0_ACLK,
  un1_INTERNAL_RST_arst_i
)
;
input BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F ;
input DEVICE_INIT_DONE ;
input FIC_PLL_LOCKs_Y ;
output USB0_RESETB_c ;
input CLOCKS_AND_RESETS_FIC_0_ACLK ;
output un1_INTERNAL_RST_arst_i ;
wire BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F ;
wire DEVICE_INIT_DONE ;
wire FIC_PLL_LOCKs_Y ;
wire USB0_RESETB_c ;
wire CLOCKS_AND_RESETS_FIC_0_ACLK ;
wire un1_INTERNAL_RST_arst_i ;
wire dff_3_Z ;
wire VCC ;
wire dff_2_Z ;
wire GND ;
wire dff_1_Z ;
wire dff_0_Z ;
wire dff_14_Z ;
wire dff_13_Z ;
wire dff_12_Z ;
wire dff_11_Z ;
wire dff_10_Z ;
wire dff_9_Z ;
wire dff_8_Z ;
wire dff_7_Z ;
wire dff_6_Z ;
wire dff_5_Z ;
wire dff_4_Z ;
// @23:58
  SLE dff_3 (
	.Q(dff_3_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_2 (
	.Q(dff_2_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_1 (
	.Q(dff_1_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_0 (
	.Q(dff_0_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_15 (
	.Q(USB0_RESETB_c),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_14_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_14 (
	.Q(dff_14_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_13_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_13 (
	.Q(dff_13_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_12_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_12 (
	.Q(dff_12_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_11_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_11 (
	.Q(dff_11_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_10_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_10 (
	.Q(dff_10_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_9_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_9 (
	.Q(dff_9_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_8_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_8 (
	.Q(dff_8_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_7_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_7 (
	.Q(dff_7_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_6_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_6 (
	.Q(dff_6_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_5 (
	.Q(dff_5_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_4 (
	.Q(dff_4_Z),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.D(dff_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:53
  CFG3 un1_D (
	.A(FIC_PLL_LOCKs_Y),
	.B(DEVICE_INIT_DONE),
	.C(BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F),
	.Y(un1_INTERNAL_RST_arst_i)
);
defparam un1_D.INIT=8'h80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERESET_CORERESET_0_CORERESET_PF_0 */

module CORERESET_3 (
  un1_INTERNAL_RST_arst_i,
  CLOCKS_AND_RESETS_FIC_0_ACLK,
  USB0_RESETB_c,
  FIC_PLL_LOCKs_Y,
  DEVICE_INIT_DONE,
  BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F
)
;
output un1_INTERNAL_RST_arst_i ;
input CLOCKS_AND_RESETS_FIC_0_ACLK ;
output USB0_RESETB_c ;
input FIC_PLL_LOCKs_Y ;
input DEVICE_INIT_DONE ;
input BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F ;
wire un1_INTERNAL_RST_arst_i ;
wire CLOCKS_AND_RESETS_FIC_0_ACLK ;
wire USB0_RESETB_c ;
wire FIC_PLL_LOCKs_Y ;
wire DEVICE_INIT_DONE ;
wire BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F ;
wire GND ;
wire VCC ;
// @24:81
  CORERESET_CORERESET_0_CORERESET_PF_0 CORERESET_0 (
	.BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F(BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F),
	.DEVICE_INIT_DONE(DEVICE_INIT_DONE),
	.FIC_PLL_LOCKs_Y(FIC_PLL_LOCKs_Y),
	.USB0_RESETB_c(USB0_RESETB_c),
	.CLOCKS_AND_RESETS_FIC_0_ACLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.un1_INTERNAL_RST_arst_i(un1_INTERNAL_RST_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERESET_3 */

module CORERESET_CORERESET_0_CORERESET_PF_3 (
  dff,
  CLOCKS_AND_RESETS_FIC_3_PCLK,
  un1_INTERNAL_RST_arst_i
)
;
output dff ;
input CLOCKS_AND_RESETS_FIC_3_PCLK ;
input un1_INTERNAL_RST_arst_i ;
wire dff ;
wire CLOCKS_AND_RESETS_FIC_3_PCLK ;
wire un1_INTERNAL_RST_arst_i ;
wire dff_13_0 ;
wire VCC ;
wire dff_12_0 ;
wire GND ;
wire dff_11_0 ;
wire dff_10_0 ;
wire dff_9_0 ;
wire dff_8_0 ;
wire dff_7_0 ;
wire dff_6_0 ;
wire dff_5_0 ;
wire dff_4_0 ;
wire dff_3_0 ;
wire dff_2_0 ;
wire dff_1_0 ;
wire dff_0_0 ;
wire dff_14_0 ;
// @23:58
  SLE dff_13 (
	.Q(dff_13_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_12_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_12 (
	.Q(dff_12_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_11_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_11 (
	.Q(dff_11_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_10_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_10 (
	.Q(dff_10_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_9_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_9 (
	.Q(dff_9_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_8_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_8 (
	.Q(dff_8_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_7_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_7 (
	.Q(dff_7_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_6_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_6 (
	.Q(dff_6_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_5_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_5 (
	.Q(dff_5_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_4 (
	.Q(dff_4_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_3 (
	.Q(dff_3_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_2 (
	.Q(dff_2_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_1 (
	.Q(dff_1_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_0 (
	.Q(dff_0_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_15 (
	.Q(dff),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_14_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:58
  SLE dff_14 (
	.Q(dff_14_0),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_arst_i),
	.CLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.D(dff_13_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERESET_CORERESET_0_CORERESET_PF_3 */

module CORERESET_0 (
  un1_INTERNAL_RST_arst_i,
  CLOCKS_AND_RESETS_FIC_3_PCLK,
  dff
)
;
input un1_INTERNAL_RST_arst_i ;
input CLOCKS_AND_RESETS_FIC_3_PCLK ;
output dff ;
wire un1_INTERNAL_RST_arst_i ;
wire CLOCKS_AND_RESETS_FIC_3_PCLK ;
wire dff ;
wire GND ;
wire VCC ;
// @24:81
  CORERESET_CORERESET_0_CORERESET_PF_3 CORERESET_0 (
	.dff(dff),
	.CLOCKS_AND_RESETS_FIC_3_PCLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.un1_INTERNAL_RST_arst_i(un1_INTERNAL_RST_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERESET_0 */

module FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC (
  RCOSC_160MHZ_GL,
  FPGA_CCC_C0_0_PLL_LOCK_0,
  FIC_0_RESET_PLL_POWERDOWN_B,
  CLOCKS_AND_RESETS_FIC_2_ACLK,
  CLOCKS_AND_RESETS_FIC_0_ACLK,
  CLOCKS_AND_RESETS_FIC_3_PCLK,
  CLOCKS_AND_RESETS_FIC_1_ACLK
)
;
input RCOSC_160MHZ_GL ;
output FPGA_CCC_C0_0_PLL_LOCK_0 ;
input FIC_0_RESET_PLL_POWERDOWN_B ;
output CLOCKS_AND_RESETS_FIC_2_ACLK ;
output CLOCKS_AND_RESETS_FIC_0_ACLK ;
output CLOCKS_AND_RESETS_FIC_3_PCLK ;
output CLOCKS_AND_RESETS_FIC_1_ACLK ;
wire RCOSC_160MHZ_GL ;
wire FPGA_CCC_C0_0_PLL_LOCK_0 ;
wire FIC_0_RESET_PLL_POWERDOWN_B ;
wire CLOCKS_AND_RESETS_FIC_2_ACLK ;
wire CLOCKS_AND_RESETS_FIC_0_ACLK ;
wire CLOCKS_AND_RESETS_FIC_3_PCLK ;
wire CLOCKS_AND_RESETS_FIC_1_ACLK ;
wire [7:0] SSCG_WAVE_TABLE_ADDR;
wire [32:0] DRI_RDATA;
wire pll_inst_0_clkint_4 ;
wire pll_inst_0_clkint_12 ;
wire pll_inst_0_clkint_0 ;
wire pll_inst_0_clkint_8 ;
wire VCC ;
wire GND ;
wire DELAY_LINE_OUT_OF_RANGE ;
wire DRI_INTERRUPT ;
// @25:77
  CLKINT clkint_4 (
	.Y(CLOCKS_AND_RESETS_FIC_1_ACLK),
	.A(pll_inst_0_clkint_4)
);
// @25:74
  CLKINT clkint_12 (
	.Y(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.A(pll_inst_0_clkint_12)
);
// @25:26
  CLKINT clkint_0 (
	.Y(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.A(pll_inst_0_clkint_0)
);
// @25:25
  CLKINT clkint_8 (
	.Y(CLOCKS_AND_RESETS_FIC_2_ACLK),
	.A(pll_inst_0_clkint_8)
);
// @25:47
  PLL pll_inst_0 (
	.POWERDOWN_N(FIC_0_RESET_PLL_POWERDOWN_B),
	.OUT0_EN(VCC),
	.OUT1_EN(VCC),
	.OUT2_EN(VCC),
	.OUT3_EN(VCC),
	.REF_CLK_SEL(GND),
	.BYPASS_EN_N(VCC),
	.LOAD_PHASE_N(VCC),
	.SSCG_WAVE_TABLE({GND, GND, GND, GND, GND, GND, GND, GND}),
	.PHASE_DIRECTION(GND),
	.PHASE_ROTATE(GND),
	.PHASE_OUT0_SEL(GND),
	.PHASE_OUT1_SEL(GND),
	.PHASE_OUT2_SEL(GND),
	.PHASE_OUT3_SEL(GND),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_WIDE(GND),
	.DELAY_LINE_LOAD(VCC),
	.LOCK(FPGA_CCC_C0_0_PLL_LOCK_0),
	.SSCG_WAVE_TABLE_ADDR(SSCG_WAVE_TABLE_ADDR[7:0]),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE),
	.REFCLK_SYNC_EN(GND),
	.REF_CLK_0(RCOSC_160MHZ_GL),
	.REF_CLK_1(GND),
	.FB_CLK(GND),
	.OUT0(pll_inst_0_clkint_0),
	.OUT1(pll_inst_0_clkint_4),
	.OUT2(pll_inst_0_clkint_8),
	.OUT3(pll_inst_0_clkint_12),
	.DRI_CLK(GND),
	.DRI_CTRL({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_ARST_N(VCC),
	.DRI_RDATA(DRI_RDATA[32:0]),
	.DRI_INTERRUPT(DRI_INTERRUPT)
);
defparam pll_inst_0.VCOFREQUENCY=5000;
defparam pll_inst_0.DELAY_LINE_SIMULATION_MODE="";
defparam pll_inst_0.DATA_RATE=0.0;
defparam pll_inst_0.FORMAL_NAME="";
defparam pll_inst_0.INTERFACE_NAME="";
defparam pll_inst_0.INTERFACE_LEVEL=3'h0;
defparam pll_inst_0.SOFTRESET=1'b0;
defparam pll_inst_0.SOFT_POWERDOWN_N=1'b1;
defparam pll_inst_0.RFDIV_EN=1'b1;
defparam pll_inst_0.OUT0_DIV_EN=1'b1;
defparam pll_inst_0.OUT1_DIV_EN=1'b1;
defparam pll_inst_0.OUT2_DIV_EN=1'b1;
defparam pll_inst_0.OUT3_DIV_EN=1'b1;
defparam pll_inst_0.SOFT_REF_CLK_SEL=1'b0;
defparam pll_inst_0.RESET_ON_LOCK=1'b1;
defparam pll_inst_0.BYPASS_CLK_SEL=4'h0;
defparam pll_inst_0.BYPASS_GO_EN_N=1'b1;
defparam pll_inst_0.BYPASS_PLL=4'h0;
defparam pll_inst_0.BYPASS_OUT_DIVIDER=4'h0;
defparam pll_inst_0.FF_REQUIRES_LOCK=1'b0;
defparam pll_inst_0.FSE_N=1'b0;
defparam pll_inst_0.FB_CLK_SEL_0=2'h0;
defparam pll_inst_0.FB_CLK_SEL_1=1'b0;
defparam pll_inst_0.RFDIV=6'h04;
defparam pll_inst_0.FRAC_EN=1'b0;
defparam pll_inst_0.FRAC_DAC_EN=1'b0;
defparam pll_inst_0.DIV0_RST_DELAY=3'h0;
defparam pll_inst_0.DIV0_VAL=7'h0A;
defparam pll_inst_0.DIV1_RST_DELAY=3'h0;
defparam pll_inst_0.DIV1_VAL=7'h0A;
defparam pll_inst_0.DIV2_RST_DELAY=3'h0;
defparam pll_inst_0.DIV2_VAL=7'h0A;
defparam pll_inst_0.DIV3_RST_DELAY=3'h0;
defparam pll_inst_0.DIV3_VAL=7'h19;
defparam pll_inst_0.DIV3_CLK_SEL=1'b0;
defparam pll_inst_0.BW_INT_CTRL=2'h0;
defparam pll_inst_0.BW_PROP_CTRL=2'h1;
defparam pll_inst_0.IREF_EN=1'b1;
defparam pll_inst_0.IREF_TOGGLE=1'b0;
defparam pll_inst_0.LOCK_CNT=4'h8;
defparam pll_inst_0.DESKEW_CAL_CNT=3'h6;
defparam pll_inst_0.DESKEW_CAL_EN=1'b1;
defparam pll_inst_0.DESKEW_CAL_BYPASS=1'b0;
defparam pll_inst_0.SYNC_REF_DIV_EN=1'b0;
defparam pll_inst_0.SYNC_REF_DIV_EN_2=1'b0;
defparam pll_inst_0.OUT0_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT1_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT2_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT3_PHASE_SEL=3'h0;
defparam pll_inst_0.SOFT_LOAD_PHASE_N=1'b1;
defparam pll_inst_0.SSM_DIV_VAL=6'h01;
defparam pll_inst_0.FB_FRAC_VAL=24'h000000;
defparam pll_inst_0.SSM_SPREAD_MODE=1'b0;
defparam pll_inst_0.SSM_MODULATION=5'h05;
defparam pll_inst_0.FB_INT_VAL=12'h07D;
defparam pll_inst_0.SSM_EN_N=1'b1;
defparam pll_inst_0.SSM_EXT_WAVE_EN=2'h0;
defparam pll_inst_0.SSM_EXT_WAVE_MAX_ADDR=8'h00;
defparam pll_inst_0.SSM_RANDOM_EN=1'b0;
defparam pll_inst_0.SSM_RANDOM_PATTERN_SEL=2'h0;
defparam pll_inst_0.CDMUX0_SEL=2'h0;
defparam pll_inst_0.CDMUX1_SEL=1'b1;
defparam pll_inst_0.CDMUX2_SEL=1'b0;
defparam pll_inst_0.CDELAY0_SEL=8'h00;
defparam pll_inst_0.CDELAY0_EN=1'b0;
defparam pll_inst_0.DRI_EN=1'b1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC */

module FPGA_CCC_C0 (
  CLOCKS_AND_RESETS_FIC_1_ACLK,
  CLOCKS_AND_RESETS_FIC_3_PCLK,
  CLOCKS_AND_RESETS_FIC_0_ACLK,
  CLOCKS_AND_RESETS_FIC_2_ACLK,
  FIC_0_RESET_PLL_POWERDOWN_B,
  FPGA_CCC_C0_0_PLL_LOCK_0,
  RCOSC_160MHZ_GL
)
;
output CLOCKS_AND_RESETS_FIC_1_ACLK ;
output CLOCKS_AND_RESETS_FIC_3_PCLK ;
output CLOCKS_AND_RESETS_FIC_0_ACLK ;
output CLOCKS_AND_RESETS_FIC_2_ACLK ;
input FIC_0_RESET_PLL_POWERDOWN_B ;
output FPGA_CCC_C0_0_PLL_LOCK_0 ;
input RCOSC_160MHZ_GL ;
wire CLOCKS_AND_RESETS_FIC_1_ACLK ;
wire CLOCKS_AND_RESETS_FIC_3_PCLK ;
wire CLOCKS_AND_RESETS_FIC_0_ACLK ;
wire CLOCKS_AND_RESETS_FIC_2_ACLK ;
wire FIC_0_RESET_PLL_POWERDOWN_B ;
wire FPGA_CCC_C0_0_PLL_LOCK_0 ;
wire RCOSC_160MHZ_GL ;
wire GND ;
wire VCC ;
// @26:341
  FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC FPGA_CCC_C0_0 (
	.RCOSC_160MHZ_GL(RCOSC_160MHZ_GL),
	.FPGA_CCC_C0_0_PLL_LOCK_0(FPGA_CCC_C0_0_PLL_LOCK_0),
	.FIC_0_RESET_PLL_POWERDOWN_B(FIC_0_RESET_PLL_POWERDOWN_B),
	.CLOCKS_AND_RESETS_FIC_2_ACLK(CLOCKS_AND_RESETS_FIC_2_ACLK),
	.CLOCKS_AND_RESETS_FIC_0_ACLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.CLOCKS_AND_RESETS_FIC_3_PCLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.CLOCKS_AND_RESETS_FIC_1_ACLK(CLOCKS_AND_RESETS_FIC_1_ACLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FPGA_CCC_C0 */

module INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR (
  DEVICE_INIT_DONE,
  FIC_0_RESET_PLL_POWERDOWN_B
)
;
output DEVICE_INIT_DONE ;
output FIC_0_RESET_PLL_POWERDOWN_B ;
wire DEVICE_INIT_DONE ;
wire FIC_0_RESET_PLL_POWERDOWN_B ;
wire [10:7] RFU;
wire GPIO_ACTIVE ;
wire HSIO_ACTIVE ;
wire PCIE_INIT_DONE ;
wire XCVR_INIT_DONE ;
wire USRAM_INIT_FROM_SNVM_DONE ;
wire USRAM_INIT_FROM_UPROM_DONE ;
wire USRAM_INIT_FROM_SPI_DONE ;
wire SRAM_INIT_FROM_SNVM_DONE ;
wire SRAM_INIT_FROM_UPROM_DONE ;
wire SRAM_INIT_FROM_SPI_DONE ;
wire AUTOCALIB_DONE ;
wire SRAM_INIT_DONE ;
wire USRAM_INIT_DONE ;
wire GND ;
wire VCC ;
// @27:38
  INIT I_INIT (
	.FABRIC_POR_N(FIC_0_RESET_PLL_POWERDOWN_B),
	.GPIO_ACTIVE(GPIO_ACTIVE),
	.HSIO_ACTIVE(HSIO_ACTIVE),
	.PCIE_INIT_DONE(PCIE_INIT_DONE),
	.RFU({AUTOCALIB_DONE, RFU[10:7], SRAM_INIT_FROM_SPI_DONE, SRAM_INIT_FROM_UPROM_DONE, SRAM_INIT_FROM_SNVM_DONE, USRAM_INIT_FROM_SPI_DONE, USRAM_INIT_FROM_UPROM_DONE, USRAM_INIT_FROM_SNVM_DONE, XCVR_INIT_DONE}),
	.SRAM_INIT_DONE(SRAM_INIT_DONE),
	.UIC_INIT_DONE(DEVICE_INIT_DONE),
	.USRAM_INIT_DONE(USRAM_INIT_DONE)
);
defparam I_INIT.FABRIC_POR_N_SIMULATION_DELAY=1000;
defparam I_INIT.PCIE_INIT_DONE_SIMULATION_DELAY=4000;
defparam I_INIT.SRAM_INIT_DONE_SIMULATION_DELAY=6000;
defparam I_INIT.UIC_INIT_DONE_SIMULATION_DELAY=7000;
defparam I_INIT.USRAM_INIT_DONE_SIMULATION_DELAY=5000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR */

module INIT_MONITOR (
  FIC_0_RESET_PLL_POWERDOWN_B,
  DEVICE_INIT_DONE
)
;
output FIC_0_RESET_PLL_POWERDOWN_B ;
output DEVICE_INIT_DONE ;
wire FIC_0_RESET_PLL_POWERDOWN_B ;
wire DEVICE_INIT_DONE ;
wire GND ;
wire VCC ;
// @28:174
  INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR INIT_MONITOR_0 (
	.DEVICE_INIT_DONE(DEVICE_INIT_DONE),
	.FIC_0_RESET_PLL_POWERDOWN_B(FIC_0_RESET_PLL_POWERDOWN_B)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* INIT_MONITOR */

module OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC (
  RCOSC_160MHZ_GL
)
;
output RCOSC_160MHZ_GL ;
wire RCOSC_160MHZ_GL ;
wire RCOSC_160MHZ_CLK_DIV ;
wire VCC ;
wire GND ;
// @29:18
  CLKINT I_OSC_160_INT (
	.Y(RCOSC_160MHZ_GL),
	.A(RCOSC_160MHZ_CLK_DIV)
);
// @29:15
  OSC_RC160MHZ I_OSC_160 (
	.OSC_160MHZ_ON(VCC),
	.CLK(RCOSC_160MHZ_CLK_DIV)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC */

module OSCILLATOR_160MHz (
  RCOSC_160MHZ_GL
)
;
output RCOSC_160MHZ_GL ;
wire RCOSC_160MHZ_GL ;
wire GND ;
wire VCC ;
// @30:56
  OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC OSCILLATOR_160MHz_0 (
	.RCOSC_160MHZ_GL(RCOSC_160MHZ_GL)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSCILLATOR_160MHz */

module PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC (
  RCOSC_160MHZ_GL,
  ADC_MCLK_c
)
;
input RCOSC_160MHZ_GL ;
output ADC_MCLK_c ;
wire RCOSC_160MHZ_GL ;
wire ADC_MCLK_c ;
wire [7:0] SSCG_WAVE_TABLE_ADDR_0;
wire [32:0] DRI_RDATA_0;
wire pll_inst_0_clkint_0 ;
wire VCC ;
wire GND ;
wire PLL_LOCK_0 ;
wire DELAY_LINE_OUT_OF_RANGE_0 ;
wire OUT1 ;
wire OUT2 ;
wire OUT3 ;
wire DRI_INTERRUPT_0 ;
// @31:18
  CLKINT clkint_0 (
	.Y(ADC_MCLK_c),
	.A(pll_inst_0_clkint_0)
);
// @31:39
  PLL pll_inst_0 (
	.POWERDOWN_N(VCC),
	.OUT0_EN(VCC),
	.OUT1_EN(GND),
	.OUT2_EN(GND),
	.OUT3_EN(GND),
	.REF_CLK_SEL(GND),
	.BYPASS_EN_N(VCC),
	.LOAD_PHASE_N(VCC),
	.SSCG_WAVE_TABLE({GND, GND, GND, GND, GND, GND, GND, GND}),
	.PHASE_DIRECTION(GND),
	.PHASE_ROTATE(GND),
	.PHASE_OUT0_SEL(GND),
	.PHASE_OUT1_SEL(GND),
	.PHASE_OUT2_SEL(GND),
	.PHASE_OUT3_SEL(GND),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_WIDE(GND),
	.DELAY_LINE_LOAD(VCC),
	.LOCK(PLL_LOCK_0),
	.SSCG_WAVE_TABLE_ADDR(SSCG_WAVE_TABLE_ADDR_0[7:0]),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE_0),
	.REFCLK_SYNC_EN(GND),
	.REF_CLK_0(RCOSC_160MHZ_GL),
	.REF_CLK_1(GND),
	.FB_CLK(GND),
	.OUT0(pll_inst_0_clkint_0),
	.OUT1(OUT1),
	.OUT2(OUT2),
	.OUT3(OUT3),
	.DRI_CLK(GND),
	.DRI_CTRL({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_ARST_N(VCC),
	.DRI_RDATA(DRI_RDATA_0[32:0]),
	.DRI_INTERRUPT(DRI_INTERRUPT_0)
);
defparam pll_inst_0.VCOFREQUENCY=2496.82;
defparam pll_inst_0.DELAY_LINE_SIMULATION_MODE="";
defparam pll_inst_0.DATA_RATE=0.0;
defparam pll_inst_0.FORMAL_NAME="";
defparam pll_inst_0.INTERFACE_NAME="";
defparam pll_inst_0.INTERFACE_LEVEL=3'h0;
defparam pll_inst_0.SOFTRESET=1'b0;
defparam pll_inst_0.SOFT_POWERDOWN_N=1'b1;
defparam pll_inst_0.RFDIV_EN=1'b1;
defparam pll_inst_0.OUT0_DIV_EN=1'b1;
defparam pll_inst_0.OUT1_DIV_EN=1'b0;
defparam pll_inst_0.OUT2_DIV_EN=1'b0;
defparam pll_inst_0.OUT3_DIV_EN=1'b0;
defparam pll_inst_0.SOFT_REF_CLK_SEL=1'b0;
defparam pll_inst_0.RESET_ON_LOCK=1'b1;
defparam pll_inst_0.BYPASS_CLK_SEL=4'h0;
defparam pll_inst_0.BYPASS_GO_EN_N=1'b1;
defparam pll_inst_0.BYPASS_PLL=4'h0;
defparam pll_inst_0.BYPASS_OUT_DIVIDER=4'h0;
defparam pll_inst_0.FF_REQUIRES_LOCK=1'b0;
defparam pll_inst_0.FSE_N=1'b0;
defparam pll_inst_0.FB_CLK_SEL_0=2'h0;
defparam pll_inst_0.FB_CLK_SEL_1=1'b0;
defparam pll_inst_0.RFDIV=6'h02;
defparam pll_inst_0.FRAC_EN=1'b1;
defparam pll_inst_0.FRAC_DAC_EN=1'b1;
defparam pll_inst_0.DIV0_RST_DELAY=3'h0;
defparam pll_inst_0.DIV0_VAL=7'h7F;
defparam pll_inst_0.DIV1_RST_DELAY=3'h0;
defparam pll_inst_0.DIV1_VAL=7'h01;
defparam pll_inst_0.DIV2_RST_DELAY=3'h0;
defparam pll_inst_0.DIV2_VAL=7'h01;
defparam pll_inst_0.DIV3_RST_DELAY=3'h0;
defparam pll_inst_0.DIV3_VAL=7'h01;
defparam pll_inst_0.DIV3_CLK_SEL=1'b0;
defparam pll_inst_0.BW_INT_CTRL=2'h0;
defparam pll_inst_0.BW_PROP_CTRL=2'h1;
defparam pll_inst_0.IREF_EN=1'b1;
defparam pll_inst_0.IREF_TOGGLE=1'b0;
defparam pll_inst_0.LOCK_CNT=4'h8;
defparam pll_inst_0.DESKEW_CAL_CNT=3'h6;
defparam pll_inst_0.DESKEW_CAL_EN=1'b1;
defparam pll_inst_0.DESKEW_CAL_BYPASS=1'b0;
defparam pll_inst_0.SYNC_REF_DIV_EN=1'b0;
defparam pll_inst_0.SYNC_REF_DIV_EN_2=1'b0;
defparam pll_inst_0.OUT0_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT1_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT2_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT3_PHASE_SEL=3'h0;
defparam pll_inst_0.SOFT_LOAD_PHASE_N=1'b1;
defparam pll_inst_0.SSM_DIV_VAL=6'h01;
defparam pll_inst_0.FB_FRAC_VAL=24'h35D399;
defparam pll_inst_0.SSM_SPREAD_MODE=1'b0;
defparam pll_inst_0.SSM_MODULATION=5'h05;
defparam pll_inst_0.FB_INT_VAL=12'h01F;
defparam pll_inst_0.SSM_EN_N=1'b1;
defparam pll_inst_0.SSM_EXT_WAVE_EN=2'h0;
defparam pll_inst_0.SSM_EXT_WAVE_MAX_ADDR=8'h00;
defparam pll_inst_0.SSM_RANDOM_EN=1'b0;
defparam pll_inst_0.SSM_RANDOM_PATTERN_SEL=2'h0;
defparam pll_inst_0.CDMUX0_SEL=2'h0;
defparam pll_inst_0.CDMUX1_SEL=1'b1;
defparam pll_inst_0.CDMUX2_SEL=1'b0;
defparam pll_inst_0.CDELAY0_SEL=8'h00;
defparam pll_inst_0.CDELAY0_EN=1'b0;
defparam pll_inst_0.DRI_EN=1'b1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC */

module PF_CCC_ADC (
  ADC_MCLK_c,
  RCOSC_160MHZ_GL
)
;
output ADC_MCLK_c ;
input RCOSC_160MHZ_GL ;
wire ADC_MCLK_c ;
wire RCOSC_160MHZ_GL ;
wire GND ;
wire VCC ;
// @32:323
  PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC PF_CCC_ADC_0 (
	.RCOSC_160MHZ_GL(RCOSC_160MHZ_GL),
	.ADC_MCLK_c(ADC_MCLK_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_CCC_ADC */

module CLOCKS_AND_RESETS (
  ADC_MCLK_c,
  CLOCKS_AND_RESETS_FIC_2_ACLK,
  CLOCKS_AND_RESETS_FIC_1_ACLK,
  dff,
  CLOCKS_AND_RESETS_FIC_3_PCLK,
  BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F,
  USB0_RESETB_c,
  CLOCKS_AND_RESETS_FIC_0_ACLK,
  BVF_RISCV_SUBSYSTEM_MSS_DLL_LOCKS
)
;
output ADC_MCLK_c ;
output CLOCKS_AND_RESETS_FIC_2_ACLK ;
output CLOCKS_AND_RESETS_FIC_1_ACLK ;
output dff ;
output CLOCKS_AND_RESETS_FIC_3_PCLK ;
input BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F ;
output USB0_RESETB_c ;
output CLOCKS_AND_RESETS_FIC_0_ACLK ;
input BVF_RISCV_SUBSYSTEM_MSS_DLL_LOCKS ;
wire ADC_MCLK_c ;
wire CLOCKS_AND_RESETS_FIC_2_ACLK ;
wire CLOCKS_AND_RESETS_FIC_1_ACLK ;
wire dff ;
wire CLOCKS_AND_RESETS_FIC_3_PCLK ;
wire BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F ;
wire USB0_RESETB_c ;
wire CLOCKS_AND_RESETS_FIC_0_ACLK ;
wire BVF_RISCV_SUBSYSTEM_MSS_DLL_LOCKS ;
wire FIC_PLL_LOCKs_Y ;
wire FPGA_CCC_C0_0_PLL_LOCK_0 ;
wire un1_INTERNAL_RST_arst_i ;
wire DEVICE_INIT_DONE ;
wire FIC_0_RESET_PLL_POWERDOWN_B ;
wire RCOSC_160MHZ_GL ;
wire GND ;
wire VCC ;
// @33:190
  AND2 FIC_PLL_LOCKs (
	.Y(FIC_PLL_LOCKs_Y),
	.A(FPGA_CCC_C0_0_PLL_LOCK_0),
	.B(BVF_RISCV_SUBSYSTEM_MSS_DLL_LOCKS)
);
// @33:122
  CORERESET_3 FIC_0_RESET (
	.un1_INTERNAL_RST_arst_i(un1_INTERNAL_RST_arst_i),
	.CLOCKS_AND_RESETS_FIC_0_ACLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.USB0_RESETB_c(USB0_RESETB_c),
	.FIC_PLL_LOCKs_Y(FIC_PLL_LOCKs_Y),
	.DEVICE_INIT_DONE(DEVICE_INIT_DONE),
	.BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F(BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F)
);
// @33:173
  CORERESET_0 FIC_3_RESET_0 (
	.un1_INTERNAL_RST_arst_i(un1_INTERNAL_RST_arst_i),
	.CLOCKS_AND_RESETS_FIC_3_PCLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.dff(dff)
);
// @33:199
  FPGA_CCC_C0 FPGA_CCC_C0_0 (
	.CLOCKS_AND_RESETS_FIC_1_ACLK(CLOCKS_AND_RESETS_FIC_1_ACLK),
	.CLOCKS_AND_RESETS_FIC_3_PCLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.CLOCKS_AND_RESETS_FIC_0_ACLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.CLOCKS_AND_RESETS_FIC_2_ACLK(CLOCKS_AND_RESETS_FIC_2_ACLK),
	.FIC_0_RESET_PLL_POWERDOWN_B(FIC_0_RESET_PLL_POWERDOWN_B),
	.FPGA_CCC_C0_0_PLL_LOCK_0(FPGA_CCC_C0_0_PLL_LOCK_0),
	.RCOSC_160MHZ_GL(RCOSC_160MHZ_GL)
);
// @33:212
  INIT_MONITOR INIT_MONITOR_0 (
	.FIC_0_RESET_PLL_POWERDOWN_B(FIC_0_RESET_PLL_POWERDOWN_B),
	.DEVICE_INIT_DONE(DEVICE_INIT_DONE)
);
// @33:230
  OSCILLATOR_160MHz OSCILLATOR_160MHz_inst_0 (
	.RCOSC_160MHZ_GL(RCOSC_160MHZ_GL)
);
// @33:237
  PF_CCC_ADC PF_CCC_ADC_0 (
	.ADC_MCLK_c(ADC_MCLK_c),
	.RCOSC_160MHZ_GL(RCOSC_160MHZ_GL)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCKS_AND_RESETS */

module MY_CUSTOM_FPGA_DESIGN_2C5C164A (
  ADC_IRQn,
  EMMC_STRB,
  PHY_INTn,
  REFCLK,
  REFCLK_N,
  SD_DET,
  SGMII_RX0_N,
  SGMII_RX0_P,
  SGMII_RX1_N,
  SGMII_RX1_P,
  UART0_RXD,
  USB0_CLK,
  USB0_DIR,
  USB0_NXT,
  USB0_OCn,
  USER_BUTTON,
  ADC_CSn,
  ADC_MCLK,
  ADC_SCK,
  CA,
  CK,
  CKE,
  CK_N,
  CS,
  CSI1_PWND,
  DM,
  EMMC_CLK,
  EMMC_RSTN,
  M2_W_DISABLE1,
  M2_W_DISABLE2,
  ODT,
  PHY_MDC,
  PHY_RSTn,
  RESET_N,
  SD_CARD_CS,
  SGMII_TX0_N,
  SGMII_TX0_P,
  SGMII_TX1_N,
  SGMII_TX1_P,
  UART0_TXD,
  USB0_RESETB,
  USB0_STP,
  VIO_ENABLE,
  ADC_MISO,
  ADC_MOSI,
  DQ,
  DQS,
  DQS_N,
  EMMC_CMD,
  EMMC_DATA0,
  EMMC_DATA1,
  EMMC_DATA2,
  EMMC_DATA3,
  EMMC_DATA4,
  EMMC_DATA5,
  EMMC_DATA6,
  EMMC_DATA7,
  I2C_1_SCL,
  I2C_1_SDA,
  P8_10,
  P8_11,
  P8_12,
  P8_13,
  P8_14,
  P8_15,
  P8_16,
  P8_17,
  P8_18,
  P8_19,
  P8_20,
  P8_21,
  P8_22,
  P8_23,
  P8_24,
  P8_25,
  P8_26,
  P8_27,
  P8_28,
  P8_29,
  P8_3,
  P8_30,
  P8_31,
  P8_32,
  P8_33,
  P8_34,
  P8_35,
  P8_36,
  P8_37,
  P8_38,
  P8_39,
  P8_4,
  P8_40,
  P8_41,
  P8_42,
  P8_43,
  P8_44,
  P8_45,
  P8_46,
  P8_5,
  P8_6,
  P8_7,
  P8_8,
  P8_9,
  P9_11,
  P9_12,
  P9_13,
  P9_14,
  P9_15,
  P9_16,
  P9_17,
  P9_18,
  P9_19,
  P9_20,
  P9_21,
  P9_22,
  P9_23,
  P9_24,
  P9_25,
  P9_26,
  P9_27,
  P9_28,
  P9_29,
  P9_30,
  P9_31,
  P9_41,
  P9_42,
  PHY_MDIO,
  USB0_DATA0,
  USB0_DATA1,
  USB0_DATA2,
  USB0_DATA3,
  USB0_DATA4,
  USB0_DATA5,
  USB0_DATA6,
  USB0_DATA7
)
;
input ADC_IRQn ;
input EMMC_STRB ;
input PHY_INTn ;
input REFCLK ;
input REFCLK_N ;
input SD_DET ;
input SGMII_RX0_N ;
input SGMII_RX0_P ;
input SGMII_RX1_N ;
input SGMII_RX1_P ;
input UART0_RXD ;
input USB0_CLK ;
input USB0_DIR ;
input USB0_NXT ;
input USB0_OCn ;
input USER_BUTTON ;
output ADC_CSn ;
output ADC_MCLK ;
output ADC_SCK ;
output [5:0] CA ;
output CK ;
output CKE ;
output CK_N ;
output CS ;
output CSI1_PWND ;
output [3:0] DM ;
output EMMC_CLK ;
output EMMC_RSTN ;
output M2_W_DISABLE1 ;
output M2_W_DISABLE2 ;
output ODT ;
output PHY_MDC ;
output PHY_RSTn ;
output RESET_N ;
output SD_CARD_CS ;
output SGMII_TX0_N ;
output SGMII_TX0_P ;
output SGMII_TX1_N ;
output SGMII_TX1_P ;
output UART0_TXD ;
output USB0_RESETB ;
output USB0_STP ;
output VIO_ENABLE ;
inout ADC_MISO /* synthesis syn_tristate = 1 */ ;
inout ADC_MOSI /* synthesis syn_tristate = 1 */ ;
inout [31:0] DQ /* synthesis syn_tristate = 1 */ ;
inout [3:0] DQS /* synthesis syn_tristate = 1 */ ;
inout [3:0] DQS_N /* synthesis syn_tristate = 1 */ ;
inout EMMC_CMD /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA0 /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA1 /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA2 /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA3 /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA4 /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA5 /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA6 /* synthesis syn_tristate = 1 */ ;
inout EMMC_DATA7 /* synthesis syn_tristate = 1 */ ;
inout I2C_1_SCL /* synthesis syn_tristate = 1 */ ;
inout I2C_1_SDA /* synthesis syn_tristate = 1 */ ;
inout P8_10 /* synthesis syn_tristate = 1 */ ;
inout P8_11 /* synthesis syn_tristate = 1 */ ;
inout P8_12 /* synthesis syn_tristate = 1 */ ;
inout P8_13 /* synthesis syn_tristate = 1 */ ;
inout P8_14 /* synthesis syn_tristate = 1 */ ;
inout P8_15 /* synthesis syn_tristate = 1 */ ;
inout P8_16 /* synthesis syn_tristate = 1 */ ;
inout P8_17 /* synthesis syn_tristate = 1 */ ;
inout P8_18 /* synthesis syn_tristate = 1 */ ;
inout P8_19 /* synthesis syn_tristate = 1 */ ;
inout P8_20 /* synthesis syn_tristate = 1 */ ;
inout P8_21 /* synthesis syn_tristate = 1 */ ;
inout P8_22 /* synthesis syn_tristate = 1 */ ;
inout P8_23 /* synthesis syn_tristate = 1 */ ;
inout P8_24 /* synthesis syn_tristate = 1 */ ;
inout P8_25 /* synthesis syn_tristate = 1 */ ;
inout P8_26 /* synthesis syn_tristate = 1 */ ;
inout P8_27 /* synthesis syn_tristate = 1 */ ;
inout P8_28 /* synthesis syn_tristate = 1 */ ;
inout P8_29 /* synthesis syn_tristate = 1 */ ;
inout P8_3 /* synthesis syn_tristate = 1 */ ;
inout P8_30 /* synthesis syn_tristate = 1 */ ;
inout P8_31 /* synthesis syn_tristate = 1 */ ;
inout P8_32 /* synthesis syn_tristate = 1 */ ;
inout P8_33 /* synthesis syn_tristate = 1 */ ;
inout P8_34 /* synthesis syn_tristate = 1 */ ;
inout P8_35 /* synthesis syn_tristate = 1 */ ;
inout P8_36 /* synthesis syn_tristate = 1 */ ;
inout P8_37 /* synthesis syn_tristate = 1 */ ;
inout P8_38 /* synthesis syn_tristate = 1 */ ;
inout P8_39 /* synthesis syn_tristate = 1 */ ;
inout P8_4 /* synthesis syn_tristate = 1 */ ;
inout P8_40 /* synthesis syn_tristate = 1 */ ;
inout P8_41 /* synthesis syn_tristate = 1 */ ;
inout P8_42 /* synthesis syn_tristate = 1 */ ;
inout P8_43 /* synthesis syn_tristate = 1 */ ;
inout P8_44 /* synthesis syn_tristate = 1 */ ;
inout P8_45 /* synthesis syn_tristate = 1 */ ;
inout P8_46 /* synthesis syn_tristate = 1 */ ;
inout P8_5 /* synthesis syn_tristate = 1 */ ;
inout P8_6 /* synthesis syn_tristate = 1 */ ;
inout P8_7 /* synthesis syn_tristate = 1 */ ;
inout P8_8 /* synthesis syn_tristate = 1 */ ;
inout P8_9 /* synthesis syn_tristate = 1 */ ;
inout P9_11 /* synthesis syn_tristate = 1 */ ;
inout P9_12 /* synthesis syn_tristate = 1 */ ;
inout P9_13 /* synthesis syn_tristate = 1 */ ;
inout P9_14 /* synthesis syn_tristate = 1 */ ;
inout P9_15 /* synthesis syn_tristate = 1 */ ;
inout P9_16 /* synthesis syn_tristate = 1 */ ;
inout P9_17 /* synthesis syn_tristate = 1 */ ;
inout P9_18 /* synthesis syn_tristate = 1 */ ;
inout P9_19 /* synthesis syn_tristate = 1 */ ;
inout P9_20 /* synthesis syn_tristate = 1 */ ;
inout P9_21 /* synthesis syn_tristate = 1 */ ;
inout P9_22 /* synthesis syn_tristate = 1 */ ;
inout P9_23 /* synthesis syn_tristate = 1 */ ;
inout P9_24 /* synthesis syn_tristate = 1 */ ;
inout P9_25 /* synthesis syn_tristate = 1 */ ;
inout P9_26 /* synthesis syn_tristate = 1 */ ;
inout P9_27 /* synthesis syn_tristate = 1 */ ;
inout P9_28 /* synthesis syn_tristate = 1 */ ;
inout P9_29 /* synthesis syn_tristate = 1 */ ;
inout P9_30 /* synthesis syn_tristate = 1 */ ;
inout P9_31 /* synthesis syn_tristate = 1 */ ;
inout P9_41 /* synthesis syn_tristate = 1 */ ;
inout P9_42 /* synthesis syn_tristate = 1 */ ;
inout PHY_MDIO /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA0 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA1 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA2 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA3 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA4 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA5 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA6 /* synthesis syn_tristate = 1 */ ;
inout USB0_DATA7 /* synthesis syn_tristate = 1 */ ;
wire ADC_IRQn ;
wire EMMC_STRB ;
wire PHY_INTn ;
wire REFCLK ;
wire REFCLK_N ;
wire SD_DET ;
wire SGMII_RX0_N ;
wire SGMII_RX0_P ;
wire SGMII_RX1_N ;
wire SGMII_RX1_P ;
wire UART0_RXD ;
wire USB0_CLK ;
wire USB0_DIR ;
wire USB0_NXT ;
wire USB0_OCn ;
wire USER_BUTTON ;
wire ADC_CSn ;
wire ADC_MCLK ;
wire ADC_SCK ;
wire CK ;
wire CKE ;
wire CK_N ;
wire CS ;
wire CSI1_PWND ;
wire EMMC_CLK ;
wire EMMC_RSTN ;
wire M2_W_DISABLE1 ;
wire M2_W_DISABLE2 ;
wire ODT ;
wire PHY_MDC ;
wire PHY_RSTn ;
wire RESET_N ;
wire SD_CARD_CS ;
wire SGMII_TX0_N ;
wire SGMII_TX0_P ;
wire SGMII_TX1_N ;
wire SGMII_TX1_P ;
wire UART0_TXD ;
wire USB0_RESETB ;
wire USB0_STP ;
wire VIO_ENABLE ;
wire ADC_MISO ;
wire ADC_MOSI ;
wire EMMC_CMD ;
wire EMMC_DATA0 ;
wire EMMC_DATA1 ;
wire EMMC_DATA2 ;
wire EMMC_DATA3 ;
wire EMMC_DATA4 ;
wire EMMC_DATA5 ;
wire EMMC_DATA6 ;
wire EMMC_DATA7 ;
wire I2C_1_SCL ;
wire I2C_1_SDA ;
wire P8_10 ;
wire P8_11 ;
wire P8_12 ;
wire P8_13 ;
wire P8_14 ;
wire P8_15 ;
wire P8_16 ;
wire P8_17 ;
wire P8_18 ;
wire P8_19 ;
wire P8_20 ;
wire P8_21 ;
wire P8_22 ;
wire P8_23 ;
wire P8_24 ;
wire P8_25 ;
wire P8_26 ;
wire P8_27 ;
wire P8_28 ;
wire P8_29 ;
wire P8_3 ;
wire P8_30 ;
wire P8_31 ;
wire P8_32 ;
wire P8_33 ;
wire P8_34 ;
wire P8_35 ;
wire P8_36 ;
wire P8_37 ;
wire P8_38 ;
wire P8_39 ;
wire P8_4 ;
wire P8_40 ;
wire P8_41 ;
wire P8_42 ;
wire P8_43 ;
wire P8_44 ;
wire P8_45 ;
wire P8_46 ;
wire P8_5 ;
wire P8_6 ;
wire P8_7 ;
wire P8_8 ;
wire P8_9 ;
wire P9_11 ;
wire P9_12 ;
wire P9_13 ;
wire P9_14 ;
wire P9_15 ;
wire P9_16 ;
wire P9_17 ;
wire P9_18 ;
wire P9_19 ;
wire P9_20 ;
wire P9_21 ;
wire P9_22 ;
wire P9_23 ;
wire P9_24 ;
wire P9_25 ;
wire P9_26 ;
wire P9_27 ;
wire P9_28 ;
wire P9_29 ;
wire P9_30 ;
wire P9_31 ;
wire P9_41 ;
wire P9_42 ;
wire PHY_MDIO ;
wire USB0_DATA0 ;
wire USB0_DATA1 ;
wire USB0_DATA2 ;
wire USB0_DATA3 ;
wire USB0_DATA4 ;
wire USB0_DATA5 ;
wire USB0_DATA6 ;
wire USB0_DATA7 ;
wire [31:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA;
wire [27:0] CAPE_GPIO_IN;
wire [31:0] BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA;
wire [27:0] BVF_RISCV_SUBSYSTEM_GPIO_2_M2F;
wire [28:28] BVF_RISCV_SUBSYSTEM_inst_0_PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR;
wire [1:1] BVF_RISCV_SUBSYSTEM_inst_0_FIC3_INITIATOR_inst_0_FIC3_INITIATOR_0_iPSELS_0_a2_2;
wire [27:0] BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F;
wire VCC ;
wire GND ;
wire CLOCKS_AND_RESETS_FIC_0_ACLK ;
wire CLOCKS_AND_RESETS_FIC_1_ACLK ;
wire CLOCKS_AND_RESETS_FIC_2_ACLK ;
wire CLOCKS_AND_RESETS_FIC_3_PCLK ;
wire BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE ;
wire BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE ;
wire BVF_RISCV_SUBSYSTEM_MSS_DLL_LOCKS ;
wire BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F ;
wire CLOCKS_AND_RESETS_inst_0_FIC_3_RESET_0_CORERESET_0_dff ;
wire BVF_RISCV_SUBSYSTEM_inst_0_PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx ;
wire BVF_RISCV_SUBSYSTEM_inst_0_FIC3_INITIATOR_inst_0_FIC3_INITIATOR_0_u_mux_p_to_b3_iPRDATA27 ;
wire CAPE_inst_0_apb_ctrl_status_0_prdata16 ;
wire I_MSS_RNI8BQU_1 ;
wire CAPE_inst_0_apb_ctrl_status_0_prdata18 ;
wire PHY_INTn_c ;
wire SD_DET_c ;
wire ADC_MCLK_c ;
wire USB0_RESETB_c ;
wire VIO_ENABLE_c ;
wire N_183 ;
wire N_184 ;
wire N_187 ;
wire N_188 ;
// @34:155
  INBUF PHY_INTn_ibuf (
	.Y(PHY_INTn_c),
	.PAD(PHY_INTn)
);
// @34:158
  INBUF SD_DET_ibuf (
	.Y(SD_DET_c),
	.PAD(SD_DET)
);
// @34:173
  OUTBUF ADC_MCLK_obuf (
	.PAD(ADC_MCLK),
	.D(ADC_MCLK_c)
);
// @34:180
  OUTBUF CSI1_PWND_obuf (
	.PAD(CSI1_PWND),
	.D(VCC)
);
// @34:184
  OUTBUF M2_W_DISABLE1_obuf (
	.PAD(M2_W_DISABLE1),
	.D(GND)
);
// @34:185
  OUTBUF M2_W_DISABLE2_obuf (
	.PAD(M2_W_DISABLE2),
	.D(GND)
);
// @34:188
  OUTBUF PHY_RSTn_obuf (
	.PAD(PHY_RSTn),
	.D(USB0_RESETB_c)
);
// @34:196
  OUTBUF USB0_RESETB_obuf (
	.PAD(USB0_RESETB),
	.D(USB0_RESETB_c)
);
// @34:198
  OUTBUF VIO_ENABLE_obuf (
	.PAD(VIO_ENABLE),
	.D(VIO_ENABLE_c)
);
// @34:686
  BVF_RISCV_SUBSYSTEM BVF_RISCV_SUBSYSTEM_inst_0 (
	.DM(DM[3:0]),
	.CA(CA[5:0]),
	.DQ(DQ[31:0]),
	.CAPE_GPIO_IN(CAPE_GPIO_IN[27:0]),
	.BVF_RISCV_SUBSYSTEM_GPIO_2_M2F({BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[27:6], N_183, BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[4:0]}),
	.BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F({BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[27:6], N_184, BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[4:0]}),
	.DQS_N(DQS_N[3:0]),
	.DQS(DQS[3:0]),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[31:0]),
	.iPSELS_0_a2_2_0(BVF_RISCV_SUBSYSTEM_inst_0_FIC3_INITIATOR_inst_0_FIC3_INITIATOR_0_iPSELS_0_a2_2[1]),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0(BVF_RISCV_SUBSYSTEM_inst_0_PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR[28]),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[31:0]),
	.ADC_CSn(ADC_CSn),
	.USB0_DATA7(USB0_DATA7),
	.EMMC_DATA7(EMMC_DATA7),
	.USB0_STP(USB0_STP),
	.I2C_1_SCL(I2C_1_SCL),
	.EMMC_DATA1(EMMC_DATA1),
	.EMMC_CMD(EMMC_CMD),
	.USB0_DATA4(USB0_DATA4),
	.USB0_DATA1(USB0_DATA1),
	.USB0_OCn(USB0_OCn),
	.EMMC_DATA4(EMMC_DATA4),
	.UART0_RXD(UART0_RXD),
	.ADC_SCK(ADC_SCK),
	.EMMC_DATA6(EMMC_DATA6),
	.USB0_DATA3(USB0_DATA3),
	.I2C_1_SDA(I2C_1_SDA),
	.EMMC_DATA0(EMMC_DATA0),
	.EMMC_DATA2(EMMC_DATA2),
	.USB0_DIR(USB0_DIR),
	.USB0_DATA0(USB0_DATA0),
	.USB0_DATA6(USB0_DATA6),
	.ADC_MISO(ADC_MISO),
	.EMMC_DATA3(EMMC_DATA3),
	.RESET_N(RESET_N),
	.UART0_TXD(UART0_TXD),
	.PHY_MDC(PHY_MDC),
	.ADC_IRQn(ADC_IRQn),
	.ODT(ODT),
	.PHY_MDIO(PHY_MDIO),
	.ADC_MOSI(ADC_MOSI),
	.USER_BUTTON(USER_BUTTON),
	.EMMC_CLK(EMMC_CLK),
	.USB0_DATA2(USB0_DATA2),
	.EMMC_STRB(EMMC_STRB),
	.SD_CARD_CS(SD_CARD_CS),
	.EMMC_RSTN(EMMC_RSTN),
	.USB0_NXT(USB0_NXT),
	.USB0_CLK(USB0_CLK),
	.CS(CS),
	.CKE(CKE),
	.USB0_DATA5(USB0_DATA5),
	.EMMC_DATA5(EMMC_DATA5),
	.prdata18(CAPE_inst_0_apb_ctrl_status_0_prdata18),
	.I_MSS_RNI8BQU_1(I_MSS_RNI8BQU_1),
	.prdata16(CAPE_inst_0_apb_ctrl_status_0_prdata16),
	.SGMII_RX1_N(SGMII_RX1_N),
	.SGMII_RX1_P(SGMII_RX1_P),
	.SGMII_RX0_N(SGMII_RX0_N),
	.SGMII_RX0_P(SGMII_RX0_P),
	.REFCLK_N(REFCLK_N),
	.REFCLK(REFCLK),
	.CLOCKS_AND_RESETS_FIC_0_ACLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.CLOCKS_AND_RESETS_FIC_1_ACLK(CLOCKS_AND_RESETS_FIC_1_ACLK),
	.CLOCKS_AND_RESETS_FIC_2_ACLK(CLOCKS_AND_RESETS_FIC_2_ACLK),
	.SD_DET_c(SD_DET_c),
	.PHY_INTn_c(PHY_INTn_c),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE),
	.VIO_ENABLE_c(VIO_ENABLE_c),
	.BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F(BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F),
	.SGMII_TX0_N(SGMII_TX0_N),
	.SGMII_TX0_P(SGMII_TX0_P),
	.CK_N(CK_N),
	.CK(CK),
	.SGMII_TX1_N(SGMII_TX1_N),
	.SGMII_TX1_P(SGMII_TX1_P),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE),
	.dff(CLOCKS_AND_RESETS_inst_0_FIC_3_RESET_0_CORERESET_0_dff),
	.CLOCKS_AND_RESETS_FIC_3_PCLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx(BVF_RISCV_SUBSYSTEM_inst_0_PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx),
	.iPRDATA27(BVF_RISCV_SUBSYSTEM_inst_0_FIC3_INITIATOR_inst_0_FIC3_INITIATOR_0_u_mux_p_to_b3_iPRDATA27),
	.BVF_RISCV_SUBSYSTEM_MSS_DLL_LOCKS(BVF_RISCV_SUBSYSTEM_MSS_DLL_LOCKS),
	.P9_19(P9_19),
	.P9_20(P9_20)
);
// @34:1012
  CAPE CAPE_inst_0 (
	.CAPE_GPIO_IN(CAPE_GPIO_IN[27:0]),
	.BVF_RISCV_SUBSYSTEM_GPIO_2_M2F({BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[27:6], N_187, BVF_RISCV_SUBSYSTEM_GPIO_2_M2F[4:0]}),
	.BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F({BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[27:6], N_188, BVF_RISCV_SUBSYSTEM_GPIO_2_OE_M2F[4:0]}),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PRDATA[31:0]),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWDATA[31:0]),
	.iPSELS_0_a2_2_0(BVF_RISCV_SUBSYSTEM_inst_0_FIC3_INITIATOR_inst_0_FIC3_INITIATOR_0_iPSELS_0_a2_2[1]),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR_0(BVF_RISCV_SUBSYSTEM_inst_0_PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR[28]),
	.P9_42(P9_42),
	.P9_41(P9_41),
	.P9_31(P9_31),
	.P9_30(P9_30),
	.P9_29(P9_29),
	.P9_28(P9_28),
	.P9_27(P9_27),
	.P9_26(P9_26),
	.P9_25(P9_25),
	.P9_24(P9_24),
	.P9_23(P9_23),
	.P9_22(P9_22),
	.P9_21(P9_21),
	.P9_18(P9_18),
	.P9_17(P9_17),
	.P9_16(P9_16),
	.P9_15(P9_15),
	.P9_14(P9_14),
	.P9_13(P9_13),
	.P9_12(P9_12),
	.P9_11(P9_11),
	.P8_46(P8_46),
	.P8_45(P8_45),
	.P8_44(P8_44),
	.P8_43(P8_43),
	.P8_42(P8_42),
	.P8_41(P8_41),
	.P8_40(P8_40),
	.P8_39(P8_39),
	.P8_38(P8_38),
	.P8_37(P8_37),
	.P8_36(P8_36),
	.P8_35(P8_35),
	.P8_34(P8_34),
	.P8_33(P8_33),
	.P8_32(P8_32),
	.P8_31(P8_31),
	.P8_30(P8_30),
	.P8_29(P8_29),
	.P8_28(P8_28),
	.P8_27(P8_27),
	.P8_26(P8_26),
	.P8_25(P8_25),
	.P8_24(P8_24),
	.P8_23(P8_23),
	.P8_22(P8_22),
	.P8_21(P8_21),
	.P8_20(P8_20),
	.P8_19(P8_19),
	.P8_18(P8_18),
	.P8_17(P8_17),
	.P8_16(P8_16),
	.P8_15(P8_15),
	.P8_14(P8_14),
	.P8_13(P8_13),
	.P8_12(P8_12),
	.P8_11(P8_11),
	.P8_10(P8_10),
	.P8_9(P8_9),
	.P8_8(P8_8),
	.P8_7(P8_7),
	.P8_6(P8_6),
	.P8_5(P8_5),
	.P8_4(P8_4),
	.P8_3(P8_3),
	.I_MSS_RNI8BQU_1(I_MSS_RNI8BQU_1),
	.dff(CLOCKS_AND_RESETS_inst_0_FIC_3_RESET_0_CORERESET_0_dff),
	.CLOCKS_AND_RESETS_FIC_3_PCLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx(BVF_RISCV_SUBSYSTEM_inst_0_PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PWRITE),
	.prdata16(CAPE_inst_0_apb_ctrl_status_0_prdata16),
	.prdata18(CAPE_inst_0_apb_ctrl_status_0_prdata18),
	.BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE(BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PENABLE),
	.iPRDATA27(BVF_RISCV_SUBSYSTEM_inst_0_FIC3_INITIATOR_inst_0_FIC3_INITIATOR_0_u_mux_p_to_b3_iPRDATA27)
);
// @34:1098
  CLOCKS_AND_RESETS CLOCKS_AND_RESETS_inst_0 (
	.ADC_MCLK_c(ADC_MCLK_c),
	.CLOCKS_AND_RESETS_FIC_2_ACLK(CLOCKS_AND_RESETS_FIC_2_ACLK),
	.CLOCKS_AND_RESETS_FIC_1_ACLK(CLOCKS_AND_RESETS_FIC_1_ACLK),
	.dff(CLOCKS_AND_RESETS_inst_0_FIC_3_RESET_0_CORERESET_0_dff),
	.CLOCKS_AND_RESETS_FIC_3_PCLK(CLOCKS_AND_RESETS_FIC_3_PCLK),
	.BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F(BVF_RISCV_SUBSYSTEM_MSS_RESET_N_M2F),
	.USB0_RESETB_c(USB0_RESETB_c),
	.CLOCKS_AND_RESETS_FIC_0_ACLK(CLOCKS_AND_RESETS_FIC_0_ACLK),
	.BVF_RISCV_SUBSYSTEM_MSS_DLL_LOCKS(BVF_RISCV_SUBSYSTEM_MSS_DLL_LOCKS)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MY_CUSTOM_FPGA_DESIGN_2C5C164A */

