{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1401299702864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401299702864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 19:55:02 2014 " "Processing started: Wed May 28 19:55:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401299702864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1401299702864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projekat -c Projekat " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projekat -c Projekat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1401299702865 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1401299703409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kes/instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kes/instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_cache_mem-behavior " "Found design unit 1: instruction_cache_mem-behavior" {  } { { "KES/INSTRUCTION.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/INSTRUCTION.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704335 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache_mem " "Found entity 1: instruction_cache_mem" {  } { { "KES/INSTRUCTION.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/INSTRUCTION.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kes/data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kes/data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem-behavior " "Found design unit 1: Data_Mem-behavior" {  } { { "KES/DATA.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/DATA.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704342 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "KES/DATA.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/DATA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kes/arbitrary.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kes/arbitrary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arbitrary-behavior " "Found design unit 1: Arbitrary-behavior" {  } { { "KES/Arbitrary.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/Arbitrary.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704348 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arbitrary " "Found entity 1: Arbitrary" {  } { { "KES/Arbitrary.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/Arbitrary.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_phase/if_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_phase/if_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PHASE-structural " "Found design unit 1: IF_PHASE-structural" {  } { { "IF_PHASE/IF_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PHASE.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704355 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PHASE " "Found entity 1: IF_PHASE" {  } { { "IF_PHASE/IF_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PHASE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_phase/if_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_phase/if_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PC-Behavioral " "Found design unit 1: IF_PC-Behavioral" {  } { { "IF_PHASE/IF_PC.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PC.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704362 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PC " "Found entity 1: IF_PC" {  } { { "IF_PHASE/IF_PC.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_phase/if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_phase/if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-behavioral " "Found design unit 1: IF_ID-behavioral" {  } { { "IF_PHASE/IF_ID.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_ID.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704369 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_PHASE/IF_ID.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_phase/id_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_phase/id_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_file-behavioral " "Found design unit 1: Reg_file-behavioral" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_file " "Found entity 1: Reg_file" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_phase/id_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_phase/id_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_PHASE-structural " "Found design unit 1: ID_PHASE-structural" {  } { { "ID_PHASE/ID_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_PHASE.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704381 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_PHASE " "Found entity 1: ID_PHASE" {  } { { "ID_PHASE/ID_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_PHASE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_phase/id_opdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_phase/id_opdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_OPDecode-behavioral " "Found design unit 1: ID_OPDecode-behavioral" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704388 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_OPDecode " "Found entity 1: ID_OPDecode" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_phase/id_exe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_phase/id_exe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EXE-behavioral " "Found design unit 1: ID_EXE-behavioral" {  } { { "ID_PHASE/ID_EXE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_EXE.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704394 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE " "Found entity 1: ID_EXE" {  } { { "ID_PHASE/ID_EXE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_EXE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB-behavioral " "Found design unit 1: SUB-behavioral" {  } { { "EXE_PHASE/SUB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/SUB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704459 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "EXE_PHASE/SUB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/SUB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/loadstore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/loadstore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LoadStore-behavioral " "Found design unit 1: LoadStore-behavioral" {  } { { "EXE_PHASE/LoadStore.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/LoadStore.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704469 ""} { "Info" "ISGN_ENTITY_NAME" "1 LoadStore " "Found entity 1: LoadStore" {  } { { "EXE_PHASE/LoadStore.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/LoadStore.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/immedopextension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/immedopextension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImmedOp-arch " "Found design unit 1: ImmedOp-arch" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704479 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImmedOp " "Found entity 1: ImmedOp" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/exe_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/exe_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_PHASE-structural " "Found design unit 1: EXE_PHASE-structural" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704490 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXE_PHASE " "Found entity 1: EXE_PHASE" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/csr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSR-Behavioral " "Found design unit 1: CSR-Behavioral" {  } { { "EXE_PHASE/CSR.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/CSR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704525 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSR " "Found entity 1: CSR" {  } { { "EXE_PHASE/CSR.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/CSR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/bblinstr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/bblinstr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BBL-behavioral " "Found design unit 1: BBL-behavioral" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704530 ""} { "Info" "ISGN_ENTITY_NAME" "1 BBL " "Found entity 1: BBL" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704537 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-behavioral " "Found design unit 1: ADD-behavioral" {  } { { "EXE_PHASE/ADD.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ADD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704544 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "EXE_PHASE/ADD.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ADD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/package - instr_type.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/package - instr_type.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pack " "Found design unit 1: Pack" {  } { { "CPU/Package - instr_type.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/Package - instr_type.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipeline-pipe " "Found design unit 1: Pipeline-pipe" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704559 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_phase/exe_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_phase/exe_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_MEM-behavioral " "Found design unit 1: EXE_MEM-behavioral" {  } { { "EXE_PHASE/EXE_MEM.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_MEM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704566 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM " "Found entity 1: EXE_MEM" {  } { { "EXE_PHASE/EXE_MEM.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_MEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_phase/mem_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_phase/mem_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_PHASE-structural " "Found design unit 1: MEM_PHASE-structural" {  } { { "MEM_PHASE/MEM_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/MEM_PHASE/MEM_PHASE.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704574 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_PHASE " "Found entity 1: MEM_PHASE" {  } { { "MEM_PHASE/MEM_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/MEM_PHASE/MEM_PHASE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_phase/mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_phase/mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB-behavioral " "Found design unit 1: MEM_WB-behavioral" {  } { { "MEM_PHASE/MEM_WB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/MEM_PHASE/MEM_WB.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704579 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_PHASE/MEM_WB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/MEM_PHASE/MEM_WB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299704579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299704579 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline " "Elaborating entity \"Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1401299704694 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "req_exe CPU.vhd(165) " "VHDL Signal Declaration warning at CPU.vhd(165): used implicit default value for signal \"req_exe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 165 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1401299704698 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_exe CPU.vhd(165) " "Verilog HDL or VHDL warning at CPU.vhd(165): object \"ack_exe\" assigned a value but never read" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1401299704698 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Load_out_EXE CPU.vhd(172) " "Verilog HDL or VHDL warning at CPU.vhd(172): object \"Load_out_EXE\" assigned a value but never read" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1401299704698 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IRoutEXE CPU.vhd(173) " "Verilog HDL or VHDL warning at CPU.vhd(173): object \"IRoutEXE\" assigned a value but never read" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1401299704698 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUout_EXE CPU.vhd(174) " "Verilog HDL or VHDL warning at CPU.vhd(174): object \"ALUout_EXE\" assigned a value but never read" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1401299704698 "|Pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PHASE IF_PHASE:IF_faza " "Elaborating entity \"IF_PHASE\" for hierarchy \"IF_PHASE:IF_faza\"" {  } { { "CPU/CPU.vhd" "IF_faza" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC IF_PHASE:IF_faza\|IF_PC:IF_PC_reg " "Elaborating entity \"IF_PC\" for hierarchy \"IF_PHASE:IF_faza\|IF_PC:IF_PC_reg\"" {  } { { "IF_PHASE/IF_PHASE.vhd" "IF_PC_reg" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PHASE.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704707 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "brnc_cond_in IF_PC.vhd(35) " "VHDL Process Statement warning at IF_PC.vhd(35): signal \"brnc_cond_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_PHASE/IF_PC.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PC.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704710 "|Pipeline|IF_PHASE:IF_faza|IF_PC:IF_PC_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBL_flag_in IF_PC.vhd(35) " "VHDL Process Statement warning at IF_PC.vhd(35): signal \"BBL_flag_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_PHASE/IF_PC.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PC.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704710 "|Pipeline|IF_PHASE:IF_faza|IF_PC:IF_PC_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JMPaddr IF_PC.vhd(37) " "VHDL Process Statement warning at IF_PC.vhd(37): signal \"JMPaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_PHASE/IF_PC.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PC.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704710 "|Pipeline|IF_PHASE:IF_faza|IF_PC:IF_PC_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT IF_PC.vhd(43) " "VHDL Process Statement warning at IF_PC.vhd(43): signal \"INIT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_PHASE/IF_PC.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PC.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704710 "|Pipeline|IF_PHASE:IF_faza|IF_PC:IF_PC_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_cache_mem IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem " "Elaborating entity \"instruction_cache_mem\" for hierarchy \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\"" {  } { { "IF_PHASE/IF_PHASE.vhd" "instruction_mem" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PHASE.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_PHASE:IF_faza\|IF_ID:IF_ID_stanglica " "Elaborating entity \"IF_ID\" for hierarchy \"IF_PHASE:IF_faza\|IF_ID:IF_ID_stanglica\"" {  } { { "IF_PHASE/IF_PHASE.vhd" "IF_ID_stanglica" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PHASE.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_PHASE ID_PHASE:ID_faza " "Elaborating entity \"ID_PHASE\" for hierarchy \"ID_PHASE:ID_faza\"" {  } { { "CPU/CPU.vhd" "ID_faza" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_file ID_PHASE:ID_faza\|Reg_file:RegFile " "Elaborating entity \"Reg_file\" for hierarchy \"ID_PHASE:ID_faza\|Reg_file:RegFile\"" {  } { { "ID_PHASE/ID_PHASE.vhd" "RegFile" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_PHASE.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704735 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ID_RegFile.vhd(97) " "VHDL Process Statement warning at ID_RegFile.vhd(97): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704748 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_Rn ID_RegFile.vhd(97) " "VHDL Process Statement warning at ID_RegFile.vhd(97): signal \"rd_addr_Rn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704748 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ID_RegFile.vhd(98) " "VHDL Process Statement warning at ID_RegFile.vhd(98): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704748 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_Rd ID_RegFile.vhd(98) " "VHDL Process Statement warning at ID_RegFile.vhd(98): signal \"rd_addr_Rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704749 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ID_RegFile.vhd(99) " "VHDL Process Statement warning at ID_RegFile.vhd(99): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704749 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_Rm ID_RegFile.vhd(99) " "VHDL Process Statement warning at ID_RegFile.vhd(99): signal \"rd_addr_Rm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704749 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ID_RegFile.vhd(100) " "VHDL Process Statement warning at ID_RegFile.vhd(100): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704749 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_Rs ID_RegFile.vhd(100) " "VHDL Process Statement warning at ID_RegFile.vhd(100): signal \"rd_addr_Rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704749 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_addr_Rn ID_RegFile.vhd(47) " "VHDL Process Statement warning at ID_RegFile.vhd(47): inferring latch(es) for signal or variable \"rd_addr_Rn\", which holds its previous value in one or more paths through the process" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704750 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_addr_Rd ID_RegFile.vhd(47) " "VHDL Process Statement warning at ID_RegFile.vhd(47): inferring latch(es) for signal or variable \"rd_addr_Rd\", which holds its previous value in one or more paths through the process" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704750 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_addr_Rm ID_RegFile.vhd(47) " "VHDL Process Statement warning at ID_RegFile.vhd(47): inferring latch(es) for signal or variable \"rd_addr_Rm\", which holds its previous value in one or more paths through the process" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704750 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_addr_Rs ID_RegFile.vhd(47) " "VHDL Process Statement warning at ID_RegFile.vhd(47): inferring latch(es) for signal or variable \"rd_addr_Rs\", which holds its previous value in one or more paths through the process" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704750 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rs\[0\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rs\[0\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704750 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rs\[1\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rs\[1\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704750 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rs\[2\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rs\[2\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704750 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rs\[3\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rs\[3\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704750 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rm\[0\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rm\[0\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704751 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rm\[1\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rm\[1\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704751 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rm\[2\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rm\[2\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704751 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rm\[3\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rm\[3\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704751 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rd\[0\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rd\[0\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704751 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rd\[1\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rd\[1\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704751 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rd\[2\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rd\[2\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704752 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rd\[3\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rd\[3\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704752 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rn\[0\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rn\[0\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704752 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rn\[1\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rn\[1\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704752 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rn\[2\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rn\[2\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704752 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_Rn\[3\] ID_RegFile.vhd(47) " "Inferred latch for \"rd_addr_Rn\[3\]\" at ID_RegFile.vhd(47)" {  } { { "ID_PHASE/ID_RegFile.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_RegFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704752 "|Pipeline|ID_PHASE:ID_faza|Reg_file:RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_OPDecode ID_PHASE:ID_faza\|ID_OPDecode:OPDecode " "Elaborating entity \"ID_OPDecode\" for hierarchy \"ID_PHASE:ID_faza\|ID_OPDecode:OPDecode\"" {  } { { "ID_PHASE/ID_PHASE.vhd" "OPDecode" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_PHASE.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704757 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instruction ID_OPDecode.vhd(25) " "VHDL Process Statement warning at ID_OPDecode.vhd(25): inferring latch(es) for signal or variable \"instruction\", which holds its previous value in one or more paths through the process" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704760 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.S ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.S\" at ID_OPDecode.vhd(25)" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704760 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.BBL ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.BBL\" at ID_OPDecode.vhd(25)" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704760 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.LS ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.LS\" at ID_OPDecode.vhd(25)" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704760 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.DP_I ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.DP_I\" at ID_OPDecode.vhd(25)" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704761 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.DP_R ID_OPDecode.vhd(25) " "Inferred latch for \"instruction.DP_R\" at ID_OPDecode.vhd(25)" {  } { { "ID_PHASE/ID_OPDecode.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_OPDecode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704761 "|Pipeline|ID_PHASE:ID_faza|ID_OPDecode:OPDecode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE ID_PHASE:ID_faza\|ID_EXE:ID_EXE_stanglica " "Elaborating entity \"ID_EXE\" for hierarchy \"ID_PHASE:ID_faza\|ID_EXE:ID_EXE_stanglica\"" {  } { { "ID_PHASE/ID_PHASE.vhd" "ID_EXE_stanglica" { Text "C:/Users/Nikola/Desktop/Projekat/ID_PHASE/ID_PHASE.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_PHASE EXE_PHASE:EXE_faza " "Elaborating entity \"EXE_PHASE\" for hierarchy \"EXE_PHASE:EXE_faza\"" {  } { { "CPU/CPU.vhd" "EXE_faza" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE_PHASE:EXE_faza\|ALU:ALU_comp " "Elaborating entity \"ALU\" for hierarchy \"EXE_PHASE:EXE_faza\|ALU:ALU_comp\"" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "ALU_comp" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704852 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP_flag ALU.vhd(135) " "VHDL Process Statement warning at ALU.vhd(135): signal \"DP_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704860 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP_R_in ALU.vhd(139) " "VHDL Process Statement warning at ALU.vhd(139): signal \"DP_R_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704861 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f ALU.vhd(143) " "VHDL Process Statement warning at ALU.vhd(143): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704861 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f ALU.vhd(145) " "VHDL Process Statement warning at ALU.vhd(145): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704861 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f ALU.vhd(149) " "VHDL Process Statement warning at ALU.vhd(149): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704861 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f ALU.vhd(151) " "VHDL Process Statement warning at ALU.vhd(151): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704861 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f ALU.vhd(155) " "VHDL Process Statement warning at ALU.vhd(155): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704861 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f ALU.vhd(157) " "VHDL Process Statement warning at ALU.vhd(157): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704862 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP_I_in ALU.vhd(163) " "VHDL Process Statement warning at ALU.vhd(163): signal \"DP_I_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704862 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(176) " "VHDL Process Statement warning at ALU.vhd(176): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704862 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(176) " "VHDL Process Statement warning at ALU.vhd(176): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704862 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(201) " "VHDL Process Statement warning at ALU.vhd(201): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704862 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(203) " "VHDL Process Statement warning at ALU.vhd(203): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704862 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(212) " "VHDL Process Statement warning at ALU.vhd(212): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704863 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(217) " "VHDL Process Statement warning at ALU.vhd(217): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704863 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704863 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704863 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_PC ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"dest_PC\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704863 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704863 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vout ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"vout\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704864 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "swapAtoB ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"swapAtoB\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704864 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addrAtoB ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"addrAtoB\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704864 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "swapBtoA ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"swapBtoA\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704864 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addrBtoA ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"addrBtoA\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704864 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zout ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"zout\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704864 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nout ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"nout\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704865 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704865 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ALU.vhd(127) " "Inferred latch for \"output\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704865 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ALU.vhd(127) " "Inferred latch for \"output\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704865 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ALU.vhd(127) " "Inferred latch for \"output\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704865 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ALU.vhd(127) " "Inferred latch for \"output\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704865 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ALU.vhd(127) " "Inferred latch for \"output\[4\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704866 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ALU.vhd(127) " "Inferred latch for \"output\[5\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704866 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ALU.vhd(127) " "Inferred latch for \"output\[6\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704866 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ALU.vhd(127) " "Inferred latch for \"output\[7\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704866 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] ALU.vhd(127) " "Inferred latch for \"output\[8\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704866 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] ALU.vhd(127) " "Inferred latch for \"output\[9\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704866 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] ALU.vhd(127) " "Inferred latch for \"output\[10\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704867 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] ALU.vhd(127) " "Inferred latch for \"output\[11\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704867 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] ALU.vhd(127) " "Inferred latch for \"output\[12\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704867 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] ALU.vhd(127) " "Inferred latch for \"output\[13\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704867 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] ALU.vhd(127) " "Inferred latch for \"output\[14\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704867 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] ALU.vhd(127) " "Inferred latch for \"output\[15\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704867 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[16\] ALU.vhd(127) " "Inferred latch for \"output\[16\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704867 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[17\] ALU.vhd(127) " "Inferred latch for \"output\[17\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704868 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[18\] ALU.vhd(127) " "Inferred latch for \"output\[18\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704868 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[19\] ALU.vhd(127) " "Inferred latch for \"output\[19\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704868 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[20\] ALU.vhd(127) " "Inferred latch for \"output\[20\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704868 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[21\] ALU.vhd(127) " "Inferred latch for \"output\[21\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704868 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[22\] ALU.vhd(127) " "Inferred latch for \"output\[22\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704868 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[23\] ALU.vhd(127) " "Inferred latch for \"output\[23\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704869 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[24\] ALU.vhd(127) " "Inferred latch for \"output\[24\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704869 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[25\] ALU.vhd(127) " "Inferred latch for \"output\[25\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704869 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[26\] ALU.vhd(127) " "Inferred latch for \"output\[26\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704869 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[27\] ALU.vhd(127) " "Inferred latch for \"output\[27\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704869 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[28\] ALU.vhd(127) " "Inferred latch for \"output\[28\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704869 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[29\] ALU.vhd(127) " "Inferred latch for \"output\[29\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704869 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[30\] ALU.vhd(127) " "Inferred latch for \"output\[30\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704870 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[31\] ALU.vhd(127) " "Inferred latch for \"output\[31\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704870 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nout ALU.vhd(127) " "Inferred latch for \"nout\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704870 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zout ALU.vhd(127) " "Inferred latch for \"zout\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704870 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrBtoA\[0\] ALU.vhd(127) " "Inferred latch for \"addrBtoA\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704870 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrBtoA\[1\] ALU.vhd(127) " "Inferred latch for \"addrBtoA\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704870 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrBtoA\[2\] ALU.vhd(127) " "Inferred latch for \"addrBtoA\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704871 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrBtoA\[3\] ALU.vhd(127) " "Inferred latch for \"addrBtoA\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704871 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[0\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704871 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[1\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704871 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[2\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704871 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[3\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704871 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[4\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[4\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704871 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[5\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[5\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704872 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[6\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[6\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704872 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[7\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[7\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704872 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[8\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[8\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704872 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[9\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[9\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704872 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[10\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[10\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704872 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[11\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[11\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704872 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[12\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[12\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704873 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[13\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[13\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704873 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[14\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[14\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704873 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[15\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[15\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704873 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[16\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[16\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704873 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[17\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[17\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704873 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[18\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[18\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704874 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[19\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[19\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704874 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[20\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[20\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704874 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[21\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[21\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704874 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[22\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[22\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704874 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[23\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[23\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704874 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[24\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[24\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704874 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[25\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[25\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704874 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[26\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[26\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704875 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[27\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[27\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704875 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[28\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[28\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704875 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[29\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[29\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704875 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[30\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[30\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704875 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapBtoA\[31\] ALU.vhd(127) " "Inferred latch for \"swapBtoA\[31\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704875 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrAtoB\[0\] ALU.vhd(127) " "Inferred latch for \"addrAtoB\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704876 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrAtoB\[1\] ALU.vhd(127) " "Inferred latch for \"addrAtoB\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704876 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrAtoB\[2\] ALU.vhd(127) " "Inferred latch for \"addrAtoB\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704876 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrAtoB\[3\] ALU.vhd(127) " "Inferred latch for \"addrAtoB\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704876 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[0\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704876 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[1\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704876 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[2\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704876 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[3\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704877 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[4\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[4\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704877 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[5\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[5\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704877 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[6\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[6\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704877 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[7\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[7\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704877 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[8\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[8\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704877 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[9\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[9\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704878 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[10\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[10\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704878 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[11\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[11\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704878 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[12\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[12\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704878 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[13\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[13\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704878 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[14\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[14\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704878 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[15\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[15\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704878 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[16\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[16\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704879 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[17\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[17\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704879 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[18\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[18\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704879 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[19\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[19\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704879 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[20\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[20\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704879 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[21\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[21\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704879 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[22\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[22\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704879 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[23\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[23\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704880 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[24\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[24\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704880 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[25\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[25\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704880 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[26\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[26\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704880 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[27\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[27\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704880 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[28\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[28\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704880 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[29\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[29\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704881 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[30\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[30\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704881 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "swapAtoB\[31\] ALU.vhd(127) " "Inferred latch for \"swapAtoB\[31\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704881 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vout ALU.vhd(127) " "Inferred latch for \"vout\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704881 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout ALU.vhd(127) " "Inferred latch for \"cout\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704881 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_PC ALU.vhd(127) " "Inferred latch for \"dest_PC\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704881 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] ALU.vhd(127) " "Inferred latch for \"a\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704881 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] ALU.vhd(127) " "Inferred latch for \"a\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704882 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] ALU.vhd(127) " "Inferred latch for \"a\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704882 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] ALU.vhd(127) " "Inferred latch for \"a\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704882 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] ALU.vhd(127) " "Inferred latch for \"a\[4\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704882 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] ALU.vhd(127) " "Inferred latch for \"a\[5\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704882 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] ALU.vhd(127) " "Inferred latch for \"a\[6\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704882 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] ALU.vhd(127) " "Inferred latch for \"a\[7\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704883 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] ALU.vhd(127) " "Inferred latch for \"a\[8\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704883 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] ALU.vhd(127) " "Inferred latch for \"a\[9\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704883 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] ALU.vhd(127) " "Inferred latch for \"a\[10\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704883 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] ALU.vhd(127) " "Inferred latch for \"a\[11\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704883 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] ALU.vhd(127) " "Inferred latch for \"a\[12\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704883 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] ALU.vhd(127) " "Inferred latch for \"a\[13\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704883 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] ALU.vhd(127) " "Inferred latch for \"a\[14\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704883 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] ALU.vhd(127) " "Inferred latch for \"a\[15\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704884 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] ALU.vhd(127) " "Inferred latch for \"a\[16\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704884 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] ALU.vhd(127) " "Inferred latch for \"a\[17\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704884 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] ALU.vhd(127) " "Inferred latch for \"a\[18\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704884 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] ALU.vhd(127) " "Inferred latch for \"a\[19\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704884 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] ALU.vhd(127) " "Inferred latch for \"a\[20\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704884 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] ALU.vhd(127) " "Inferred latch for \"a\[21\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704884 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] ALU.vhd(127) " "Inferred latch for \"a\[22\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704884 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] ALU.vhd(127) " "Inferred latch for \"a\[23\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704884 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] ALU.vhd(127) " "Inferred latch for \"a\[24\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704884 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] ALU.vhd(127) " "Inferred latch for \"a\[25\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704885 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] ALU.vhd(127) " "Inferred latch for \"a\[26\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704885 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] ALU.vhd(127) " "Inferred latch for \"a\[27\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704885 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] ALU.vhd(127) " "Inferred latch for \"a\[28\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704885 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] ALU.vhd(127) " "Inferred latch for \"a\[29\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704885 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] ALU.vhd(127) " "Inferred latch for \"a\[30\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704885 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] ALU.vhd(127) " "Inferred latch for \"a\[31\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704885 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] ALU.vhd(127) " "Inferred latch for \"b\[0\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704885 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] ALU.vhd(127) " "Inferred latch for \"b\[1\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704886 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] ALU.vhd(127) " "Inferred latch for \"b\[2\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704886 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] ALU.vhd(127) " "Inferred latch for \"b\[3\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704886 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] ALU.vhd(127) " "Inferred latch for \"b\[4\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704886 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] ALU.vhd(127) " "Inferred latch for \"b\[5\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704886 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] ALU.vhd(127) " "Inferred latch for \"b\[6\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704886 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] ALU.vhd(127) " "Inferred latch for \"b\[7\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704887 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] ALU.vhd(127) " "Inferred latch for \"b\[8\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704887 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] ALU.vhd(127) " "Inferred latch for \"b\[9\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704887 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] ALU.vhd(127) " "Inferred latch for \"b\[10\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704887 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] ALU.vhd(127) " "Inferred latch for \"b\[11\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704887 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] ALU.vhd(127) " "Inferred latch for \"b\[12\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704887 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] ALU.vhd(127) " "Inferred latch for \"b\[13\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704887 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] ALU.vhd(127) " "Inferred latch for \"b\[14\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704887 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] ALU.vhd(127) " "Inferred latch for \"b\[15\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704887 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] ALU.vhd(127) " "Inferred latch for \"b\[16\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704888 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] ALU.vhd(127) " "Inferred latch for \"b\[17\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704888 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] ALU.vhd(127) " "Inferred latch for \"b\[18\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704888 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] ALU.vhd(127) " "Inferred latch for \"b\[19\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704888 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] ALU.vhd(127) " "Inferred latch for \"b\[20\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704888 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] ALU.vhd(127) " "Inferred latch for \"b\[21\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704888 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] ALU.vhd(127) " "Inferred latch for \"b\[22\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704888 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] ALU.vhd(127) " "Inferred latch for \"b\[23\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704888 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] ALU.vhd(127) " "Inferred latch for \"b\[24\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704888 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] ALU.vhd(127) " "Inferred latch for \"b\[25\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704889 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] ALU.vhd(127) " "Inferred latch for \"b\[26\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704889 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] ALU.vhd(127) " "Inferred latch for \"b\[27\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704889 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] ALU.vhd(127) " "Inferred latch for \"b\[28\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704889 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] ALU.vhd(127) " "Inferred latch for \"b\[29\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704889 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] ALU.vhd(127) " "Inferred latch for \"b\[30\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704889 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] ALU.vhd(127) " "Inferred latch for \"b\[31\]\" at ALU.vhd(127)" {  } { { "EXE_PHASE/ALU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704889 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD EXE_PHASE:EXE_faza\|ALU:ALU_comp\|ADD:ADDd " "Elaborating entity \"ADD\" for hierarchy \"EXE_PHASE:EXE_faza\|ALU:ALU_comp\|ADD:ADDd\"" {  } { { "EXE_PHASE/ALU.vhd" "ADDd" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704892 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum ADD.vhd(32) " "VHDL Process Statement warning at ADD.vhd(32): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ADD.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ADD.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704894 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|ADD:ADDd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum ADD.vhd(33) " "VHDL Process Statement warning at ADD.vhd(33): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ADD.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ADD.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704894 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|ADD:ADDd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum ADD.vhd(34) " "VHDL Process Statement warning at ADD.vhd(34): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ADD.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ADD.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704895 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|ADD:ADDd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum ADD.vhd(35) " "VHDL Process Statement warning at ADD.vhd(35): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/ADD.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ADD.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704895 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|ADD:ADDd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB EXE_PHASE:EXE_faza\|ALU:ALU_comp\|SUB:SUBb " "Elaborating entity \"SUB\" for hierarchy \"EXE_PHASE:EXE_faza\|ALU:ALU_comp\|SUB:SUBb\"" {  } { { "EXE_PHASE/ALU.vhd" "SUBb" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ALU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704900 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum SUB.vhd(32) " "VHDL Process Statement warning at SUB.vhd(32): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/SUB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/SUB.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704902 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|SUB:SUBb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum SUB.vhd(33) " "VHDL Process Statement warning at SUB.vhd(33): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/SUB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/SUB.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704902 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|SUB:SUBb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum SUB.vhd(34) " "VHDL Process Statement warning at SUB.vhd(34): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/SUB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/SUB.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704902 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|SUB:SUBb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_sum SUB.vhd(35) " "VHDL Process Statement warning at SUB.vhd(35): signal \"i_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/SUB.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/SUB.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704902 "|Pipeline|EXE_PHASE:EXE_faza|ALU:ALU_comp|SUB:SUBb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSR EXE_PHASE:EXE_faza\|CSR:CSR_comp " "Elaborating entity \"CSR\" for hierarchy \"EXE_PHASE:EXE_faza\|CSR:CSR_comp\"" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "CSR_comp" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704908 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input CSR.vhd(33) " "VHDL Process Statement warning at CSR.vhd(33): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/CSR.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/CSR.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704910 "|Pipeline|EXE_PHASE:EXE_faza|CSR:CSR_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CSRreg CSR.vhd(41) " "VHDL Process Statement warning at CSR.vhd(41): signal \"CSRreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/CSR.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/CSR.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704910 "|Pipeline|EXE_PHASE:EXE_faza|CSR:CSR_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmedOp EXE_PHASE:EXE_faza\|ImmedOp:ImmedOp_comp " "Elaborating entity \"ImmedOp\" for hierarchy \"EXE_PHASE:EXE_faza\|ImmedOp:ImmedOp_comp\"" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "ImmedOp_comp" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704913 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[0\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[0\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704915 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[1\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[1\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704915 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[2\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[2\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704915 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[3\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[3\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704915 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[4\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[4\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704916 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[5\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[5\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704916 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[6\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[6\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704916 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[7\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[7\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704916 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[8\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[8\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704916 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[9\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[9\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704916 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[10\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[10\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704916 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[11\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[11\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704916 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[12\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[12\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704917 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[13\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[13\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704917 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[14\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[14\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704917 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[15\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[15\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704917 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[16\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[16\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704917 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[17\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[17\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704917 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[18\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[18\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704917 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[19\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[19\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704917 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[20\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[20\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704917 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[21\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[21\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704918 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[22\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[22\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704918 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[23\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[23\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704918 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[24\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[24\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704918 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[25\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[25\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704918 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[26\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[26\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704918 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[27\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[27\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704918 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[28\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[28\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704918 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[29\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[29\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704918 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[30\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[30\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704919 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[31\] ImmedOpExtension.vhd(22) " "Inferred latch for \"Imm\[31\]\" at ImmedOpExtension.vhd(22)" {  } { { "EXE_PHASE/ImmedOpExtension.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704919 "|Pipeline|EXE_PHASE:EXE_faza|ImmedOp:ImmedOp_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BBL EXE_PHASE:EXE_faza\|BBL:BBL_comp " "Elaborating entity \"BBL\" for hierarchy \"EXE_PHASE:EXE_faza\|BBL:BBL_comp\"" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "BBL_comp" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704922 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(36) " "VHDL Process Statement warning at BBLinstr.vhd(36): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704924 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CSR BBLinstr.vhd(36) " "VHDL Process Statement warning at BBLinstr.vhd(36): signal \"CSR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704924 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(37) " "VHDL Process Statement warning at BBLinstr.vhd(37): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704924 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CSR BBLinstr.vhd(37) " "VHDL Process Statement warning at BBLinstr.vhd(37): signal \"CSR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704924 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(38) " "VHDL Process Statement warning at BBLinstr.vhd(38): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704925 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CSR BBLinstr.vhd(38) " "VHDL Process Statement warning at BBLinstr.vhd(38): signal \"CSR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704925 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(39) " "VHDL Process Statement warning at BBLinstr.vhd(39): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704925 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBL_flag BBLinstr.vhd(41) " "VHDL Process Statement warning at BBLinstr.vhd(41): signal \"BBL_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704925 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin BBLinstr.vhd(42) " "VHDL Process Statement warning at BBLinstr.vhd(42): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704925 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCnew BBLinstr.vhd(44) " "VHDL Process Statement warning at BBLinstr.vhd(44): signal \"PCnew\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401299704925 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADDRout BBLinstr.vhd(29) " "VHDL Process Statement warning at BBLinstr.vhd(29): inferring latch(es) for signal or variable \"ADDRout\", which holds its previous value in one or more paths through the process" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1401299704925 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[0\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[0\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704925 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[1\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[1\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704926 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[2\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[2\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704926 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[3\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[3\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704926 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[4\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[4\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704926 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[5\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[5\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704926 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[6\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[6\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704926 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[7\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[7\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704926 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[8\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[8\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704926 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[9\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[9\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704926 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[10\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[10\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704927 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[11\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[11\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704927 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[12\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[12\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704927 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[13\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[13\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704927 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[14\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[14\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704927 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[15\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[15\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704927 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[16\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[16\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704927 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[17\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[17\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704927 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[18\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[18\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704927 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[19\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[19\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704928 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[20\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[20\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704928 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[21\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[21\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704928 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[22\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[22\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704928 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[23\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[23\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704928 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[24\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[24\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704928 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[25\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[25\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704928 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[26\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[26\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704928 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[27\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[27\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704928 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[28\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[28\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704928 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[29\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[29\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704929 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[30\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[30\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704929 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRout\[31\] BBLinstr.vhd(29) " "Inferred latch for \"ADDRout\[31\]\" at BBLinstr.vhd(29)" {  } { { "EXE_PHASE/BBLinstr.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/BBLinstr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401299704929 "|Pipeline|EXE_PHASE:EXE_faza|BBL:BBL_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_MEM EXE_PHASE:EXE_faza\|EXE_MEM:EXE_MEM_stanglica " "Elaborating entity \"EXE_MEM\" for hierarchy \"EXE_PHASE:EXE_faza\|EXE_MEM:EXE_MEM_stanglica\"" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "EXE_MEM_stanglica" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704932 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUout_out EXE_MEM.vhd(23) " "VHDL Signal Declaration warning at EXE_MEM.vhd(23): used implicit default value for signal \"ALUout_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EXE_PHASE/EXE_MEM.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_MEM.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1401299704937 "|Pipeline|EXE_PHASE:EXE_faza|EXE_MEM:EXE_MEM_stanglica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Mem EXE_PHASE:EXE_faza\|Data_Mem:Data_comp " "Elaborating entity \"Data_Mem\" for hierarchy \"EXE_PHASE:EXE_faza\|Data_Mem:Data_comp\"" {  } { { "EXE_PHASE/EXE_PHASE.vhd" "Data_comp" { Text "C:/Users/Nikola/Desktop/Projekat/EXE_PHASE/EXE_PHASE.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arbitrary Arbitrary:Arbitrator " "Elaborating entity \"Arbitrary\" for hierarchy \"Arbitrary:Arbitrator\"" {  } { { "CPU/CPU.vhd" "Arbitrator" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299704953 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|data_out\[29\] " "Converted tri-state buffer \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "KES/INSTRUCTION.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1401299705589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|data_out\[30\] " "Converted tri-state buffer \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "KES/INSTRUCTION.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1401299705589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|data_out\[31\] " "Converted tri-state buffer \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "KES/INSTRUCTION.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1401299705589 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1401299705589 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|tag_rtl_0 " "Inferred RAM node \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|tag_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1401299705728 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|tag_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|tag_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1401299706003 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1401299706003 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1401299706003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401299706136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0 " "Instantiated megafunction \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706137 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1401299706137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iag1 " "Found entity 1: altsyncram_iag1" {  } { { "db/altsyncram_iag1.tdf" "" { Text "C:/Users/Nikola/Desktop/Projekat/db/altsyncram_iag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299706260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299706260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:tag_rtl_0 " "Elaborated megafunction instantiation \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:tag_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:tag_rtl_0 " "Instantiated megafunction \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:tag_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 26 " "Parameter \"WIDTH_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401299706278 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1401299706278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jnd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jnd1 " "Found entity 1: altsyncram_jnd1" {  } { { "db/altsyncram_jnd1.tdf" "" { Text "C:/Users/Nikola/Desktop/Projekat/db/altsyncram_jnd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401299706405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401299706405 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0\|altsyncram_iag1:auto_generated\|ram_block1a0 " "Synthesized away node \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0\|altsyncram_iag1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_iag1.tdf" "" { Text "C:/Users/Nikola/Desktop/Projekat/db/altsyncram_iag1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IF_PHASE/IF_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PHASE.vhd" 113 0 0 } } { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401299706863 "|Pipeline|IF_PHASE:IF_faza|instruction_cache_mem:instruction_mem|altsyncram:data_rtl_0|altsyncram_iag1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0\|altsyncram_iag1:auto_generated\|ram_block1a1 " "Synthesized away node \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0\|altsyncram_iag1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_iag1.tdf" "" { Text "C:/Users/Nikola/Desktop/Projekat/db/altsyncram_iag1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IF_PHASE/IF_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PHASE.vhd" 113 0 0 } } { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401299706863 "|Pipeline|IF_PHASE:IF_faza|instruction_cache_mem:instruction_mem|altsyncram:data_rtl_0|altsyncram_iag1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0\|altsyncram_iag1:auto_generated\|ram_block1a2 " "Synthesized away node \"IF_PHASE:IF_faza\|instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0\|altsyncram_iag1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_iag1.tdf" "" { Text "C:/Users/Nikola/Desktop/Projekat/db/altsyncram_iag1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IF_PHASE/IF_PHASE.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/IF_PHASE/IF_PHASE.vhd" 113 0 0 } } { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401299706863 "|Pipeline|IF_PHASE:IF_faza|instruction_cache_mem:instruction_mem|altsyncram:data_rtl_0|altsyncram_iag1:auto_generated|ram_block1a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1401299706863 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1401299706863 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1401299707022 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "766 " "766 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1401299707955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1401299708334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401299708334 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCinit\[0\] " "No output dependent on input pin \"PCinit\[0\]\"" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401299708474 "|Pipeline|PCinit[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCinit\[1\] " "No output dependent on input pin \"PCinit\[1\]\"" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401299708474 "|Pipeline|PCinit[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wrEnable " "No output dependent on input pin \"wrEnable\"" {  } { { "CPU/CPU.vhd" "" { Text "C:/Users/Nikola/Desktop/Projekat/CPU/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401299708474 "|Pipeline|wrEnable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1401299708474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "346 " "Implemented 346 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1401299708475 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1401299708475 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1401299708475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1401299708475 ""} { "Info" "ICUT_CUT_TM_RAMS" "26 " "Implemented 26 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1401299708475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1401299708475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401299708541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 19:55:08 2014 " "Processing ended: Wed May 28 19:55:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401299708541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401299708541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401299708541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401299708541 ""}
