<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="simplecpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="calcwave_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="calcwave_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clockmodule_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clockwave_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clockwave_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpuwave_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fetchwave_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rewritewave_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rewritewave_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rewritewave_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="storagewave_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="storagewave_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="storagewave_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="visitwave_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="visitwave_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1469261939" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1469261939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469814173" xil_pn:in_ck="-5668861776176398537" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1469814173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="calcmodule.vhd"/>
      <outfile xil_pn:name="calcwave.vhd"/>
      <outfile xil_pn:name="clockmodule.vhd"/>
      <outfile xil_pn:name="clockwave.vhd"/>
      <outfile xil_pn:name="cpu.vhd"/>
      <outfile xil_pn:name="cpuwave.vhd"/>
      <outfile xil_pn:name="fetchmodule.vhd"/>
      <outfile xil_pn:name="fetchwave.vhd"/>
      <outfile xil_pn:name="rewritemodule.vhd"/>
      <outfile xil_pn:name="rewritewave.vhd"/>
      <outfile xil_pn:name="storagemodule.vhd"/>
      <outfile xil_pn:name="storagewave.vhd"/>
      <outfile xil_pn:name="visitmodule.vhd"/>
      <outfile xil_pn:name="visitwave.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1469814284" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2209800990235084136" xil_pn:start_ts="1469814284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469814284" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="9123452348462508934" xil_pn:start_ts="1469814284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469261939" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2962725352612365765" xil_pn:start_ts="1469261939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469814173" xil_pn:in_ck="-5668861776176398537" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1469814173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="calcmodule.vhd"/>
      <outfile xil_pn:name="calcwave.vhd"/>
      <outfile xil_pn:name="clockmodule.vhd"/>
      <outfile xil_pn:name="clockwave.vhd"/>
      <outfile xil_pn:name="cpu.vhd"/>
      <outfile xil_pn:name="cpuwave.vhd"/>
      <outfile xil_pn:name="fetchmodule.vhd"/>
      <outfile xil_pn:name="fetchwave.vhd"/>
      <outfile xil_pn:name="rewritemodule.vhd"/>
      <outfile xil_pn:name="rewritewave.vhd"/>
      <outfile xil_pn:name="storagemodule.vhd"/>
      <outfile xil_pn:name="storagewave.vhd"/>
      <outfile xil_pn:name="visitmodule.vhd"/>
      <outfile xil_pn:name="visitwave.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1469814288" xil_pn:in_ck="-5668861776176398537" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7727736969585960266" xil_pn:start_ts="1469814284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="storagewave_beh.prj"/>
      <outfile xil_pn:name="storagewave_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1469814289" xil_pn:in_ck="3851211484136557670" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3761010410621865127" xil_pn:start_ts="1469814288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="storagewave_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
