// Seed: 3413821473
module module_0 (
    output supply0 id_0
);
  module_2 modCall_1 ();
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wire id_0#(
        .id_4(1),
        .id_5(1),
        .id_6((1))
    ),
    output tri id_1,
    output supply0 id_2
);
  wire id_7;
  module_0 modCall_1 (id_1);
  localparam id_8 = -1;
endmodule
module module_2 #(
    parameter id_1 = 32'd61,
    parameter id_3 = 32'd61,
    parameter id_5 = 32'd9
) ();
  wire _id_1;
  assign module_0.id_0 = 0;
  wire  id_2;
  logic _id_3[1  -  id_1 : id_1];
  ;
  assign id_2 = id_1;
  assign id_1 = id_1;
  logic id_4;
  logic ["" : id_3] _id_5;
  task id_6();
    input [1 : (  1  ==  -1  )  <  id_5] id_7;
    begin : LABEL_0
      id_4 = id_2;
    end
  endtask
endmodule
