0.7
2020.2
May 22 2024
19:03:11
G:/Other computers/home_desktop/Coursework/Coursework/Digital_Logic_Design/HW/64_bit_ALU/64_bit_ALU.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
G:/Other computers/home_desktop/Coursework/Coursework/Digital_Logic_Design/HW/64_bit_ALU/64_bit_ALU.srcs/sim_1/imports/64_bit_ALU/ALU64v2_tb.sv,1734148848,systemVerilog,,,,ALU64_tb,,uvm,,,,,,
G:/Other computers/home_desktop/Coursework/Coursework/Digital_Logic_Design/HW/64_bit_ALU/64_bit_ALU.srcs/sources_1/imports/64_bit_ALU/ALU64.sv,1734148850,systemVerilog,,G:/Other computers/home_desktop/Coursework/Coursework/Digital_Logic_Design/HW/64_bit_ALU/64_bit_ALU.srcs/sim_1/imports/64_bit_ALU/ALU64v2_tb.sv,,ALU64,,uvm,,,,,,
