

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size b68c8cc0821354b82db3bea4d8cbf433  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_1024/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_1024/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_1024/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_1024/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_1024/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_1024/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x56522182049e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_1024/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_1024/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565221828270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565221828500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565221828790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565221828a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565221828cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565221828f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5652218291d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565221829460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5652218296e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565221829960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565221829be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565221829e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56522182a0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56522182a360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56522182a5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56522182a860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182aa80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182aca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182aec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182b0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182b300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182b520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182b740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182b960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182bb80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182bda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182bfc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182c1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182c400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182c620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182c840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56522182ca60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565221ac4100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565221ac4140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565221ac4180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565221ac41c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565221ac3380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565221ac40e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56522182f900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56522182f920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565221ac40e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56522182f904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565221ac40f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7fff54797a30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56522182049e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (1,32,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 98387
gpu_sim_insn = 44036096
gpu_ipc =     447.5804
gpu_tot_sim_cycle = 98387
gpu_tot_sim_insn = 44036096
gpu_tot_ipc =     447.5804
gpu_tot_issued_cta = 32
gpu_occupancy = 12.4950% 
gpu_tot_occupancy = 12.4950% 
max_total_param_size = 0
gpu_stall_dramfull = 17586
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.3297
partiton_level_parallism_total  =       4.3297
partiton_level_parallism_util =      13.3907
partiton_level_parallism_util_total  =      13.3907
L2_BW  =     156.8382 GB/Sec
L2_BW_total  =     156.8382 GB/Sec
gpu_total_sim_rate=132240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5011
	L1D_cache_core[1]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5012
	L1D_cache_core[2]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5013
	L1D_cache_core[3]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5014
	L1D_cache_core[4]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5015
	L1D_cache_core[5]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5016
	L1D_cache_core[6]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5017
	L1D_cache_core[7]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5018
	L1D_cache_core[8]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5019
	L1D_cache_core[9]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5020
	L1D_cache_core[10]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5021
	L1D_cache_core[11]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5022
	L1D_cache_core[12]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5023
	L1D_cache_core[13]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5024
	L1D_cache_core[14]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5025
	L1D_cache_core[15]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5026
	L1D_cache_core[16]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5027
	L1D_cache_core[17]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5028
	L1D_cache_core[18]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5029
	L1D_cache_core[19]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5030
	L1D_cache_core[20]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5031
	L1D_cache_core[21]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5032
	L1D_cache_core[22]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5033
	L1D_cache_core[23]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5034
	L1D_cache_core[24]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5035
	L1D_cache_core[25]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5036
	L1D_cache_core[26]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5037
	L1D_cache_core[27]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5038
	L1D_cache_core[28]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5039
	L1D_cache_core[29]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5040
	L1D_cache_core[30]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5041
	L1D_cache_core[31]: Access = 13312, Miss = 13312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5042
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 425984
	L1D_total_cache_misses = 425984
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 160848
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.132
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 393216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 160848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 160848
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
5521, 5521, 5521, 5521, 5521, 5521, 5521, 5521, 
gpgpu_n_tot_thrd_icount = 45228032
gpgpu_n_tot_w_icount = 1413376
gpgpu_n_stall_shd_mem = 757424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 393216
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 786432
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 4382720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 214016
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 543408
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6082756	W0_Idle:552346	W0_Scoreboard:3863866	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:18176	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1395200
single_issue_nums: WS0:353344	WS1:353344	WS2:353344	WS3:353344	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3145728 {8:393216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15728640 {40:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 6848 
max_icnt2mem_latency = 6520 
maxmrqlatency = 350 
max_icnt2sh_latency = 617 
averagemflatency = 736 
avg_icnt2mem_latency = 377 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 98 
mrq_lat_table:19544 	10500 	3366 	2600 	10973 	100988 	39950 	10527 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46096 	171845 	184006 	1940 	5709 	16388 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	54357 	66585 	98836 	149549 	32506 	935 	2170 	5721 	15325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	51428 	23506 	23589 	35014 	58764 	97065 	106931 	29520 	167 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	30 	32 	2 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         8         8         4         4         8         4         4         8         8         8         4         4         4         4 
dram[1]:         4         4         4         4         4         4         4         8         4         4         8         4         8         4         4         4 
dram[2]:         4         4         4         4         8         8         4         5         8         4         4         8         4         4         8         4 
dram[3]:         4         4         4         4         8         4         4         4         8         4         8         4         4         4         4         4 
dram[4]:         4         4         4         4         8         8         4         4         8         8         4         4         8         8         4         4 
dram[5]:         4         4         4         4         4         4         4         4         8         4         8         8         4         8         4         8 
dram[6]:         4         4         4         8         8         8         8         4         8         8         4         4         8         8         4         4 
dram[7]:         4         4         8         4         8         4         4         4         8         8         4         8         8         4         4         4 
dram[8]:         4         4         8         8         4         4         8         4         4         8         8         8         4         4         4         4 
dram[9]:         4         4         8         4         4         4         4         8         4         4         8         4         8         8         4         4 
dram[10]:         4         4         4         4         8         8         4         6         8         4         4         8         8         4         8         4 
dram[11]:         4         4         4         4         8         4         4         4         8         4         8         4         4         4         4         4 
dram[12]:         4         4         4         4         4         8         4         4         8         8         4         4         8         8         4         4 
dram[13]:         4         4         4         4         4         4         4         4         8         4         8         8         4         8         4         8 
dram[14]:         4         4         4         8         8         7         8         4         8         8         4         4         8         8         4         4 
dram[15]:         4         4         8         4         8         4         4         4         8         8         4         8         8         4         4         4 
dram[16]:         4         4         8         8         4         4         8         4         4         8         8         8         4         4         4         4 
dram[17]:         4         4         5         4         4         4         4         8         4         4         8         4         8         4         4         4 
dram[18]:         4         4         4         4         8         8         4         5         8         4         4         8         4         4         8         4 
dram[19]:         4         4         4         4         8         4         4         4         8         4         8         4         4         4         4         4 
dram[20]:         4         4         4         4         4         8         4         4         8         8         4         4         8         5         4         4 
dram[21]:         4         4         4         4         4         4         4         4         8         4         8         8         4         8         4         8 
dram[22]:         4         4         4         8         8         8         8         4         8         8         4         4         8         8         4         4 
dram[23]:         4         4         8         4         8         4         4         4         8         8         4         8         8         4         4         4 
dram[24]:         4         4         8         8         4         4         8         4         4         8         8         8         4         4         4         4 
dram[25]:         4         4         8         4         4         4         4         8         4         4         8         4         8         8         4         4 
dram[26]:         4         4         4         4         8         8         4         5         8         4         4         8         8         4         8         4 
dram[27]:         4         4         4         4         8         4         4         4         8         4         8         4         4         4         4         4 
dram[28]:         4         4         4         4         8         8         4         4         8         8         4         4         8         5         4         4 
dram[29]:         4         4         4         4         4         4         4         4         8         4         8         8         4         8         4         8 
dram[30]:         4         4         4         7         8         8         8         4         8         8         4         4         8         8         4         4 
dram[31]:         4         4         8         4         8         4         4         4         8         8         4         8         8         8         4         4 
maximum service time to same row:
dram[0]:     11713     10944     11992     12334     12487     12323     11973     12326     12462     12242     11929     12342     12455     12234     11933     12351 
dram[1]:     10560     11328     11973     12016     12299     12278     11954     11994     12305     12283     11949     11913     12323     12294     11956     11918 
dram[2]:      9789      9404     11970     11922     12375     12399     11953     11913     12377     12361     11934     11981     12402     12386     11937     11974 
dram[3]:     10174      8633     11949     11990     12439     12417     11926     11970     12326     12342     11954     11917     12350     12370     11961     11922 
dram[4]:      7093      6325     11950     11990     12271     12258     11930     11974     12286     12263     11957     11921     12297     12278     11962     11926 
dram[5]:      6709      6428     11973     11926     12318     12294     11946     11917     12247     12230     11938     11976     12262     12243     11941     11978 
dram[6]:      9018      7863     11957     11998     12250     12231     12001     12037     12283     12266     12061     12024     12322     12343     12058     12010 
dram[7]:      7478      8248     11978     11930     12310     12281     12057     12017     12254     12239     12002     12041     12345     12307     11993     12032 
dram[8]:     11809     11039     11989     12422     12682     12317     11977     12423     12655     12254     11925     12438     12648     12227     11941     12450 
dram[9]:     10655     11424     12066     12006     12297     12277     12056     11996     12318     12291     12045     11909     12311     12283     12057     11921 
dram[10]:      9885      9500     11966     11920     12371     12394     11957     11914     12383     12363     11929     11969     12398     12382     11941     11981 
dram[11]:     10271      8729     11941     11986     12431     12411     11933     11973     12329     12347     11952     11913     12342     12363     11962     11925 
dram[12]:      7189      6420     11941     11986     12267     12250     11933     11981     12285     12266     11952     11917     12291     12278     11965     11929 
dram[13]:      6804      6334     11970     11924     12314     12287     11957     11918     12250     12231     11933     11969     12261     12241     11954     11988 
dram[14]:      9115      7959     11949     11993     12242     12226     12006     12048     12286     12270     12056     12014     12317     12338     12066     12018 
dram[15]:      7574      8344     11974     11925     12298     12271     12060     12022     12257     12242     11994     12033     12335     12303     11997     12036 
dram[16]:     11520     10751     11978     12133     12402     12333     11981     12138     12363     12262     11938     12160     12357     12226     11922     12153 
dram[17]:     10366     11135     11961     12006     12310     12291     11970     12001     12318     12297     11958     11921     12307     12277     11945     11909 
dram[18]:      9596      9211     11961     11913     12386     12407     11962     11920     12387     12366     11945     11990     12398     12378     11926     11966 
dram[19]:      9982      8440     11934     11978     12451     12426     11938     11977     12333     12351     11966     11925     12341     12362     11946     11913 
dram[20]:      6900      6243     11936     11978     12283     12263     11937     11990     12293     12273     11965     11929     12286     12270     11953     11917 
dram[21]:      6515      6612     11958     11917     12326     12307     11962     11924     12258     12239     11946     11990     12250     12235     11930     11970 
dram[22]:      8826      7670     11941     11985     12261     12238     12009     12046     12290     12278     12076     12029     12313     12333     12042     12001 
dram[23]:      7285      8055     11969     11921     12327     12293     12066     12028     12258     12247     12009     12052     12323     12297     11986     12021 
dram[24]:     11616     10846     11974     12227     12487     12327     11989     12234     12359     12266     11934     12258     12354     12219     11926     12246 
dram[25]:     10462     11231     11954     11994     12307     12285     11969     12004     12323     12298     11952     11917     12301     12267     11949     11913 
dram[26]:      9693      9307     11957     11909     12382     12402     11966     11921     12394     12370     11942     11986     12389     12373     11929     11969 
dram[27]:     10077      8537     11926     11974     12446     12422     11948     11982     12337     12359     11961     11921     12330     12354     11952     11917 
dram[28]:      6996      6226     11930     11976     12277     12259     11941     11998     12294     12275     11962     11925     12283     12266     11957     11921 
dram[29]:      6611      6520     11953     11913     12322     12301     11969     11925     12259     12243     11941     11985     12246     12230     11934     11970 
dram[30]:      8922      7766     11933     11981     12255     12233     12013     12053     12293     12279     12074     12025     12303     12329     12049     12006 
dram[31]:      7381      8151     11965     11917     12317     12289     12069     12033     12262     12251     12005     12049     12313     12293     11989     12026 
average row accesses per activate:
dram[0]:  4.000000  4.000000  4.039216  4.039604  4.000000  4.000000  4.083333  4.000000  4.000000  4.042105  4.043011  4.043011  4.000000  4.000000  4.000000  4.000000 
dram[1]:  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.040404  4.000000  4.000000  4.043011  4.000000  4.043478  4.000000  4.000000  4.000000 
dram[2]:  4.000000  4.000000  4.000000  4.000000  4.042105  4.042105  4.000000  4.000000  4.042553  4.000000  4.000000  4.086021  4.000000  4.000000  4.043478  4.000000 
dram[3]:  4.000000  4.000000  4.000000  4.000000  4.086957  4.000000  4.000000  4.000000  4.042105  4.000000  4.086957  4.000000  4.000000  4.000000  4.000000  4.000000 
dram[4]:  4.000000  4.000000  4.000000  4.000000  4.042105  4.042105  4.000000  4.000000  4.042553  4.042105  4.000000  4.000000  4.134831  4.043478  4.000000  4.000000 
dram[5]:  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.085106  4.000000  4.043011  4.043011  4.000000  4.088889  4.000000  4.043478 
dram[6]:  4.000000  4.000000  4.000000  4.039604  4.042105  4.043011  4.081633  4.000000  4.042553  4.042105  4.000000  4.000000  4.087912  4.043478  4.000000  4.000000 
dram[7]:  4.000000  4.000000  4.080000  4.000000  4.042553  4.000000  4.000000  4.000000  4.085106  4.085106  4.000000  4.043011  4.087912  4.000000  4.000000  4.000000 
dram[8]:  4.000000  4.000000  4.039216  4.039604  4.000000  4.000000  4.083333  4.000000  4.000000  4.042105  4.043011  4.043011  4.000000  4.000000  4.000000  4.000000 
dram[9]:  4.000000  4.000000  4.039604  4.000000  4.000000  4.000000  4.000000  4.040404  4.000000  4.000000  4.086957  4.000000  4.043478  4.043478  4.000000  4.000000 
dram[10]:  4.000000  4.000000  4.000000  4.000000  4.042105  4.042105  4.000000  4.000000  4.042553  4.000000  4.000000  4.086021  4.043956  4.000000  4.043478  4.000000 
dram[11]:  4.000000  4.000000  4.000000  4.000000  4.086957  4.000000  4.000000  4.000000  4.042105  4.000000  4.086957  4.000000  4.000000  4.000000  4.000000  4.000000 
dram[12]:  4.000000  4.000000  4.000000  4.000000  4.000000  4.042105  4.000000  4.000000  4.042553  4.042105  4.000000  4.000000  4.134831  4.043478  4.000000  4.000000 
dram[13]:  4.000000  4.000000  3.961165  4.000000  4.000000  4.000000  4.000000  4.000000  4.085106  4.000000  4.043011  4.043011  4.000000  4.088889  4.000000  4.043478 
dram[14]:  4.000000  4.000000  4.000000  4.039604  4.042105  4.000000  4.040404  4.000000  4.042553  4.042105  4.000000  4.000000  4.087912  4.043478  4.000000  4.000000 
dram[15]:  4.000000  4.000000  4.080000  4.000000  4.042553  4.000000  4.000000  4.000000  4.085106  4.085106  4.000000  4.043011  4.087912  4.000000  4.000000  4.000000 
dram[16]:  4.000000  4.000000  4.039216  4.039604  4.000000  4.000000  4.083333  4.000000  4.000000  4.042105  4.043011  4.043011  4.000000  4.000000  4.000000  4.000000 
dram[17]:  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.040404  4.000000  4.000000  4.086957  4.000000  4.043478  4.000000  4.000000  4.000000 
dram[18]:  4.000000  4.000000  4.000000  4.000000  4.042105  4.042105  4.000000  4.000000  4.042553  4.000000  4.000000  4.086021  4.000000  4.000000  4.043478  4.000000 
dram[19]:  4.000000  4.000000  4.000000  4.000000  4.086957  4.000000  4.000000  4.000000  4.042105  4.000000  4.086957  4.000000  4.000000  4.000000  4.000000  4.000000 
dram[20]:  4.000000  4.000000  4.000000  4.000000  4.000000  4.042105  4.000000  4.000000  4.042553  4.042105  4.000000  4.000000  4.134831  4.000000  4.000000  4.000000 
dram[21]:  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.085106  4.000000  4.043011  4.043011  4.000000  4.088889  4.000000  4.043478 
dram[22]:  4.000000  4.000000  4.000000  4.039604  4.042105  4.043011  4.040404  4.000000  4.042553  4.042105  4.000000  4.000000  4.087912  4.043478  4.000000  4.000000 
dram[23]:  4.000000  4.000000  4.080000  4.000000  4.042553  4.000000  4.000000  4.000000  4.085106  4.085106  4.000000  4.043011  4.087912  4.000000  4.000000  4.000000 
dram[24]:  4.000000  4.000000  4.039216  4.039604  4.000000  4.000000  4.083333  4.000000  4.000000  4.042105  4.043011  4.043011  4.000000  4.000000  4.000000  4.000000 
dram[25]:  4.000000  4.000000  4.039604  4.000000  4.000000  4.000000  4.000000  4.040404  4.000000  4.000000  4.086957  4.000000  4.043478  4.043478  4.000000  4.000000 
dram[26]:  4.000000  4.000000  4.000000  4.000000  4.042105  4.042105  4.000000  4.000000  4.042553  4.000000  4.000000  4.086021  4.043956  4.000000  4.043478  4.000000 
dram[27]:  4.000000  3.961905  4.000000  4.000000  4.086957  3.958763  4.000000  4.000000  4.042105  4.000000  4.086957  4.000000  4.000000  4.000000  4.000000  4.000000 
dram[28]:  4.000000  4.000000  4.000000  4.000000  4.042105  4.042105  4.000000  4.000000  4.042553  4.042105  4.000000  4.000000  4.181818  4.000000  4.000000  4.000000 
dram[29]:  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.085106  4.000000  4.043011  4.043011  4.000000  4.088889  4.000000  4.043478 
dram[30]:  4.000000  4.000000  4.000000  4.000000  4.042105  4.043011  4.040404  4.000000  4.042553  4.042105  4.000000  4.000000  4.087912  4.043478  4.000000  4.000000 
dram[31]:  4.000000  4.000000  4.080000  4.000000  4.042553  4.000000  4.000000  4.000000  4.085106  4.085106  4.000000  4.043011  4.087912  4.043478  4.000000  4.000000 
average row locality = 198672/49445 = 4.018040
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       416       420       412       408       384       376       392       396       380       384       376       376       372       372       372       372 
dram[1]:       420       420       408       408       380       380       396       400       384       384       376       376       372       372       372       372 
dram[2]:       420       420       408       408       384       384       396       388       380       384       380       380       368       372       372       372 
dram[3]:       420       416       408       408       376       384       396       392       384       380       376       376       368       368       372       372 
dram[4]:       420       416       408       408       384       384       396       388       380       384       380       380       368       372       376       372 
dram[5]:       416       416       408       408       376       384       392       392       384       380       376       376       364       368       372       372 
dram[6]:       416       416       412       408       384       376       400       396       380       384       376       376       372       372       372       376 
dram[7]:       416       420       408       408       380       380       392       400       384       384       376       376       372       372       372       372 
dram[8]:       416       420       412       408       384       376       392       396       380       384       376       376       372       372       372       372 
dram[9]:       420       420       408       408       380       380       396       400       384       384       376       376       372       372       372       372 
dram[10]:       420       420       408       408       384       384       396       388       380       384       380       380       368       372       372       372 
dram[11]:       420       416       408       408       376       384       396       392       384       380       376       376       368       368       372       372 
dram[12]:       420       416       408       408       384       384       396       388       380       384       380       380       368       372       376       372 
dram[13]:       416       416       408       408       376       384       392       392       384       380       376       376       364       368       372       372 
dram[14]:       416       416       412       408       384       376       400       396       380       384       376       376       372       372       372       376 
dram[15]:       416       420       408       408       380       380       392       400       384       384       376       376       372       372       372       372 
dram[16]:       416       420       412       408       384       376       392       396       380       384       376       376       372       372       372       372 
dram[17]:       420       420       408       408       380       380       396       400       384       384       376       376       372       372       372       372 
dram[18]:       420       420       408       408       384       384       396       388       380       384       380       380       368       372       372       372 
dram[19]:       420       416       408       408       376       384       396       392       384       380       376       376       368       368       372       372 
dram[20]:       420       416       408       408       384       384       396       388       380       384       380       380       368       372       376       372 
dram[21]:       416       416       408       408       376       384       392       392       384       380       376       376       364       368       372       372 
dram[22]:       416       416       412       408       384       376       400       396       380       384       376       376       372       372       372       376 
dram[23]:       416       420       408       408       380       380       392       400       384       384       376       376       372       372       372       372 
dram[24]:       416       420       412       408       384       376       392       396       380       384       376       376       372       372       372       372 
dram[25]:       420       420       408       408       380       380       396       400       384       384       376       376       372       372       372       372 
dram[26]:       420       420       408       408       384       384       396       388       380       384       380       380       368       372       372       372 
dram[27]:       420       416       408       408       376       384       396       392       384       380       376       376       368       368       372       372 
dram[28]:       420       416       408       408       384       384       396       388       380       384       380       380       368       372       376       372 
dram[29]:       416       416       408       408       376       384       392       392       384       380       376       376       364       368       372       372 
dram[30]:       416       416       412       408       384       376       400       396       380       384       376       376       372       372       372       376 
dram[31]:       416       420       408       408       380       380       392       400       384       384       376       376       372       372       372       372 
total dram reads = 198672
bank skew: 420/364 = 1.15
chip skew: 6220/6184 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4641      4413      1209      1227      1217      1224      1264      1271      1229      1213      1306      1288      1228      1220      1323      1344
dram[1]:       4278      4613      1223      1234      1216      1209      1256      1288      1267      1252      1299      1323      1272      1258      1329      1354
dram[2]:       4079      3885      1207      1217      1228      1221      1244      1287      1243      1238      1280      1281      1240      1226      1332      1342
dram[3]:       4209      3759      1218      1222      1214      1200      1255      1277      1258      1269      1302      1310      1259      1272      1315      1357
dram[4]:       3284      2863      1195      1187      1173      1201      1234      1255      1231      1230      1276      1265      1230      1217      1301      1319
dram[5]:       3122      2815      1177      1186      1219      1208      1216      1236      1184      1222      1262      1281      1214      1210      1286      1309
dram[6]:       3733      3508      1190      1212      1188      1203      1229      1258      1244      1223      1278      1287      1241      1232      1315      1321
dram[7]:       3336      3574      1199      1213      1228      1210      1258      1248      1208      1212      1285      1293      1225      1215      1304      1330
dram[8]:       4741      4489      1243      1249      1248      1260      1292      1300      1249      1253      1328      1327      1243      1249      1350      1368
dram[9]:       4400      4700      1264      1252      1239      1241      1290      1295      1283      1278      1330      1341      1289      1287      1354      1373
dram[10]:       4142      3933      1220      1230      1234      1228      1258      1291      1254      1237      1294      1300      1250      1236      1337      1353
dram[11]:       4291      3847      1248      1237      1235      1237      1269      1295      1285      1281      1336      1331      1293      1301      1340      1379
dram[12]:       3320      2997      1205      1205      1179      1199      1234      1275      1235      1221      1286      1286      1237      1218      1301      1321
dram[13]:       3226      2943      1220      1218      1270      1249      1254      1254      1231      1252      1308      1305      1271      1266      1326      1333
dram[14]:       3902      3542      1217      1217      1192      1229      1244      1261      1248      1231      1298      1298      1240      1259      1318      1331
dram[15]:       3388      3723      1209      1221      1237      1231      1266      1256      1212      1226      1293      1312      1223      1234      1314      1337
dram[16]:       4477      4232      1178      1193      1193      1207      1244      1254      1207      1210      1273      1279      1213      1203      1293      1303
dram[17]:       4081      4455      1188      1186      1170      1169      1234      1243      1217      1216      1271      1284      1240      1219      1280      1302
dram[18]:       3881      3741      1164      1188      1206      1180      1235      1271      1213      1211      1262      1267      1232      1204      1292      1293
dram[19]:       3904      3455      1132      1141      1129      1133      1190      1214      1185      1189      1226      1242      1203      1211      1227      1266
dram[20]:       3085      2717      1152      1162      1137      1158      1209      1233      1195      1187      1246      1250      1214      1180      1249      1276
dram[21]:       2902      2630      1128      1140      1187      1162      1198      1197      1157      1185      1224      1241      1192      1178      1233      1253
dram[22]:       3635      3305      1173      1167      1160      1190      1229      1231      1206      1210      1278      1256      1218      1223      1281      1268
dram[23]:       3100      3321      1147      1160      1190      1169      1235      1214      1168      1184      1239      1268      1193      1197      1255      1270
dram[24]:       4563      4296      1192      1207      1209      1205      1251      1260      1210      1205      1283      1298      1221      1217      1297      1316
dram[25]:       4210      4584      1209      1213      1194      1192      1246      1258      1234      1234      1298      1307      1250      1237      1301      1313
dram[26]:       4039      3798      1202      1217      1233      1230      1254      1296      1235      1245      1286      1299      1246      1251      1320      1325
dram[27]:       4080      3615      1175      1178      1171      1171      1231      1250      1219      1225      1279      1288      1238      1249      1273      1304
dram[28]:       3163      2809      1166      1175      1146      1168      1211      1246      1205      1195      1257      1271      1222      1189      1265      1281
dram[29]:       3057      2740      1164      1172      1222      1201      1224      1223      1179      1208      1267      1282      1221      1212      1276      1276
dram[30]:       3720      3353      1177      1182      1170      1189      1223      1240      1209      1200      1268      1270      1223      1224      1277      1285
dram[31]:       3128      3394      1144      1167      1182      1161      1226      1206      1154      1158      1233      1266      1186      1180      1250      1270
maximum mf latency per bank:
dram[0]:       6666      6463      6533      6817      6700      6507      6548      6784      6651      6441      6535      6781      6642      6420      6547      6777
dram[1]:       6400      6428      6504      6397      6428      6469      6392      6377      6425      6473      6326      6347      6349      6468      6384      6376
dram[2]:       6453      6382      6412      6397      6243      6254      6350      6356      6240      6222      6351      6323      6236      6229      6382      6328
dram[3]:       6447      6375      6383      6447      6249      6208      6306      6371      6253      6299      6310      6413      6211      6259      6323      6421
dram[4]:       6267      6375      6351      6442      6403      6356      6331      6400      6402      6351      6333      6428      6336      6363      6342      6437
dram[5]:       6203      6344      6359      6411      6431      6389      6375      6378      6389      6333      6368      6392      6402      6327      6378      6470
dram[6]:       6417      6456      6396      6340      6362      6363      6427      6331      6356      6395      6352      6385      6396      6565      6336      6419
dram[7]:       6420      6434      6389      6378      6369      6375      6322      6355      6357      6352      6435      6408      6427      6422      6365      6355
dram[8]:       6619      6663      6701      6813      6714      6649      6724      6822      6714      6660      6697      6841      6713      6630      6706      6848
dram[9]:       6422      6404      6457      6478      6444      6457      6424      6391      6446      6450      6385      6378      6429      6383      6385      6388
dram[10]:       6372      6376      6396      6359      6231      6226      6335      6357      6219      6219      6336      6323      6229      6212      6368      6336
dram[11]:       6448      6365      6374      6454      6249      6201      6327      6364      6253      6285      6326      6413      6280      6256      6347      6418
dram[12]:       6306      6294      6393      6353      6347      6377      6411      6339      6340      6375      6391      6360      6350      6391      6409      6421
dram[13]:       6329      6351      6384      6417      6447      6447      6409      6381      6388      6366      6393      6377      6414      6410      6459      6468
dram[14]:       6448      6465      6401      6356      6352      6384      6436      6377      6367      6398      6393      6407      6507      6572      6402      6426
dram[15]:       6327      6414      6377      6374      6361      6364      6346      6349      6344      6330      6416      6362      6404      6410      6350      6347
dram[16]:       6566      6414      6375      6597      6474      6427      6348      6563      6517      6409      6404      6514      6515      6330      6425      6556
dram[17]:       6335      6347      6437      6382      6392      6440      6348      6349      6370      6420      6322      6324      6380      6373      6344      6367
dram[18]:       6414      6361      6405      6349      6198      6248      6340      6349      6217      6203      6332      6312      6202      6212      6372      6338
dram[19]:       6415      6411      6417      6448      6248      6224      6401      6406      6229      6282      6360      6379      6297      6277      6374      6410
dram[20]:       6297      6319      6382      6377      6351      6375      6367      6356      6340      6373      6338      6394      6401      6373      6378      6387
dram[21]:       6342      6271      6385      6347      6300      6438      6386      6374      6347      6352      6424      6325      6355      6392      6451      6349
dram[22]:       6444      6449      6413      6337      6343      6377      6429      6376      6335      6416      6392      6421      6549      6575      6380      6355
dram[23]:       6432      6439      6392      6371      6327      6380      6417      6377      6348      6366      6440      6399      6422      6433      6423      6361
dram[24]:       6566      6458      6411      6656      6573      6489      6409      6649      6490      6445      6403      6647      6513      6343      6476      6618
dram[25]:       6388      6389      6437      6406      6423      6432      6338      6367      6324      6405      6321      6329      6376      6371      6332      6379
dram[26]:       6415      6365      6387      6359      6203      6215      6331      6346      6208      6214      6322      6343      6212      6215      6346      6353
dram[27]:       6349      6361      6359      6363      6222      6213      6380      6365      6243      6236      6356      6340      6232      6231      6386      6377
dram[28]:       6285      6272      6350      6352      6349      6350      6364      6337      6256      6335      6337      6347      6364      6349      6362      6370
dram[29]:       6317      6344      6372      6375      6438      6393      6375      6417      6390      6370      6384      6370      6426      6357      6397      6458
dram[30]:       6443      6395      6372      6346      6349      6366      6390      6358      6274      6373      6370      6450      6504      6493      6360      6362
dram[31]:       6388      6376      6381      6367      6354      6346      6356      6362      6331      6338      6405      6384      6397      6395      6400      6353
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66173 n_act=1545 n_pre=1529 n_ref_event=0 n_req=6208 n_rd=6208 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08403
n_activity=14689 dram_eff=0.4226
bk0: 416a 70099i bk1: 420a 70103i bk2: 412a 70211i bk3: 408a 70317i bk4: 384a 70468i bk5: 376a 70538i bk6: 392a 70287i bk7: 396a 70199i bk8: 380a 70291i bk9: 384a 70531i bk10: 376a 70448i bk11: 376a 70490i bk12: 372a 70457i bk13: 372a 70474i bk14: 372a 70510i bk15: 372a 70454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751128
Row_Buffer_Locality_read = 0.751128
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.650138
Bank_Level_Parallism_Col = 2.891312
Bank_Level_Parallism_Ready = 1.625805
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.929622 

BW Util details:
bwutil = 0.084032 
total_CMD = 73877 
util_bw = 6208 
Wasted_Col = 5660 
Wasted_Row = 1543 
Idle = 60466 

BW Util Bottlenecks: 
RCDc_limit = 8499 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3963 
rwq = 0 
CCDLc_limit_alone = 3963 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66173 
Read = 6208 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1545 
n_pre = 1529 
n_ref = 0 
n_req = 6208 
total_req = 6208 

Dual Bus Interface Util: 
issued_total_row = 3074 
issued_total_col = 6208 
Row_Bus_Util =  0.041610 
CoL_Bus_Util = 0.084032 
Either_Row_CoL_Bus_Util = 0.104281 
Issued_on_Two_Bus_Simul_Util = 0.021360 
issued_two_Eff = 0.204829 
queue_avg = 3.033664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=3.03366
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66137 n_act=1552 n_pre=1536 n_ref_event=0 n_req=6220 n_rd=6220 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08419
n_activity=14827 dram_eff=0.4195
bk0: 420a 70007i bk1: 420a 70190i bk2: 408a 70281i bk3: 408a 70210i bk4: 380a 70537i bk5: 380a 70584i bk6: 396a 70305i bk7: 400a 70179i bk8: 384a 70413i bk9: 384a 70408i bk10: 376a 70538i bk11: 376a 70599i bk12: 372a 70499i bk13: 372a 70527i bk14: 372a 70515i bk15: 372a 70519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750482
Row_Buffer_Locality_read = 0.750482
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.610421
Bank_Level_Parallism_Col = 2.836766
Bank_Level_Parallism_Ready = 1.565756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.941617 

BW Util details:
bwutil = 0.084194 
total_CMD = 73877 
util_bw = 6220 
Wasted_Col = 5701 
Wasted_Row = 1514 
Idle = 60442 

BW Util Bottlenecks: 
RCDc_limit = 8601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3875 
rwq = 0 
CCDLc_limit_alone = 3875 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66137 
Read = 6220 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1552 
n_pre = 1536 
n_ref = 0 
n_req = 6220 
total_req = 6220 

Dual Bus Interface Util: 
issued_total_row = 3088 
issued_total_col = 6220 
Row_Bus_Util =  0.041799 
CoL_Bus_Util = 0.084194 
Either_Row_CoL_Bus_Util = 0.104769 
Issued_on_Two_Bus_Simul_Util = 0.021224 
issued_two_Eff = 0.202584 
queue_avg = 3.066354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.06635
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66155 n_act=1548 n_pre=1532 n_ref_event=0 n_req=6216 n_rd=6216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08414
n_activity=14886 dram_eff=0.4176
bk0: 420a 70003i bk1: 420a 70029i bk2: 408a 70247i bk3: 408a 70287i bk4: 384a 70496i bk5: 384a 70540i bk6: 396a 70273i bk7: 388a 70332i bk8: 380a 70356i bk9: 384a 70293i bk10: 380a 70482i bk11: 380a 70551i bk12: 368a 70454i bk13: 372a 70494i bk14: 372a 70482i bk15: 372a 70475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750965
Row_Buffer_Locality_read = 0.750965
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.647567
Bank_Level_Parallism_Col = 2.847625
Bank_Level_Parallism_Ready = 1.556950
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.908780 

BW Util details:
bwutil = 0.084140 
total_CMD = 73877 
util_bw = 6216 
Wasted_Col = 5665 
Wasted_Row = 1557 
Idle = 60439 

BW Util Bottlenecks: 
RCDc_limit = 8520 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3965 
rwq = 0 
CCDLc_limit_alone = 3965 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66155 
Read = 6216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1548 
n_pre = 1532 
n_ref = 0 
n_req = 6216 
total_req = 6216 

Dual Bus Interface Util: 
issued_total_row = 3080 
issued_total_col = 6216 
Row_Bus_Util =  0.041691 
CoL_Bus_Util = 0.084140 
Either_Row_CoL_Bus_Util = 0.104525 
Issued_on_Two_Bus_Simul_Util = 0.021306 
issued_two_Eff = 0.203833 
queue_avg = 3.091287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.09129
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66146 n_act=1544 n_pre=1528 n_ref_event=0 n_req=6196 n_rd=6196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08387
n_activity=14814 dram_eff=0.4183
bk0: 420a 70208i bk1: 416a 70177i bk2: 408a 70259i bk3: 408a 70252i bk4: 376a 70549i bk5: 384a 70571i bk6: 396a 70364i bk7: 392a 70446i bk8: 384a 70377i bk9: 380a 70245i bk10: 376a 70537i bk11: 376a 70497i bk12: 368a 70530i bk13: 368a 70372i bk14: 372a 70616i bk15: 372a 70462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750807
Row_Buffer_Locality_read = 0.750807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.617673
Bank_Level_Parallism_Col = 2.854721
Bank_Level_Parallism_Ready = 1.605552
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.949919 

BW Util details:
bwutil = 0.083869 
total_CMD = 73877 
util_bw = 6196 
Wasted_Col = 5674 
Wasted_Row = 1506 
Idle = 60501 

BW Util Bottlenecks: 
RCDc_limit = 8516 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3600 
rwq = 0 
CCDLc_limit_alone = 3600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66146 
Read = 6196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1544 
n_pre = 1528 
n_ref = 0 
n_req = 6196 
total_req = 6196 

Dual Bus Interface Util: 
issued_total_row = 3072 
issued_total_col = 6196 
Row_Bus_Util =  0.041583 
CoL_Bus_Util = 0.083869 
Either_Row_CoL_Bus_Util = 0.104647 
Issued_on_Two_Bus_Simul_Util = 0.020805 
issued_two_Eff = 0.198810 
queue_avg = 2.990430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=2.99043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66157 n_act=1546 n_pre=1530 n_ref_event=0 n_req=6216 n_rd=6216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08414
n_activity=14777 dram_eff=0.4207
bk0: 420a 70252i bk1: 416a 70262i bk2: 408a 70376i bk3: 408a 70425i bk4: 384a 70399i bk5: 384a 70514i bk6: 396a 70404i bk7: 388a 70453i bk8: 380a 70405i bk9: 384a 70410i bk10: 380a 70390i bk11: 380a 70425i bk12: 368a 70697i bk13: 372a 70693i bk14: 376a 70384i bk15: 372a 70588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751287
Row_Buffer_Locality_read = 0.751287
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.558876
Bank_Level_Parallism_Col = 2.843265
Bank_Level_Parallism_Ready = 1.562259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.952328 

BW Util details:
bwutil = 0.084140 
total_CMD = 73877 
util_bw = 6216 
Wasted_Col = 5630 
Wasted_Row = 1572 
Idle = 60459 

BW Util Bottlenecks: 
RCDc_limit = 8464 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3510 
rwq = 0 
CCDLc_limit_alone = 3510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66157 
Read = 6216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1546 
n_pre = 1530 
n_ref = 0 
n_req = 6216 
total_req = 6216 

Dual Bus Interface Util: 
issued_total_row = 3076 
issued_total_col = 6216 
Row_Bus_Util =  0.041637 
CoL_Bus_Util = 0.084140 
Either_Row_CoL_Bus_Util = 0.104498 
Issued_on_Two_Bus_Simul_Util = 0.021279 
issued_two_Eff = 0.203627 
queue_avg = 3.009976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.00998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66186 n_act=1539 n_pre=1523 n_ref_event=0 n_req=6184 n_rd=6184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08371
n_activity=14687 dram_eff=0.4211
bk0: 416a 70195i bk1: 416a 70187i bk2: 408a 70483i bk3: 408a 70446i bk4: 376a 70396i bk5: 384a 70378i bk6: 392a 70402i bk7: 392a 70464i bk8: 384a 70363i bk9: 380a 70343i bk10: 376a 70576i bk11: 376a 70505i bk12: 364a 70471i bk13: 368a 70602i bk14: 372a 70595i bk15: 372a 70582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751132
Row_Buffer_Locality_read = 0.751132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.546184
Bank_Level_Parallism_Col = 2.776733
Bank_Level_Parallism_Ready = 1.534929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.908066 

BW Util details:
bwutil = 0.083707 
total_CMD = 73877 
util_bw = 6184 
Wasted_Col = 5791 
Wasted_Row = 1493 
Idle = 60409 

BW Util Bottlenecks: 
RCDc_limit = 8704 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3647 
rwq = 0 
CCDLc_limit_alone = 3647 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66186 
Read = 6184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1539 
n_pre = 1523 
n_ref = 0 
n_req = 6184 
total_req = 6184 

Dual Bus Interface Util: 
issued_total_row = 3062 
issued_total_col = 6184 
Row_Bus_Util =  0.041447 
CoL_Bus_Util = 0.083707 
Either_Row_CoL_Bus_Util = 0.104105 
Issued_on_Two_Bus_Simul_Util = 0.021048 
issued_two_Eff = 0.202184 
queue_avg = 2.988887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=2.98889
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66192 n_act=1544 n_pre=1528 n_ref_event=0 n_req=6216 n_rd=6216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08414
n_activity=14506 dram_eff=0.4285
bk0: 416a 70163i bk1: 416a 70276i bk2: 412a 70215i bk3: 408a 70289i bk4: 384a 70402i bk5: 376a 70572i bk6: 400a 70319i bk7: 396a 70430i bk8: 380a 70334i bk9: 384a 70259i bk10: 376a 70396i bk11: 376a 70492i bk12: 372a 70463i bk13: 372a 70491i bk14: 372a 70542i bk15: 376a 70604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751609
Row_Buffer_Locality_read = 0.751609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.695267
Bank_Level_Parallism_Col = 2.909847
Bank_Level_Parallism_Ready = 1.613095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.968303 

BW Util details:
bwutil = 0.084140 
total_CMD = 73877 
util_bw = 6216 
Wasted_Col = 5511 
Wasted_Row = 1478 
Idle = 60672 

BW Util Bottlenecks: 
RCDc_limit = 8243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3557 
rwq = 0 
CCDLc_limit_alone = 3557 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66192 
Read = 6216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1544 
n_pre = 1528 
n_ref = 0 
n_req = 6216 
total_req = 6216 

Dual Bus Interface Util: 
issued_total_row = 3072 
issued_total_col = 6216 
Row_Bus_Util =  0.041583 
CoL_Bus_Util = 0.084140 
Either_Row_CoL_Bus_Util = 0.104024 
Issued_on_Two_Bus_Simul_Util = 0.021698 
issued_two_Eff = 0.208588 
queue_avg = 2.906236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=2.90624
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66157 n_act=1543 n_pre=1527 n_ref_event=0 n_req=6212 n_rd=6212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08409
n_activity=14587 dram_eff=0.4259
bk0: 416a 70251i bk1: 420a 70253i bk2: 408a 70260i bk3: 408a 70175i bk4: 380a 70548i bk5: 380a 70541i bk6: 392a 70361i bk7: 400a 70178i bk8: 384a 70314i bk9: 384a 70301i bk10: 376a 70491i bk11: 376a 70364i bk12: 372a 70471i bk13: 372a 70400i bk14: 372a 70561i bk15: 372a 70361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751610
Row_Buffer_Locality_read = 0.751610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.706228
Bank_Level_Parallism_Col = 2.902940
Bank_Level_Parallism_Ready = 1.624920
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.953318 

BW Util details:
bwutil = 0.084086 
total_CMD = 73877 
util_bw = 6212 
Wasted_Col = 5600 
Wasted_Row = 1450 
Idle = 60615 

BW Util Bottlenecks: 
RCDc_limit = 8275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3665 
rwq = 0 
CCDLc_limit_alone = 3665 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66157 
Read = 6212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1543 
n_pre = 1527 
n_ref = 0 
n_req = 6212 
total_req = 6212 

Dual Bus Interface Util: 
issued_total_row = 3070 
issued_total_col = 6212 
Row_Bus_Util =  0.041556 
CoL_Bus_Util = 0.084086 
Either_Row_CoL_Bus_Util = 0.104498 
Issued_on_Two_Bus_Simul_Util = 0.021143 
issued_two_Eff = 0.202332 
queue_avg = 3.088593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08859
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66154 n_act=1545 n_pre=1529 n_ref_event=0 n_req=6208 n_rd=6208 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08403
n_activity=14826 dram_eff=0.4187
bk0: 416a 70025i bk1: 420a 70098i bk2: 412a 70063i bk3: 408a 70351i bk4: 384a 70453i bk5: 376a 70529i bk6: 392a 70245i bk7: 396a 70184i bk8: 380a 70313i bk9: 384a 70329i bk10: 376a 70440i bk11: 376a 70508i bk12: 372a 70482i bk13: 372a 70398i bk14: 372a 70460i bk15: 372a 70463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751128
Row_Buffer_Locality_read = 0.751128
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.644049
Bank_Level_Parallism_Col = 2.887575
Bank_Level_Parallism_Ready = 1.634182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914533 

BW Util details:
bwutil = 0.084032 
total_CMD = 73877 
util_bw = 6208 
Wasted_Col = 5747 
Wasted_Row = 1589 
Idle = 60333 

BW Util Bottlenecks: 
RCDc_limit = 8580 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3804 
rwq = 0 
CCDLc_limit_alone = 3804 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66154 
Read = 6208 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1545 
n_pre = 1529 
n_ref = 0 
n_req = 6208 
total_req = 6208 

Dual Bus Interface Util: 
issued_total_row = 3074 
issued_total_col = 6208 
Row_Bus_Util =  0.041610 
CoL_Bus_Util = 0.084032 
Either_Row_CoL_Bus_Util = 0.104539 
Issued_on_Two_Bus_Simul_Util = 0.021103 
issued_two_Eff = 0.201865 
queue_avg = 3.090407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.09041
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66123 n_act=1549 n_pre=1533 n_ref_event=0 n_req=6220 n_rd=6220 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08419
n_activity=14827 dram_eff=0.4195
bk0: 420a 70158i bk1: 420a 70098i bk2: 408a 70247i bk3: 408a 70191i bk4: 380a 70634i bk5: 380a 70495i bk6: 396a 70378i bk7: 400a 70182i bk8: 384a 70425i bk9: 384a 70314i bk10: 376a 70440i bk11: 376a 70564i bk12: 372a 70510i bk13: 372a 70477i bk14: 372a 70665i bk15: 372a 70518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750965
Row_Buffer_Locality_read = 0.750965
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.608793
Bank_Level_Parallism_Col = 2.843992
Bank_Level_Parallism_Ready = 1.584727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.920764 

BW Util details:
bwutil = 0.084194 
total_CMD = 73877 
util_bw = 6220 
Wasted_Col = 5723 
Wasted_Row = 1500 
Idle = 60434 

BW Util Bottlenecks: 
RCDc_limit = 8627 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3756 
rwq = 0 
CCDLc_limit_alone = 3756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66123 
Read = 6220 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1549 
n_pre = 1533 
n_ref = 0 
n_req = 6220 
total_req = 6220 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 6220 
Row_Bus_Util =  0.041718 
CoL_Bus_Util = 0.084194 
Either_Row_CoL_Bus_Util = 0.104958 
Issued_on_Two_Bus_Simul_Util = 0.020954 
issued_two_Eff = 0.199639 
queue_avg = 3.041177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04118
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66141 n_act=1547 n_pre=1531 n_ref_event=0 n_req=6216 n_rd=6216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08414
n_activity=14810 dram_eff=0.4197
bk0: 420a 69949i bk1: 420a 70081i bk2: 408a 70303i bk3: 408a 70242i bk4: 384a 70411i bk5: 384a 70617i bk6: 396a 70339i bk7: 388a 70328i bk8: 380a 70322i bk9: 384a 70355i bk10: 380a 70436i bk11: 380a 70406i bk12: 368a 70363i bk13: 372a 70452i bk14: 372a 70531i bk15: 372a 70499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751126
Row_Buffer_Locality_read = 0.751126
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.686326
Bank_Level_Parallism_Col = 2.877848
Bank_Level_Parallism_Ready = 1.603604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.940723 

BW Util details:
bwutil = 0.084140 
total_CMD = 73877 
util_bw = 6216 
Wasted_Col = 5632 
Wasted_Row = 1513 
Idle = 60516 

BW Util Bottlenecks: 
RCDc_limit = 8519 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3651 
rwq = 0 
CCDLc_limit_alone = 3651 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66141 
Read = 6216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1547 
n_pre = 1531 
n_ref = 0 
n_req = 6216 
total_req = 6216 

Dual Bus Interface Util: 
issued_total_row = 3078 
issued_total_col = 6216 
Row_Bus_Util =  0.041664 
CoL_Bus_Util = 0.084140 
Either_Row_CoL_Bus_Util = 0.104715 
Issued_on_Two_Bus_Simul_Util = 0.021089 
issued_two_Eff = 0.201396 
queue_avg = 3.080431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=3.08043
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66217 n_act=1544 n_pre=1528 n_ref_event=0 n_req=6196 n_rd=6196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08387
n_activity=14814 dram_eff=0.4183
bk0: 420a 70207i bk1: 416a 70307i bk2: 408a 70250i bk3: 408a 70383i bk4: 376a 70525i bk5: 384a 70499i bk6: 396a 70321i bk7: 392a 70394i bk8: 384a 70330i bk9: 380a 70390i bk10: 376a 70530i bk11: 376a 70501i bk12: 368a 70527i bk13: 368a 70462i bk14: 372a 70536i bk15: 372a 70333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750807
Row_Buffer_Locality_read = 0.750807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.596992
Bank_Level_Parallism_Col = 2.838751
Bank_Level_Parallism_Ready = 1.564558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919333 

BW Util details:
bwutil = 0.083869 
total_CMD = 73877 
util_bw = 6196 
Wasted_Col = 5671 
Wasted_Row = 1562 
Idle = 60448 

BW Util Bottlenecks: 
RCDc_limit = 8446 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3754 
rwq = 0 
CCDLc_limit_alone = 3754 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66217 
Read = 6196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1544 
n_pre = 1528 
n_ref = 0 
n_req = 6196 
total_req = 6196 

Dual Bus Interface Util: 
issued_total_row = 3072 
issued_total_col = 6196 
Row_Bus_Util =  0.041583 
CoL_Bus_Util = 0.083869 
Either_Row_CoL_Bus_Util = 0.103686 
Issued_on_Two_Bus_Simul_Util = 0.021766 
issued_two_Eff = 0.209922 
queue_avg = 2.994667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=2.99467
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66199 n_act=1547 n_pre=1531 n_ref_event=0 n_req=6216 n_rd=6216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08414
n_activity=14781 dram_eff=0.4205
bk0: 420a 70254i bk1: 416a 70129i bk2: 408a 70311i bk3: 408a 70422i bk4: 384a 70391i bk5: 384a 70546i bk6: 396a 70321i bk7: 388a 70375i bk8: 380a 70379i bk9: 384a 70344i bk10: 380a 70319i bk11: 380a 70438i bk12: 368a 70670i bk13: 372a 70495i bk14: 376a 70415i bk15: 372a 70659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751126
Row_Buffer_Locality_read = 0.751126
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.586829
Bank_Level_Parallism_Col = 2.854583
Bank_Level_Parallism_Ready = 1.571429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.935608 

BW Util details:
bwutil = 0.084140 
total_CMD = 73877 
util_bw = 6216 
Wasted_Col = 5633 
Wasted_Row = 1620 
Idle = 60408 

BW Util Bottlenecks: 
RCDc_limit = 8451 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3580 
rwq = 0 
CCDLc_limit_alone = 3580 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66199 
Read = 6216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1547 
n_pre = 1531 
n_ref = 0 
n_req = 6216 
total_req = 6216 

Dual Bus Interface Util: 
issued_total_row = 3078 
issued_total_col = 6216 
Row_Bus_Util =  0.041664 
CoL_Bus_Util = 0.084140 
Either_Row_CoL_Bus_Util = 0.103930 
Issued_on_Two_Bus_Simul_Util = 0.021874 
issued_two_Eff = 0.210471 
queue_avg = 3.040879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04088
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66138 n_act=1540 n_pre=1524 n_ref_event=0 n_req=6184 n_rd=6184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08371
n_activity=14603 dram_eff=0.4235
bk0: 416a 70168i bk1: 416a 70159i bk2: 408a 70402i bk3: 408a 70395i bk4: 376a 70451i bk5: 384a 70478i bk6: 392a 70466i bk7: 392a 70407i bk8: 384a 70308i bk9: 380a 70346i bk10: 376a 70526i bk11: 376a 70562i bk12: 364a 70440i bk13: 368a 70473i bk14: 372a 70525i bk15: 372a 70586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750970
Row_Buffer_Locality_read = 0.750970
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.609575
Bank_Level_Parallism_Col = 2.800954
Bank_Level_Parallism_Ready = 1.549321
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.925017 

BW Util details:
bwutil = 0.083707 
total_CMD = 73877 
util_bw = 6184 
Wasted_Col = 5727 
Wasted_Row = 1436 
Idle = 60530 

BW Util Bottlenecks: 
RCDc_limit = 8626 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3573 
rwq = 0 
CCDLc_limit_alone = 3573 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66138 
Read = 6184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1540 
n_pre = 1524 
n_ref = 0 
n_req = 6184 
total_req = 6184 

Dual Bus Interface Util: 
issued_total_row = 3064 
issued_total_col = 6184 
Row_Bus_Util =  0.041474 
CoL_Bus_Util = 0.083707 
Either_Row_CoL_Bus_Util = 0.104755 
Issued_on_Two_Bus_Simul_Util = 0.020426 
issued_two_Eff = 0.194986 
queue_avg = 2.979493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=2.97949
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66214 n_act=1546 n_pre=1530 n_ref_event=0 n_req=6216 n_rd=6216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08414
n_activity=14511 dram_eff=0.4284
bk0: 416a 70191i bk1: 416a 70322i bk2: 412a 70340i bk3: 408a 70374i bk4: 384a 70365i bk5: 376a 70564i bk6: 400a 70314i bk7: 396a 70264i bk8: 380a 70361i bk9: 384a 70416i bk10: 376a 70413i bk11: 376a 70504i bk12: 372a 70521i bk13: 372a 70496i bk14: 372a 70605i bk15: 376a 70447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751287
Row_Buffer_Locality_read = 0.751287
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.675981
Bank_Level_Parallism_Col = 2.887901
Bank_Level_Parallism_Ready = 1.611647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.978755 

BW Util details:
bwutil = 0.084140 
total_CMD = 73877 
util_bw = 6216 
Wasted_Col = 5530 
Wasted_Row = 1460 
Idle = 60671 

BW Util Bottlenecks: 
RCDc_limit = 8256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3500 
rwq = 0 
CCDLc_limit_alone = 3500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66214 
Read = 6216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1546 
n_pre = 1530 
n_ref = 0 
n_req = 6216 
total_req = 6216 

Dual Bus Interface Util: 
issued_total_row = 3076 
issued_total_col = 6216 
Row_Bus_Util =  0.041637 
CoL_Bus_Util = 0.084140 
Either_Row_CoL_Bus_Util = 0.103726 
Issued_on_Two_Bus_Simul_Util = 0.022050 
issued_two_Eff = 0.212580 
queue_avg = 2.922290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=2.92229
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66154 n_act=1543 n_pre=1527 n_ref_event=0 n_req=6212 n_rd=6212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08409
n_activity=14592 dram_eff=0.4257
bk0: 416a 70111i bk1: 420a 70152i bk2: 408a 70392i bk3: 408a 70258i bk4: 380a 70524i bk5: 380a 70446i bk6: 392a 70435i bk7: 400a 70296i bk8: 384a 70296i bk9: 384a 70297i bk10: 376a 70503i bk11: 376a 70308i bk12: 372a 70435i bk13: 372a 70388i bk14: 372a 70679i bk15: 372a 70335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751610
Row_Buffer_Locality_read = 0.751610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.708959
Bank_Level_Parallism_Col = 2.925175
Bank_Level_Parallism_Ready = 1.632003
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.972547 

BW Util details:
bwutil = 0.084086 
total_CMD = 73877 
util_bw = 6212 
Wasted_Col = 5519 
Wasted_Row = 1518 
Idle = 60628 

BW Util Bottlenecks: 
RCDc_limit = 8386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3506 
rwq = 0 
CCDLc_limit_alone = 3506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66154 
Read = 6212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1543 
n_pre = 1527 
n_ref = 0 
n_req = 6212 
total_req = 6212 

Dual Bus Interface Util: 
issued_total_row = 3070 
issued_total_col = 6212 
Row_Bus_Util =  0.041556 
CoL_Bus_Util = 0.084086 
Either_Row_CoL_Bus_Util = 0.104539 
Issued_on_Two_Bus_Simul_Util = 0.021103 
issued_two_Eff = 0.201865 
queue_avg = 3.094346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09435
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66184 n_act=1545 n_pre=1529 n_ref_event=0 n_req=6208 n_rd=6208 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08403
n_activity=14663 dram_eff=0.4234
bk0: 416a 69978i bk1: 420a 70088i bk2: 412a 70239i bk3: 408a 70178i bk4: 384a 70539i bk5: 376a 70492i bk6: 392a 70461i bk7: 396a 70244i bk8: 380a 70440i bk9: 384a 70421i bk10: 376a 70472i bk11: 376a 70486i bk12: 372a 70432i bk13: 372a 70444i bk14: 372a 70440i bk15: 372a 70589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751128
Row_Buffer_Locality_read = 0.751128
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.654240
Bank_Level_Parallism_Col = 2.829320
Bank_Level_Parallism_Ready = 1.574259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.913346 

BW Util details:
bwutil = 0.084032 
total_CMD = 73877 
util_bw = 6208 
Wasted_Col = 5755 
Wasted_Row = 1422 
Idle = 60492 

BW Util Bottlenecks: 
RCDc_limit = 8498 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3894 
rwq = 0 
CCDLc_limit_alone = 3894 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66184 
Read = 6208 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1545 
n_pre = 1529 
n_ref = 0 
n_req = 6208 
total_req = 6208 

Dual Bus Interface Util: 
issued_total_row = 3074 
issued_total_col = 6208 
Row_Bus_Util =  0.041610 
CoL_Bus_Util = 0.084032 
Either_Row_CoL_Bus_Util = 0.104133 
Issued_on_Two_Bus_Simul_Util = 0.021509 
issued_two_Eff = 0.206551 
queue_avg = 3.079510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.07951
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66151 n_act=1551 n_pre=1535 n_ref_event=0 n_req=6220 n_rd=6220 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08419
n_activity=14848 dram_eff=0.4189
bk0: 420a 70132i bk1: 420a 70161i bk2: 408a 70380i bk3: 408a 70353i bk4: 380a 70577i bk5: 380a 70541i bk6: 396a 70496i bk7: 400a 70139i bk8: 384a 70483i bk9: 384a 70445i bk10: 376a 70565i bk11: 376a 70471i bk12: 372a 70472i bk13: 372a 70551i bk14: 372a 70715i bk15: 372a 70496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750643
Row_Buffer_Locality_read = 0.750643
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.561528
Bank_Level_Parallism_Col = 2.789278
Bank_Level_Parallism_Ready = 1.542122
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.914985 

BW Util details:
bwutil = 0.084194 
total_CMD = 73877 
util_bw = 6220 
Wasted_Col = 5792 
Wasted_Row = 1421 
Idle = 60444 

BW Util Bottlenecks: 
RCDc_limit = 8619 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3889 
rwq = 0 
CCDLc_limit_alone = 3889 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66151 
Read = 6220 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1551 
n_pre = 1535 
n_ref = 0 
n_req = 6220 
total_req = 6220 

Dual Bus Interface Util: 
issued_total_row = 3086 
issued_total_col = 6220 
Row_Bus_Util =  0.041772 
CoL_Bus_Util = 0.084194 
Either_Row_CoL_Bus_Util = 0.104579 
Issued_on_Two_Bus_Simul_Util = 0.021387 
issued_two_Eff = 0.204504 
queue_avg = 3.001272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.00127
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66118 n_act=1548 n_pre=1532 n_ref_event=0 n_req=6216 n_rd=6216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08414
n_activity=14895 dram_eff=0.4173
bk0: 420a 70129i bk1: 420a 70059i bk2: 408a 70303i bk3: 408a 70260i bk4: 384a 70287i bk5: 384a 70519i bk6: 396a 70228i bk7: 388a 70178i bk8: 380a 70398i bk9: 384a 70336i bk10: 380a 70479i bk11: 380a 70400i bk12: 368a 70320i bk13: 372a 70331i bk14: 372a 70490i bk15: 372a 70393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750965
Row_Buffer_Locality_read = 0.750965
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.693926
Bank_Level_Parallism_Col = 2.889693
Bank_Level_Parallism_Ready = 1.626770
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.912010 

BW Util details:
bwutil = 0.084140 
total_CMD = 73877 
util_bw = 6216 
Wasted_Col = 5696 
Wasted_Row = 1539 
Idle = 60426 

BW Util Bottlenecks: 
RCDc_limit = 8601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3957 
rwq = 0 
CCDLc_limit_alone = 3957 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66118 
Read = 6216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1548 
n_pre = 1532 
n_ref = 0 
n_req = 6216 
total_req = 6216 

Dual Bus Interface Util: 
issued_total_row = 3080 
issued_total_col = 6216 
Row_Bus_Util =  0.041691 
CoL_Bus_Util = 0.084140 
Either_Row_CoL_Bus_Util = 0.105026 
Issued_on_Two_Bus_Simul_Util = 0.020805 
issued_two_Eff = 0.198093 
queue_avg = 3.161295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=3.1613
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66121 n_act=1544 n_pre=1528 n_ref_event=0 n_req=6196 n_rd=6196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08387
n_activity=14834 dram_eff=0.4177
bk0: 420a 70178i bk1: 416a 70233i bk2: 408a 70292i bk3: 408a 70371i bk4: 376a 70731i bk5: 384a 70556i bk6: 396a 70351i bk7: 392a 70395i bk8: 384a 70189i bk9: 380a 70415i bk10: 376a 70627i bk11: 376a 70508i bk12: 368a 70485i bk13: 368a 70458i bk14: 372a 70522i bk15: 372a 70551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750807
Row_Buffer_Locality_read = 0.750807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.588112
Bank_Level_Parallism_Col = 2.827527
Bank_Level_Parallism_Ready = 1.529212
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930151 

BW Util details:
bwutil = 0.083869 
total_CMD = 73877 
util_bw = 6196 
Wasted_Col = 5609 
Wasted_Row = 1570 
Idle = 60502 

BW Util Bottlenecks: 
RCDc_limit = 8511 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3705 
rwq = 0 
CCDLc_limit_alone = 3705 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66121 
Read = 6196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1544 
n_pre = 1528 
n_ref = 0 
n_req = 6196 
total_req = 6196 

Dual Bus Interface Util: 
issued_total_row = 3072 
issued_total_col = 6196 
Row_Bus_Util =  0.041583 
CoL_Bus_Util = 0.083869 
Either_Row_CoL_Bus_Util = 0.104985 
Issued_on_Two_Bus_Simul_Util = 0.020466 
issued_two_Eff = 0.194946 
queue_avg = 2.941497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=2.9415
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66174 n_act=1548 n_pre=1532 n_ref_event=0 n_req=6216 n_rd=6216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08414
n_activity=14818 dram_eff=0.4195
bk0: 420a 70207i bk1: 416a 70355i bk2: 408a 70297i bk3: 408a 70339i bk4: 384a 70393i bk5: 384a 70533i bk6: 396a 70359i bk7: 388a 70501i bk8: 380a 70473i bk9: 384a 70422i bk10: 380a 70385i bk11: 380a 70436i bk12: 368a 70663i bk13: 372a 70591i bk14: 376a 70350i bk15: 372a 70473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750965
Row_Buffer_Locality_read = 0.750965
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.548690
Bank_Level_Parallism_Col = 2.832792
Bank_Level_Parallism_Ready = 1.546332
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930501 

BW Util details:
bwutil = 0.084140 
total_CMD = 73877 
util_bw = 6216 
Wasted_Col = 5675 
Wasted_Row = 1623 
Idle = 60363 

BW Util Bottlenecks: 
RCDc_limit = 8484 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3519 
rwq = 0 
CCDLc_limit_alone = 3519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66174 
Read = 6216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1548 
n_pre = 1532 
n_ref = 0 
n_req = 6216 
total_req = 6216 

Dual Bus Interface Util: 
issued_total_row = 3080 
issued_total_col = 6216 
Row_Bus_Util =  0.041691 
CoL_Bus_Util = 0.084140 
Either_Row_CoL_Bus_Util = 0.104268 
Issued_on_Two_Bus_Simul_Util = 0.021563 
issued_two_Eff = 0.206803 
queue_avg = 3.004102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0041
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66161 n_act=1539 n_pre=1523 n_ref_event=0 n_req=6184 n_rd=6184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08371
n_activity=14694 dram_eff=0.4209
bk0: 416a 70237i bk1: 416a 70059i bk2: 408a 70460i bk3: 408a 70325i bk4: 376a 70475i bk5: 384a 70429i bk6: 392a 70500i bk7: 392a 70345i bk8: 384a 70373i bk9: 380a 70304i bk10: 376a 70612i bk11: 376a 70515i bk12: 364a 70444i bk13: 368a 70495i bk14: 372a 70618i bk15: 372a 70406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751132
Row_Buffer_Locality_read = 0.751132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.578275
Bank_Level_Parallism_Col = 2.840014
Bank_Level_Parallism_Ready = 1.609961
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930985 

BW Util details:
bwutil = 0.083707 
total_CMD = 73877 
util_bw = 6184 
Wasted_Col = 5753 
Wasted_Row = 1522 
Idle = 60418 

BW Util Bottlenecks: 
RCDc_limit = 8588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3624 
rwq = 0 
CCDLc_limit_alone = 3624 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66161 
Read = 6184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1539 
n_pre = 1523 
n_ref = 0 
n_req = 6184 
total_req = 6184 

Dual Bus Interface Util: 
issued_total_row = 3062 
issued_total_col = 6184 
Row_Bus_Util =  0.041447 
CoL_Bus_Util = 0.083707 
Either_Row_CoL_Bus_Util = 0.104444 
Issued_on_Two_Bus_Simul_Util = 0.020710 
issued_two_Eff = 0.198289 
queue_avg = 2.958444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=2.95844
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66177 n_act=1545 n_pre=1529 n_ref_event=0 n_req=6216 n_rd=6216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08414
n_activity=14599 dram_eff=0.4258
bk0: 416a 70244i bk1: 416a 70280i bk2: 412a 70256i bk3: 408a 70462i bk4: 384a 70413i bk5: 376a 70546i bk6: 400a 70246i bk7: 396a 70333i bk8: 380a 70311i bk9: 384a 70330i bk10: 376a 70432i bk11: 376a 70590i bk12: 372a 70507i bk13: 372a 70599i bk14: 372a 70386i bk15: 376a 70594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751448
Row_Buffer_Locality_read = 0.751448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.639131
Bank_Level_Parallism_Col = 2.880127
Bank_Level_Parallism_Ready = 1.603282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.956144 

BW Util details:
bwutil = 0.084140 
total_CMD = 73877 
util_bw = 6216 
Wasted_Col = 5595 
Wasted_Row = 1493 
Idle = 60573 

BW Util Bottlenecks: 
RCDc_limit = 8192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3419 
rwq = 0 
CCDLc_limit_alone = 3419 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66177 
Read = 6216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1545 
n_pre = 1529 
n_ref = 0 
n_req = 6216 
total_req = 6216 

Dual Bus Interface Util: 
issued_total_row = 3074 
issued_total_col = 6216 
Row_Bus_Util =  0.041610 
CoL_Bus_Util = 0.084140 
Either_Row_CoL_Bus_Util = 0.104227 
Issued_on_Two_Bus_Simul_Util = 0.021522 
issued_two_Eff = 0.206494 
queue_avg = 2.932929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=2.93293
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66120 n_act=1543 n_pre=1527 n_ref_event=0 n_req=6212 n_rd=6212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08409
n_activity=14646 dram_eff=0.4241
bk0: 416a 70129i bk1: 420a 70062i bk2: 408a 70432i bk3: 408a 70216i bk4: 380a 70475i bk5: 380a 70437i bk6: 392a 70365i bk7: 400a 70239i bk8: 384a 70282i bk9: 384a 70316i bk10: 376a 70399i bk11: 376a 70384i bk12: 372a 70348i bk13: 372a 70301i bk14: 372a 70618i bk15: 372a 70396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751610
Row_Buffer_Locality_read = 0.751610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.730879
Bank_Level_Parallism_Col = 2.911227
Bank_Level_Parallism_Ready = 1.635544
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.937645 

BW Util details:
bwutil = 0.084086 
total_CMD = 73877 
util_bw = 6212 
Wasted_Col = 5622 
Wasted_Row = 1450 
Idle = 60593 

BW Util Bottlenecks: 
RCDc_limit = 8405 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3685 
rwq = 0 
CCDLc_limit_alone = 3685 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66120 
Read = 6212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1543 
n_pre = 1527 
n_ref = 0 
n_req = 6212 
total_req = 6212 

Dual Bus Interface Util: 
issued_total_row = 3070 
issued_total_col = 6212 
Row_Bus_Util =  0.041556 
CoL_Bus_Util = 0.084086 
Either_Row_CoL_Bus_Util = 0.104999 
Issued_on_Two_Bus_Simul_Util = 0.020642 
issued_two_Eff = 0.196597 
queue_avg = 3.131137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13114
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66185 n_act=1545 n_pre=1529 n_ref_event=0 n_req=6208 n_rd=6208 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08403
n_activity=14620 dram_eff=0.4246
bk0: 416a 69961i bk1: 420a 70192i bk2: 412a 70104i bk3: 408a 70305i bk4: 384a 70457i bk5: 376a 70539i bk6: 392a 70332i bk7: 396a 70268i bk8: 380a 70336i bk9: 384a 70388i bk10: 376a 70491i bk11: 376a 70500i bk12: 372a 70368i bk13: 372a 70435i bk14: 372a 70521i bk15: 372a 70522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751128
Row_Buffer_Locality_read = 0.751128
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.684625
Bank_Level_Parallism_Col = 2.851051
Bank_Level_Parallism_Ready = 1.569265
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.916937 

BW Util details:
bwutil = 0.084032 
total_CMD = 73877 
util_bw = 6208 
Wasted_Col = 5665 
Wasted_Row = 1473 
Idle = 60531 

BW Util Bottlenecks: 
RCDc_limit = 8491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3826 
rwq = 0 
CCDLc_limit_alone = 3826 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66185 
Read = 6208 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1545 
n_pre = 1529 
n_ref = 0 
n_req = 6208 
total_req = 6208 

Dual Bus Interface Util: 
issued_total_row = 3074 
issued_total_col = 6208 
Row_Bus_Util =  0.041610 
CoL_Bus_Util = 0.084032 
Either_Row_CoL_Bus_Util = 0.104119 
Issued_on_Two_Bus_Simul_Util = 0.021522 
issued_two_Eff = 0.206708 
queue_avg = 3.042354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=3.04235
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66151 n_act=1549 n_pre=1533 n_ref_event=0 n_req=6220 n_rd=6220 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08419
n_activity=14816 dram_eff=0.4198
bk0: 420a 70001i bk1: 420a 70026i bk2: 408a 70365i bk3: 408a 70297i bk4: 380a 70492i bk5: 380a 70562i bk6: 396a 70411i bk7: 400a 70332i bk8: 384a 70397i bk9: 384a 70354i bk10: 376a 70593i bk11: 376a 70476i bk12: 372a 70539i bk13: 372a 70504i bk14: 372a 70654i bk15: 372a 70622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750965
Row_Buffer_Locality_read = 0.750965
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.596286
Bank_Level_Parallism_Col = 2.816503
Bank_Level_Parallism_Ready = 1.548392
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.908421 

BW Util details:
bwutil = 0.084194 
total_CMD = 73877 
util_bw = 6220 
Wasted_Col = 5751 
Wasted_Row = 1437 
Idle = 60469 

BW Util Bottlenecks: 
RCDc_limit = 8661 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3880 
rwq = 0 
CCDLc_limit_alone = 3880 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66151 
Read = 6220 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1549 
n_pre = 1533 
n_ref = 0 
n_req = 6220 
total_req = 6220 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 6220 
Row_Bus_Util =  0.041718 
CoL_Bus_Util = 0.084194 
Either_Row_CoL_Bus_Util = 0.104579 
Issued_on_Two_Bus_Simul_Util = 0.021333 
issued_two_Eff = 0.203987 
queue_avg = 2.992623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.99262
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66164 n_act=1547 n_pre=1531 n_ref_event=0 n_req=6216 n_rd=6216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08414
n_activity=14833 dram_eff=0.4191
bk0: 420a 69975i bk1: 420a 70019i bk2: 408a 70397i bk3: 408a 70269i bk4: 384a 70311i bk5: 384a 70495i bk6: 396a 70188i bk7: 388a 70182i bk8: 380a 70383i bk9: 384a 70264i bk10: 380a 70448i bk11: 380a 70514i bk12: 368a 70467i bk13: 372a 70366i bk14: 372a 70540i bk15: 372a 70495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751126
Row_Buffer_Locality_read = 0.751126
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.696992
Bank_Level_Parallism_Col = 2.884424
Bank_Level_Parallism_Ready = 1.588964
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919028 

BW Util details:
bwutil = 0.084140 
total_CMD = 73877 
util_bw = 6216 
Wasted_Col = 5601 
Wasted_Row = 1582 
Idle = 60478 

BW Util Bottlenecks: 
RCDc_limit = 8427 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3975 
rwq = 0 
CCDLc_limit_alone = 3975 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66164 
Read = 6216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1547 
n_pre = 1531 
n_ref = 0 
n_req = 6216 
total_req = 6216 

Dual Bus Interface Util: 
issued_total_row = 3078 
issued_total_col = 6216 
Row_Bus_Util =  0.041664 
CoL_Bus_Util = 0.084140 
Either_Row_CoL_Bus_Util = 0.104403 
Issued_on_Two_Bus_Simul_Util = 0.021400 
issued_two_Eff = 0.204979 
queue_avg = 3.093913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=3.09391
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66186 n_act=1546 n_pre=1530 n_ref_event=0 n_req=6196 n_rd=6196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08387
n_activity=14830 dram_eff=0.4178
bk0: 420a 70130i bk1: 416a 70143i bk2: 408a 70348i bk3: 408a 70283i bk4: 376a 70708i bk5: 384a 70329i bk6: 396a 70221i bk7: 392a 70304i bk8: 384a 70293i bk9: 380a 70265i bk10: 376a 70555i bk11: 376a 70279i bk12: 368a 70532i bk13: 368a 70387i bk14: 372a 70457i bk15: 372a 70500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750484
Row_Buffer_Locality_read = 0.750484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.672099
Bank_Level_Parallism_Col = 2.842622
Bank_Level_Parallism_Ready = 1.572628
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.911667 

BW Util details:
bwutil = 0.083869 
total_CMD = 73877 
util_bw = 6196 
Wasted_Col = 5689 
Wasted_Row = 1491 
Idle = 60501 

BW Util Bottlenecks: 
RCDc_limit = 8439 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3882 
rwq = 0 
CCDLc_limit_alone = 3882 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66186 
Read = 6196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1546 
n_pre = 1530 
n_ref = 0 
n_req = 6196 
total_req = 6196 

Dual Bus Interface Util: 
issued_total_row = 3076 
issued_total_col = 6196 
Row_Bus_Util =  0.041637 
CoL_Bus_Util = 0.083869 
Either_Row_CoL_Bus_Util = 0.104105 
Issued_on_Two_Bus_Simul_Util = 0.021400 
issued_two_Eff = 0.205565 
queue_avg = 3.017340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01734
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66194 n_act=1546 n_pre=1530 n_ref_event=0 n_req=6216 n_rd=6216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08414
n_activity=14781 dram_eff=0.4205
bk0: 420a 70166i bk1: 416a 70213i bk2: 408a 70274i bk3: 408a 70359i bk4: 384a 70476i bk5: 384a 70454i bk6: 396a 70354i bk7: 388a 70451i bk8: 380a 70397i bk9: 384a 70355i bk10: 380a 70455i bk11: 380a 70368i bk12: 368a 70673i bk13: 372a 70622i bk14: 376a 70328i bk15: 372a 70537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751287
Row_Buffer_Locality_read = 0.751287
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.583748
Bank_Level_Parallism_Col = 2.833475
Bank_Level_Parallism_Ready = 1.584459
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.917926 

BW Util details:
bwutil = 0.084140 
total_CMD = 73877 
util_bw = 6216 
Wasted_Col = 5741 
Wasted_Row = 1518 
Idle = 60402 

BW Util Bottlenecks: 
RCDc_limit = 8470 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3747 
rwq = 0 
CCDLc_limit_alone = 3747 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66194 
Read = 6216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1546 
n_pre = 1530 
n_ref = 0 
n_req = 6216 
total_req = 6216 

Dual Bus Interface Util: 
issued_total_row = 3076 
issued_total_col = 6216 
Row_Bus_Util =  0.041637 
CoL_Bus_Util = 0.084140 
Either_Row_CoL_Bus_Util = 0.103997 
Issued_on_Two_Bus_Simul_Util = 0.021779 
issued_two_Eff = 0.209423 
queue_avg = 3.024961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02496
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66148 n_act=1539 n_pre=1523 n_ref_event=0 n_req=6184 n_rd=6184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08371
n_activity=14663 dram_eff=0.4217
bk0: 416a 70117i bk1: 416a 70218i bk2: 408a 70388i bk3: 408a 70411i bk4: 376a 70422i bk5: 384a 70323i bk6: 392a 70432i bk7: 392a 70487i bk8: 384a 70332i bk9: 380a 70302i bk10: 376a 70617i bk11: 376a 70465i bk12: 364a 70545i bk13: 368a 70545i bk14: 372a 70553i bk15: 372a 70531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751132
Row_Buffer_Locality_read = 0.751132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.585824
Bank_Level_Parallism_Col = 2.830523
Bank_Level_Parallism_Ready = 1.585867
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.926418 

BW Util details:
bwutil = 0.083707 
total_CMD = 73877 
util_bw = 6184 
Wasted_Col = 5737 
Wasted_Row = 1496 
Idle = 60460 

BW Util Bottlenecks: 
RCDc_limit = 8629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3685 
rwq = 0 
CCDLc_limit_alone = 3685 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66148 
Read = 6184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1539 
n_pre = 1523 
n_ref = 0 
n_req = 6184 
total_req = 6184 

Dual Bus Interface Util: 
issued_total_row = 3062 
issued_total_col = 6184 
Row_Bus_Util =  0.041447 
CoL_Bus_Util = 0.083707 
Either_Row_CoL_Bus_Util = 0.104620 
Issued_on_Two_Bus_Simul_Util = 0.020534 
issued_two_Eff = 0.196274 
queue_avg = 2.958363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=2.95836
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66183 n_act=1546 n_pre=1530 n_ref_event=0 n_req=6216 n_rd=6216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08414
n_activity=14565 dram_eff=0.4268
bk0: 416a 70254i bk1: 416a 70266i bk2: 412a 70252i bk3: 408a 70404i bk4: 384a 70450i bk5: 376a 70596i bk6: 400a 70294i bk7: 396a 70443i bk8: 380a 70286i bk9: 384a 70442i bk10: 376a 70429i bk11: 376a 70543i bk12: 372a 70515i bk13: 372a 70454i bk14: 372a 70613i bk15: 376a 70558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751287
Row_Buffer_Locality_read = 0.751287
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.633464
Bank_Level_Parallism_Col = 2.888516
Bank_Level_Parallism_Ready = 1.618726
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.960313 

BW Util details:
bwutil = 0.084140 
total_CMD = 73877 
util_bw = 6216 
Wasted_Col = 5576 
Wasted_Row = 1470 
Idle = 60615 

BW Util Bottlenecks: 
RCDc_limit = 8207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3486 
rwq = 0 
CCDLc_limit_alone = 3486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66183 
Read = 6216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1546 
n_pre = 1530 
n_ref = 0 
n_req = 6216 
total_req = 6216 

Dual Bus Interface Util: 
issued_total_row = 3076 
issued_total_col = 6216 
Row_Bus_Util =  0.041637 
CoL_Bus_Util = 0.084140 
Either_Row_CoL_Bus_Util = 0.104146 
Issued_on_Two_Bus_Simul_Util = 0.021631 
issued_two_Eff = 0.207694 
queue_avg = 2.951528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=2.95153
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73877 n_nop=66175 n_act=1542 n_pre=1526 n_ref_event=0 n_req=6212 n_rd=6212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08409
n_activity=14580 dram_eff=0.4261
bk0: 416a 70277i bk1: 420a 70159i bk2: 408a 70438i bk3: 408a 70330i bk4: 380a 70528i bk5: 380a 70512i bk6: 392a 70424i bk7: 400a 70397i bk8: 384a 70339i bk9: 384a 70383i bk10: 376a 70531i bk11: 376a 70441i bk12: 372a 70391i bk13: 372a 70474i bk14: 372a 70633i bk15: 372a 70555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751771
Row_Buffer_Locality_read = 0.751771
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.636727
Bank_Level_Parallism_Col = 2.878631
Bank_Level_Parallism_Ready = 1.584836
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.937327 

BW Util details:
bwutil = 0.084086 
total_CMD = 73877 
util_bw = 6212 
Wasted_Col = 5535 
Wasted_Row = 1502 
Idle = 60628 

BW Util Bottlenecks: 
RCDc_limit = 8351 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3780 
rwq = 0 
CCDLc_limit_alone = 3780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73877 
n_nop = 66175 
Read = 6212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1542 
n_pre = 1526 
n_ref = 0 
n_req = 6212 
total_req = 6212 

Dual Bus Interface Util: 
issued_total_row = 3068 
issued_total_col = 6212 
Row_Bus_Util =  0.041528 
CoL_Bus_Util = 0.084086 
Either_Row_CoL_Bus_Util = 0.104254 
Issued_on_Two_Bus_Simul_Util = 0.021360 
issued_two_Eff = 0.204882 
queue_avg = 3.047011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.04701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6656, Miss = 3624, Miss_rate = 0.544, Pending_hits = 156, Reservation_fails = 1013
L2_cache_bank[1]: Access = 6656, Miss = 3608, Miss_rate = 0.542, Pending_hits = 176, Reservation_fails = 1321
L2_cache_bank[2]: Access = 6656, Miss = 3624, Miss_rate = 0.544, Pending_hits = 137, Reservation_fails = 1135
L2_cache_bank[3]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 180, Reservation_fails = 1263
L2_cache_bank[4]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 176, Reservation_fails = 1242
L2_cache_bank[5]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 164, Reservation_fails = 964
L2_cache_bank[6]: Access = 6656, Miss = 3600, Miss_rate = 0.541, Pending_hits = 187, Reservation_fails = 1175
L2_cache_bank[7]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 156, Reservation_fails = 1190
L2_cache_bank[8]: Access = 6656, Miss = 3624, Miss_rate = 0.544, Pending_hits = 184, Reservation_fails = 1253
L2_cache_bank[9]: Access = 6656, Miss = 3616, Miss_rate = 0.543, Pending_hits = 160, Reservation_fails = 969
L2_cache_bank[10]: Access = 6656, Miss = 3596, Miss_rate = 0.540, Pending_hits = 184, Reservation_fails = 1058
L2_cache_bank[11]: Access = 6656, Miss = 3612, Miss_rate = 0.543, Pending_hits = 156, Reservation_fails = 1222
L2_cache_bank[12]: Access = 6656, Miss = 3628, Miss_rate = 0.545, Pending_hits = 153, Reservation_fails = 1051
L2_cache_bank[13]: Access = 6656, Miss = 3612, Miss_rate = 0.543, Pending_hits = 180, Reservation_fails = 1318
L2_cache_bank[14]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 137, Reservation_fails = 1209
L2_cache_bank[15]: Access = 6656, Miss = 3616, Miss_rate = 0.543, Pending_hits = 180, Reservation_fails = 1282
L2_cache_bank[16]: Access = 6656, Miss = 3624, Miss_rate = 0.544, Pending_hits = 156, Reservation_fails = 1012
L2_cache_bank[17]: Access = 6656, Miss = 3608, Miss_rate = 0.542, Pending_hits = 176, Reservation_fails = 1316
L2_cache_bank[18]: Access = 6656, Miss = 3624, Miss_rate = 0.544, Pending_hits = 137, Reservation_fails = 1134
L2_cache_bank[19]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 180, Reservation_fails = 1257
L2_cache_bank[20]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 176, Reservation_fails = 1233
L2_cache_bank[21]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 164, Reservation_fails = 967
L2_cache_bank[22]: Access = 6656, Miss = 3600, Miss_rate = 0.541, Pending_hits = 187, Reservation_fails = 1177
L2_cache_bank[23]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 155, Reservation_fails = 1178
L2_cache_bank[24]: Access = 6656, Miss = 3624, Miss_rate = 0.544, Pending_hits = 184, Reservation_fails = 1244
L2_cache_bank[25]: Access = 6656, Miss = 3616, Miss_rate = 0.543, Pending_hits = 160, Reservation_fails = 968
L2_cache_bank[26]: Access = 6656, Miss = 3596, Miss_rate = 0.540, Pending_hits = 184, Reservation_fails = 1047
L2_cache_bank[27]: Access = 6656, Miss = 3612, Miss_rate = 0.543, Pending_hits = 156, Reservation_fails = 1223
L2_cache_bank[28]: Access = 6656, Miss = 3628, Miss_rate = 0.545, Pending_hits = 154, Reservation_fails = 1053
L2_cache_bank[29]: Access = 6656, Miss = 3612, Miss_rate = 0.543, Pending_hits = 180, Reservation_fails = 1316
L2_cache_bank[30]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 138, Reservation_fails = 1207
L2_cache_bank[31]: Access = 6656, Miss = 3616, Miss_rate = 0.543, Pending_hits = 180, Reservation_fails = 1274
L2_cache_bank[32]: Access = 6656, Miss = 3624, Miss_rate = 0.544, Pending_hits = 156, Reservation_fails = 1024
L2_cache_bank[33]: Access = 6656, Miss = 3608, Miss_rate = 0.542, Pending_hits = 176, Reservation_fails = 1339
L2_cache_bank[34]: Access = 6656, Miss = 3624, Miss_rate = 0.544, Pending_hits = 137, Reservation_fails = 1142
L2_cache_bank[35]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 180, Reservation_fails = 1282
L2_cache_bank[36]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 176, Reservation_fails = 1265
L2_cache_bank[37]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 164, Reservation_fails = 962
L2_cache_bank[38]: Access = 6656, Miss = 3600, Miss_rate = 0.541, Pending_hits = 186, Reservation_fails = 1184
L2_cache_bank[39]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 156, Reservation_fails = 1222
L2_cache_bank[40]: Access = 6656, Miss = 3624, Miss_rate = 0.544, Pending_hits = 184, Reservation_fails = 1278
L2_cache_bank[41]: Access = 6656, Miss = 3616, Miss_rate = 0.543, Pending_hits = 160, Reservation_fails = 976
L2_cache_bank[42]: Access = 6656, Miss = 3596, Miss_rate = 0.540, Pending_hits = 184, Reservation_fails = 1080
L2_cache_bank[43]: Access = 6656, Miss = 3612, Miss_rate = 0.543, Pending_hits = 156, Reservation_fails = 1229
L2_cache_bank[44]: Access = 6656, Miss = 3628, Miss_rate = 0.545, Pending_hits = 153, Reservation_fails = 1053
L2_cache_bank[45]: Access = 6656, Miss = 3612, Miss_rate = 0.543, Pending_hits = 180, Reservation_fails = 1321
L2_cache_bank[46]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 137, Reservation_fails = 1213
L2_cache_bank[47]: Access = 6656, Miss = 3616, Miss_rate = 0.543, Pending_hits = 180, Reservation_fails = 1293
L2_cache_bank[48]: Access = 6656, Miss = 3624, Miss_rate = 0.544, Pending_hits = 156, Reservation_fails = 1013
L2_cache_bank[49]: Access = 6656, Miss = 3608, Miss_rate = 0.542, Pending_hits = 176, Reservation_fails = 1332
L2_cache_bank[50]: Access = 6656, Miss = 3624, Miss_rate = 0.544, Pending_hits = 137, Reservation_fails = 1139
L2_cache_bank[51]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 180, Reservation_fails = 1275
L2_cache_bank[52]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 176, Reservation_fails = 1257
L2_cache_bank[53]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 164, Reservation_fails = 961
L2_cache_bank[54]: Access = 6656, Miss = 3600, Miss_rate = 0.541, Pending_hits = 187, Reservation_fails = 1185
L2_cache_bank[55]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 156, Reservation_fails = 1212
L2_cache_bank[56]: Access = 6656, Miss = 3624, Miss_rate = 0.544, Pending_hits = 184, Reservation_fails = 1268
L2_cache_bank[57]: Access = 6656, Miss = 3616, Miss_rate = 0.543, Pending_hits = 160, Reservation_fails = 974
L2_cache_bank[58]: Access = 6656, Miss = 3596, Miss_rate = 0.540, Pending_hits = 184, Reservation_fails = 1070
L2_cache_bank[59]: Access = 6656, Miss = 3612, Miss_rate = 0.543, Pending_hits = 156, Reservation_fails = 1229
L2_cache_bank[60]: Access = 6656, Miss = 3628, Miss_rate = 0.545, Pending_hits = 153, Reservation_fails = 1055
L2_cache_bank[61]: Access = 6656, Miss = 3612, Miss_rate = 0.543, Pending_hits = 180, Reservation_fails = 1322
L2_cache_bank[62]: Access = 6656, Miss = 3620, Miss_rate = 0.544, Pending_hits = 137, Reservation_fails = 1212
L2_cache_bank[63]: Access = 6656, Miss = 3616, Miss_rate = 0.543, Pending_hits = 180, Reservation_fails = 1286
L2_total_cache_accesses = 425984
L2_total_cache_misses = 231440
L2_total_cache_miss_rate = 0.5433
L2_total_cache_pending_hits = 10664
L2_total_cache_reservation_fails = 74924
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 183880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 74924
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 149004
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 74924
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.032
average_pipeline_duty_cycle=2208.393555
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2947712
	Total NON REG=461056
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2944064
	Total NON REG=461056
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2946784
	Total NON REG=461056
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2943264
	Total NON REG=461056
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2945216
	Total NON REG=461056
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2946528
	Total NON REG=461056
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2946784
	Total NON REG=461056
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2948256
	Total NON REG=461056
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2948832
	Total NON REG=461056
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2951840
	Total NON REG=461056
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2946464
	Total NON REG=461056
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2946176
	Total NON REG=461056
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2946592
	Total NON REG=461056
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2949536
	Total NON REG=461056
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2947104
	Total NON REG=461056
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2942432
	Total NON REG=461056
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2942880
	Total NON REG=461056
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2941792
	Total NON REG=461056
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2943360
	Total NON REG=461056
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2944448
	Total NON REG=461056
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2942048
	Total NON REG=461056
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2941824
	Total NON REG=461056
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2943552
	Total NON REG=461056
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2940576
	Total NON REG=461056
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2945856
	Total NON REG=461056
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2943776
	Total NON REG=461056
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2939104
	Total NON REG=461056
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2942592
	Total NON REG=461056
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2939712
	Total NON REG=461056
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2942016
	Total NON REG=461056
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2939296
	Total NON REG=461056
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45144
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34912
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24932352
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=171520
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5360
	Total REG Reads=4747776
	Total REG Writes=2941664
	Total NON REG=461056
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0


==========Power Metrics -- Memory==========
Total memory controller accesses: 198672
Total memory controller reads: 198672
Total memory controller writes: 0
!!!Total Shared memory access: 351232
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 393216
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 160848
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 32768
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 393216
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 183880
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 10664
	Cache_stats[GLOBAL_ACC_R][MISS] = 49668
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 74924
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 149004
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 8192
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 393216
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

icnt_total_pkts_mem_to_simt=425984
icnt_total_pkts_simt_to_mem=425984
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 425984
Req_Network_cycles = 98387
Req_Network_injected_packets_per_cycle =       4.3297 
Req_Network_conflicts_per_cycle =       3.4968
Req_Network_conflicts_per_cycle_util =      10.8456
Req_Bank_Level_Parallism =      13.4287
Req_Network_in_buffer_full_per_cycle =       1.7594
Req_Network_in_buffer_avg_util =      18.2910
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0926

Reply_Network_injected_packets_num = 425984
Reply_Network_cycles = 98387
Reply_Network_injected_packets_per_cycle =        4.3297
Reply_Network_conflicts_per_cycle =       10.2003
Reply_Network_conflicts_per_cycle_util =      30.4706
Reply_Bank_Level_Parallism =      12.9337
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.4846
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0541
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 33 sec (333 sec)
gpgpu_simulation_rate = 132240 (inst/sec)
gpgpu_simulation_rate = 295 (cycle/sec)
gpgpu_silicon_slowdown = 3837288x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
