
F070RB_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000016c0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001780  08001780  00011780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080017b0  080017b0  0002080c  2**0
                  CONTENTS
  4 .ARM          00000000  080017b0  080017b0  0002080c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080017b0  080017b0  0002080c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080017b0  080017b0  000117b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080017b4  080017b4  000117b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000800  080017b8  00020800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000080c  080017c4  0002080c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000082c  080017c4  0002082c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002080c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002d02  00000000  00000000  00020834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000dfb  00000000  00000000  00023536  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000358  00000000  00000000  00024338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000002d0  00000000  00000000  00024690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e958  00000000  00000000  00024960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000046ca  00000000  00000000  000332b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00057e49  00000000  00000000  00037982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0008f7cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000a1c  00000000  00000000  0008f820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000080c 	.word	0x2000080c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001768 	.word	0x08001768

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000810 	.word	0x20000810
 8000104:	08001768 	.word	0x08001768

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <vF070rb_DeInitAndJump>:
    uint32_t    stack_addr;     // Stack Pointer
    application_t*  func_p;        // Program Counter
} JumpStruct;

static void vF070rb_DeInitAndJump(uint32_t u32FwAddress)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b08a      	sub	sp, #40	; 0x28
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
  uint32_t u32VectorAddress = 0;
 8000228:	2300      	movs	r3, #0
 800022a:	627b      	str	r3, [r7, #36]	; 0x24

  uint32_t* pu32FwFlashPointer = (uint32_t*)u32FwAddress;
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	623b      	str	r3, [r7, #32]
  uint32_t* pu32FwRamPointer = (uint32_t*)RAM_VECTOR_TABLE_BEGIN;
 8000230:	4b3a      	ldr	r3, [pc, #232]	; (800031c <vF070rb_DeInitAndJump+0xfc>)
 8000232:	61fb      	str	r3, [r7, #28]
  uint32_t u32FirmwareOffset = u32FwAddress - FLASH_BOOTLOADER_BEGIN;
 8000234:	687a      	ldr	r2, [r7, #4]
 8000236:	4b3a      	ldr	r3, [pc, #232]	; (8000320 <vF070rb_DeInitAndJump+0x100>)
 8000238:	1ad3      	subs	r3, r2, r3
 800023a:	60bb      	str	r3, [r7, #8]
  uint32_t u32UnpatchedValue = 0;
 800023c:	2300      	movs	r3, #0
 800023e:	61bb      	str	r3, [r7, #24]
  uint32_t u32PatchedValue = 0;
 8000240:	2300      	movs	r3, #0
 8000242:	617b      	str	r3, [r7, #20]
  u32UnpatchedValue = u32UnpatchedValue;
  u32PatchedValue = u32PatchedValue;

  // Check if we need to do reset handler relocation. Not 100% accurate because
  // if original binary reset handler gets pushed back beyond "natural" 0x5000 border, this fails
  uint32_t u32UnalteredResetAddress = *(pu32FwFlashPointer + 1);
 8000244:	6a3b      	ldr	r3, [r7, #32]
 8000246:	685b      	ldr	r3, [r3, #4]
 8000248:	613b      	str	r3, [r7, #16]

  // Cannot figure out right now what corner case could be
  if (u32UnalteredResetAddress < FLASH_FIRMWARES_EARLIEST_BEGIN)
 800024a:	4b36      	ldr	r3, [pc, #216]	; (8000324 <vF070rb_DeInitAndJump+0x104>)
 800024c:	693a      	ldr	r2, [r7, #16]
 800024e:	429a      	cmp	r2, r3
 8000250:	d22c      	bcs.n	80002ac <vF070rb_DeInitAndJump+0x8c>
  {
    // Detected actual firmware, so copy and patch it.

    // Copy vector table first
    while (pu32FwRamPointer < (uint32_t*)RAM_VECTOR_TABLE_END)
 8000252:	e007      	b.n	8000264 <vF070rb_DeInitAndJump+0x44>
    {
      *(pu32FwRamPointer++) = *(pu32FwFlashPointer++);
 8000254:	6a3a      	ldr	r2, [r7, #32]
 8000256:	1d13      	adds	r3, r2, #4
 8000258:	623b      	str	r3, [r7, #32]
 800025a:	69fb      	ldr	r3, [r7, #28]
 800025c:	1d19      	adds	r1, r3, #4
 800025e:	61f9      	str	r1, [r7, #28]
 8000260:	6812      	ldr	r2, [r2, #0]
 8000262:	601a      	str	r2, [r3, #0]
    while (pu32FwRamPointer < (uint32_t*)RAM_VECTOR_TABLE_END)
 8000264:	69fa      	ldr	r2, [r7, #28]
 8000266:	4b30      	ldr	r3, [pc, #192]	; (8000328 <vF070rb_DeInitAndJump+0x108>)
 8000268:	429a      	cmp	r2, r3
 800026a:	d3f3      	bcc.n	8000254 <vF070rb_DeInitAndJump+0x34>
    // We are given  u32FwAddress = 0x8005000;
    // Firmware binary thinks it is in 0x8000000 (which is actually bootloader start address)
    // Offset is 0x8005000 - 0x8000000 eq u32FwAddress - FLASH_BOOTLOADER_BEGIN

    // Patch vector table...
    pu32FwRamPointer = (uint32_t*)RAM_VECTOR_TABLE_BEGIN;
 800026c:	4b2b      	ldr	r3, [pc, #172]	; (800031c <vF070rb_DeInitAndJump+0xfc>)
 800026e:	61fb      	str	r3, [r7, #28]
    pu32FwRamPointer++; // .. but omit first address, it points to ram
 8000270:	69fb      	ldr	r3, [r7, #28]
 8000272:	3304      	adds	r3, #4
 8000274:	61fb      	str	r3, [r7, #28]

    // Actual patching loop
    while (pu32FwRamPointer < (uint32_t*)RAM_VECTOR_TABLE_END)
 8000276:	e012      	b.n	800029e <vF070rb_DeInitAndJump+0x7e>
    {
      if (*pu32FwRamPointer != 0)
 8000278:	69fb      	ldr	r3, [r7, #28]
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d00b      	beq.n	8000298 <vF070rb_DeInitAndJump+0x78>
      {
        u32UnpatchedValue = *pu32FwRamPointer;
 8000280:	69fb      	ldr	r3, [r7, #28]
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	61bb      	str	r3, [r7, #24]
        *pu32FwRamPointer += u32FirmwareOffset;
 8000286:	69fb      	ldr	r3, [r7, #28]
 8000288:	681a      	ldr	r2, [r3, #0]
 800028a:	68bb      	ldr	r3, [r7, #8]
 800028c:	18d2      	adds	r2, r2, r3
 800028e:	69fb      	ldr	r3, [r7, #28]
 8000290:	601a      	str	r2, [r3, #0]
        u32PatchedValue = *pu32FwRamPointer;
 8000292:	69fb      	ldr	r3, [r7, #28]
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	617b      	str	r3, [r7, #20]
      }
      pu32FwRamPointer++;
 8000298:	69fb      	ldr	r3, [r7, #28]
 800029a:	3304      	adds	r3, #4
 800029c:	61fb      	str	r3, [r7, #28]
    while (pu32FwRamPointer < (uint32_t*)RAM_VECTOR_TABLE_END)
 800029e:	69fa      	ldr	r2, [r7, #28]
 80002a0:	4b21      	ldr	r3, [pc, #132]	; (8000328 <vF070rb_DeInitAndJump+0x108>)
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3e8      	bcc.n	8000278 <vF070rb_DeInitAndJump+0x58>
    }
    // Firmware patches its own got in assembly upon startup

    // And lets hope for the best
    u32VectorAddress = RAM_VECTOR_TABLE_BEGIN;
 80002a6:	4b1d      	ldr	r3, [pc, #116]	; (800031c <vF070rb_DeInitAndJump+0xfc>)
 80002a8:	627b      	str	r3, [r7, #36]	; 0x24
 80002aa:	e001      	b.n	80002b0 <vF070rb_DeInitAndJump+0x90>
  }
  else
  {
    u32VectorAddress = u32FwAddress;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	627b      	str	r3, [r7, #36]	; 0x24
  }
  // Deinitialization and jump parts from
  // https://github.com/viktorvano/STM32-Bootloader/blob/master/STM32F103C8T6_Bootloader/Core/Inc/bootloader.h
  const JumpStruct* pxJumpVector = ((JumpStruct*)(u32VectorAddress));
 80002b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002b2:	60fb      	str	r3, [r7, #12]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002b4:	b672      	cpsid	i
}
 80002b6:	46c0      	nop			; (mov r8, r8)

  __disable_irq();

  HAL_GPIO_DeInit(LD2_GPIO_Port, LD2_Pin);
 80002b8:	2390      	movs	r3, #144	; 0x90
 80002ba:	05db      	lsls	r3, r3, #23
 80002bc:	2120      	movs	r1, #32
 80002be:	0018      	movs	r0, r3
 80002c0:	f000 fc46 	bl	8000b50 <HAL_GPIO_DeInit>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 80002c4:	4b19      	ldr	r3, [pc, #100]	; (800032c <vF070rb_DeInitAndJump+0x10c>)
 80002c6:	695a      	ldr	r2, [r3, #20]
 80002c8:	4b18      	ldr	r3, [pc, #96]	; (800032c <vF070rb_DeInitAndJump+0x10c>)
 80002ca:	4919      	ldr	r1, [pc, #100]	; (8000330 <vF070rb_DeInitAndJump+0x110>)
 80002cc:	400a      	ands	r2, r1
 80002ce:	615a      	str	r2, [r3, #20]
  __HAL_RCC_GPIOA_CLK_DISABLE();
 80002d0:	4b16      	ldr	r3, [pc, #88]	; (800032c <vF070rb_DeInitAndJump+0x10c>)
 80002d2:	695a      	ldr	r2, [r3, #20]
 80002d4:	4b15      	ldr	r3, [pc, #84]	; (800032c <vF070rb_DeInitAndJump+0x10c>)
 80002d6:	4917      	ldr	r1, [pc, #92]	; (8000334 <vF070rb_DeInitAndJump+0x114>)
 80002d8:	400a      	ands	r2, r1
 80002da:	615a      	str	r2, [r3, #20]
  __HAL_RCC_GPIOB_CLK_DISABLE();
 80002dc:	4b13      	ldr	r3, [pc, #76]	; (800032c <vF070rb_DeInitAndJump+0x10c>)
 80002de:	695a      	ldr	r2, [r3, #20]
 80002e0:	4b12      	ldr	r3, [pc, #72]	; (800032c <vF070rb_DeInitAndJump+0x10c>)
 80002e2:	4915      	ldr	r1, [pc, #84]	; (8000338 <vF070rb_DeInitAndJump+0x118>)
 80002e4:	400a      	ands	r2, r1
 80002e6:	615a      	str	r2, [r3, #20]
  HAL_RCC_DeInit();
 80002e8:	f000 fd3a 	bl	8000d60 <HAL_RCC_DeInit>
  HAL_DeInit();
 80002ec:	f000 f996 	bl	800061c <HAL_DeInit>

  SysTick->CTRL = 0;
 80002f0:	4b12      	ldr	r3, [pc, #72]	; (800033c <vF070rb_DeInitAndJump+0x11c>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	601a      	str	r2, [r3, #0]
  SysTick->LOAD = 0;
 80002f6:	4b11      	ldr	r3, [pc, #68]	; (800033c <vF070rb_DeInitAndJump+0x11c>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	605a      	str	r2, [r3, #4]
  SysTick->VAL = 0;
 80002fc:	4b0f      	ldr	r3, [pc, #60]	; (800033c <vF070rb_DeInitAndJump+0x11c>)
 80002fe:	2200      	movs	r2, #0
 8000300:	609a      	str	r2, [r3, #8]
  // Lets put it to firmware side
  //__HAL_SYSCFG_REMAPMEMORY_SRAM();
  //__DMB();

  // Store firmware offset to r6 (was: r12 but there was some kind of stupid low register requirement)
  asm ("ldr r6, %0;"
 8000302:	68be      	ldr	r6, [r7, #8]
      :"=m"(u32FirmwareOffset)
      :
      :);

  // Store firmware actual address to r5 (was: r11 but there was some kind of stupid low register requirement)
  asm ("ldr r5, %0;"
 8000304:	687d      	ldr	r5, [r7, #4]
      :"=m"(u32FwAddress)
      :
      :);

  // Actual jump
  asm("mov sp, %0; bx %1;" : : "r"(pxJumpVector->stack_addr), "r"(pxJumpVector->func_p));
 8000306:	68fb      	ldr	r3, [r7, #12]
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	68fa      	ldr	r2, [r7, #12]
 800030c:	6852      	ldr	r2, [r2, #4]
 800030e:	469d      	mov	sp, r3
 8000310:	4710      	bx	r2

}
 8000312:	46c0      	nop			; (mov r8, r8)
 8000314:	46bd      	mov	sp, r7
 8000316:	b00a      	add	sp, #40	; 0x28
 8000318:	bd80      	pop	{r7, pc}
 800031a:	46c0      	nop			; (mov r8, r8)
 800031c:	20000000 	.word	0x20000000
 8000320:	08000000 	.word	0x08000000
 8000324:	08005000 	.word	0x08005000
 8000328:	200000c0 	.word	0x200000c0
 800032c:	40021000 	.word	0x40021000
 8000330:	fff7ffff 	.word	0xfff7ffff
 8000334:	fffdffff 	.word	0xfffdffff
 8000338:	fffbffff 	.word	0xfffbffff
 800033c:	e000e010 	.word	0xe000e010

08000340 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b082      	sub	sp, #8
 8000344:	af00      	add	r7, sp, #0
  uint32_t u32LedCounter = 0;
 8000346:	2300      	movs	r3, #0
 8000348:	607b      	str	r3, [r7, #4]
  HAL_Init();
 800034a:	f000 f953 	bl	80005f4 <HAL_Init>
  SystemClock_Config();
 800034e:	f000 f82b 	bl	80003a8 <SystemClock_Config>
  MX_GPIO_Init();
 8000352:	f000 f875 	bl	8000440 <MX_GPIO_Init>

  // Run high frequency for a brief while, then jump
  for (u32LedCounter = 0; u32LedCounter < 0xA0000; u32LedCounter++)
 8000356:	2300      	movs	r3, #0
 8000358:	607b      	str	r3, [r7, #4]
 800035a:	e00f      	b.n	800037c <main+0x3c>
  {
    if ((u32LedCounter % 0x7FFF) == 0)
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	4910      	ldr	r1, [pc, #64]	; (80003a0 <main+0x60>)
 8000360:	0018      	movs	r0, r3
 8000362:	f7ff ff57 	bl	8000214 <__aeabi_uidivmod>
 8000366:	1e0b      	subs	r3, r1, #0
 8000368:	d105      	bne.n	8000376 <main+0x36>
    {
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800036a:	2390      	movs	r3, #144	; 0x90
 800036c:	05db      	lsls	r3, r3, #23
 800036e:	2120      	movs	r1, #32
 8000370:	0018      	movs	r0, r3
 8000372:	f000 fcda 	bl	8000d2a <HAL_GPIO_TogglePin>
  for (u32LedCounter = 0; u32LedCounter < 0xA0000; u32LedCounter++)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	3301      	adds	r3, #1
 800037a:	607b      	str	r3, [r7, #4]
 800037c:	687a      	ldr	r2, [r7, #4]
 800037e:	23a0      	movs	r3, #160	; 0xa0
 8000380:	031b      	lsls	r3, r3, #12
 8000382:	429a      	cmp	r2, r3
 8000384:	d3ea      	bcc.n	800035c <main+0x1c>
    }
  }
  // Leave LED off
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000386:	2390      	movs	r3, #144	; 0x90
 8000388:	05db      	lsls	r3, r3, #23
 800038a:	2200      	movs	r2, #0
 800038c:	2120      	movs	r1, #32
 800038e:	0018      	movs	r0, r3
 8000390:	f000 fcae 	bl	8000cf0 <HAL_GPIO_WritePin>
  // Deinit and jump
  vF070rb_DeInitAndJump(0x8005000);
 8000394:	4b03      	ldr	r3, [pc, #12]	; (80003a4 <main+0x64>)
 8000396:	0018      	movs	r0, r3
 8000398:	f7ff ff42 	bl	8000220 <vF070rb_DeInitAndJump>


  while (1)
 800039c:	e7fe      	b.n	800039c <main+0x5c>
 800039e:	46c0      	nop			; (mov r8, r8)
 80003a0:	00007fff 	.word	0x00007fff
 80003a4:	08005000 	.word	0x08005000

080003a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003a8:	b590      	push	{r4, r7, lr}
 80003aa:	b091      	sub	sp, #68	; 0x44
 80003ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ae:	2410      	movs	r4, #16
 80003b0:	193b      	adds	r3, r7, r4
 80003b2:	0018      	movs	r0, r3
 80003b4:	2330      	movs	r3, #48	; 0x30
 80003b6:	001a      	movs	r2, r3
 80003b8:	2100      	movs	r1, #0
 80003ba:	f001 f9cd 	bl	8001758 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003be:	003b      	movs	r3, r7
 80003c0:	0018      	movs	r0, r3
 80003c2:	2310      	movs	r3, #16
 80003c4:	001a      	movs	r2, r3
 80003c6:	2100      	movs	r1, #0
 80003c8:	f001 f9c6 	bl	8001758 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003cc:	0021      	movs	r1, r4
 80003ce:	187b      	adds	r3, r7, r1
 80003d0:	2202      	movs	r2, #2
 80003d2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003d4:	187b      	adds	r3, r7, r1
 80003d6:	2201      	movs	r2, #1
 80003d8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003da:	187b      	adds	r3, r7, r1
 80003dc:	2210      	movs	r2, #16
 80003de:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003e0:	187b      	adds	r3, r7, r1
 80003e2:	2202      	movs	r2, #2
 80003e4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003e6:	187b      	adds	r3, r7, r1
 80003e8:	2280      	movs	r2, #128	; 0x80
 80003ea:	0212      	lsls	r2, r2, #8
 80003ec:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80003ee:	187b      	adds	r3, r7, r1
 80003f0:	2280      	movs	r2, #128	; 0x80
 80003f2:	0352      	lsls	r2, r2, #13
 80003f4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80003f6:	187b      	adds	r3, r7, r1
 80003f8:	2200      	movs	r2, #0
 80003fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003fc:	187b      	adds	r3, r7, r1
 80003fe:	0018      	movs	r0, r3
 8000400:	f000 fd34 	bl	8000e6c <HAL_RCC_OscConfig>
 8000404:	1e03      	subs	r3, r0, #0
 8000406:	d001      	beq.n	800040c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000408:	f000 f884 	bl	8000514 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800040c:	003b      	movs	r3, r7
 800040e:	2207      	movs	r2, #7
 8000410:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000412:	003b      	movs	r3, r7
 8000414:	2202      	movs	r2, #2
 8000416:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000418:	003b      	movs	r3, r7
 800041a:	2200      	movs	r2, #0
 800041c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800041e:	003b      	movs	r3, r7
 8000420:	2200      	movs	r2, #0
 8000422:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000424:	003b      	movs	r3, r7
 8000426:	2101      	movs	r1, #1
 8000428:	0018      	movs	r0, r3
 800042a:	f001 f83d 	bl	80014a8 <HAL_RCC_ClockConfig>
 800042e:	1e03      	subs	r3, r0, #0
 8000430:	d001      	beq.n	8000436 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000432:	f000 f86f 	bl	8000514 <Error_Handler>
  }
}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	46bd      	mov	sp, r7
 800043a:	b011      	add	sp, #68	; 0x44
 800043c:	bd90      	pop	{r4, r7, pc}
	...

08000440 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000440:	b590      	push	{r4, r7, lr}
 8000442:	b089      	sub	sp, #36	; 0x24
 8000444:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000446:	240c      	movs	r4, #12
 8000448:	193b      	adds	r3, r7, r4
 800044a:	0018      	movs	r0, r3
 800044c:	2314      	movs	r3, #20
 800044e:	001a      	movs	r2, r3
 8000450:	2100      	movs	r1, #0
 8000452:	f001 f981 	bl	8001758 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000456:	4b2c      	ldr	r3, [pc, #176]	; (8000508 <MX_GPIO_Init+0xc8>)
 8000458:	695a      	ldr	r2, [r3, #20]
 800045a:	4b2b      	ldr	r3, [pc, #172]	; (8000508 <MX_GPIO_Init+0xc8>)
 800045c:	2180      	movs	r1, #128	; 0x80
 800045e:	0309      	lsls	r1, r1, #12
 8000460:	430a      	orrs	r2, r1
 8000462:	615a      	str	r2, [r3, #20]
 8000464:	4b28      	ldr	r3, [pc, #160]	; (8000508 <MX_GPIO_Init+0xc8>)
 8000466:	695a      	ldr	r2, [r3, #20]
 8000468:	2380      	movs	r3, #128	; 0x80
 800046a:	031b      	lsls	r3, r3, #12
 800046c:	4013      	ands	r3, r2
 800046e:	60bb      	str	r3, [r7, #8]
 8000470:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000472:	4b25      	ldr	r3, [pc, #148]	; (8000508 <MX_GPIO_Init+0xc8>)
 8000474:	695a      	ldr	r2, [r3, #20]
 8000476:	4b24      	ldr	r3, [pc, #144]	; (8000508 <MX_GPIO_Init+0xc8>)
 8000478:	2180      	movs	r1, #128	; 0x80
 800047a:	03c9      	lsls	r1, r1, #15
 800047c:	430a      	orrs	r2, r1
 800047e:	615a      	str	r2, [r3, #20]
 8000480:	4b21      	ldr	r3, [pc, #132]	; (8000508 <MX_GPIO_Init+0xc8>)
 8000482:	695a      	ldr	r2, [r3, #20]
 8000484:	2380      	movs	r3, #128	; 0x80
 8000486:	03db      	lsls	r3, r3, #15
 8000488:	4013      	ands	r3, r2
 800048a:	607b      	str	r3, [r7, #4]
 800048c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800048e:	4b1e      	ldr	r3, [pc, #120]	; (8000508 <MX_GPIO_Init+0xc8>)
 8000490:	695a      	ldr	r2, [r3, #20]
 8000492:	4b1d      	ldr	r3, [pc, #116]	; (8000508 <MX_GPIO_Init+0xc8>)
 8000494:	2180      	movs	r1, #128	; 0x80
 8000496:	0289      	lsls	r1, r1, #10
 8000498:	430a      	orrs	r2, r1
 800049a:	615a      	str	r2, [r3, #20]
 800049c:	4b1a      	ldr	r3, [pc, #104]	; (8000508 <MX_GPIO_Init+0xc8>)
 800049e:	695a      	ldr	r2, [r3, #20]
 80004a0:	2380      	movs	r3, #128	; 0x80
 80004a2:	029b      	lsls	r3, r3, #10
 80004a4:	4013      	ands	r3, r2
 80004a6:	603b      	str	r3, [r7, #0]
 80004a8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80004aa:	2390      	movs	r3, #144	; 0x90
 80004ac:	05db      	lsls	r3, r3, #23
 80004ae:	2200      	movs	r2, #0
 80004b0:	2120      	movs	r1, #32
 80004b2:	0018      	movs	r0, r3
 80004b4:	f000 fc1c 	bl	8000cf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004b8:	193b      	adds	r3, r7, r4
 80004ba:	2280      	movs	r2, #128	; 0x80
 80004bc:	0192      	lsls	r2, r2, #6
 80004be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004c0:	193b      	adds	r3, r7, r4
 80004c2:	4a12      	ldr	r2, [pc, #72]	; (800050c <MX_GPIO_Init+0xcc>)
 80004c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c6:	193b      	adds	r3, r7, r4
 80004c8:	2200      	movs	r2, #0
 80004ca:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004cc:	193b      	adds	r3, r7, r4
 80004ce:	4a10      	ldr	r2, [pc, #64]	; (8000510 <MX_GPIO_Init+0xd0>)
 80004d0:	0019      	movs	r1, r3
 80004d2:	0010      	movs	r0, r2
 80004d4:	f000 f9cc 	bl	8000870 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80004d8:	0021      	movs	r1, r4
 80004da:	187b      	adds	r3, r7, r1
 80004dc:	2220      	movs	r2, #32
 80004de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	2201      	movs	r2, #1
 80004e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e6:	187b      	adds	r3, r7, r1
 80004e8:	2200      	movs	r2, #0
 80004ea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2200      	movs	r2, #0
 80004f0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80004f2:	187a      	adds	r2, r7, r1
 80004f4:	2390      	movs	r3, #144	; 0x90
 80004f6:	05db      	lsls	r3, r3, #23
 80004f8:	0011      	movs	r1, r2
 80004fa:	0018      	movs	r0, r3
 80004fc:	f000 f9b8 	bl	8000870 <HAL_GPIO_Init>

}
 8000500:	46c0      	nop			; (mov r8, r8)
 8000502:	46bd      	mov	sp, r7
 8000504:	b009      	add	sp, #36	; 0x24
 8000506:	bd90      	pop	{r4, r7, pc}
 8000508:	40021000 	.word	0x40021000
 800050c:	10210000 	.word	0x10210000
 8000510:	48000800 	.word	0x48000800

08000514 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000518:	b672      	cpsid	i
}
 800051a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800051c:	e7fe      	b.n	800051c <Error_Handler+0x8>
	...

08000520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000526:	4b0f      	ldr	r3, [pc, #60]	; (8000564 <HAL_MspInit+0x44>)
 8000528:	699a      	ldr	r2, [r3, #24]
 800052a:	4b0e      	ldr	r3, [pc, #56]	; (8000564 <HAL_MspInit+0x44>)
 800052c:	2101      	movs	r1, #1
 800052e:	430a      	orrs	r2, r1
 8000530:	619a      	str	r2, [r3, #24]
 8000532:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <HAL_MspInit+0x44>)
 8000534:	699b      	ldr	r3, [r3, #24]
 8000536:	2201      	movs	r2, #1
 8000538:	4013      	ands	r3, r2
 800053a:	607b      	str	r3, [r7, #4]
 800053c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800053e:	4b09      	ldr	r3, [pc, #36]	; (8000564 <HAL_MspInit+0x44>)
 8000540:	69da      	ldr	r2, [r3, #28]
 8000542:	4b08      	ldr	r3, [pc, #32]	; (8000564 <HAL_MspInit+0x44>)
 8000544:	2180      	movs	r1, #128	; 0x80
 8000546:	0549      	lsls	r1, r1, #21
 8000548:	430a      	orrs	r2, r1
 800054a:	61da      	str	r2, [r3, #28]
 800054c:	4b05      	ldr	r3, [pc, #20]	; (8000564 <HAL_MspInit+0x44>)
 800054e:	69da      	ldr	r2, [r3, #28]
 8000550:	2380      	movs	r3, #128	; 0x80
 8000552:	055b      	lsls	r3, r3, #21
 8000554:	4013      	ands	r3, r2
 8000556:	603b      	str	r3, [r7, #0]
 8000558:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800055a:	46c0      	nop			; (mov r8, r8)
 800055c:	46bd      	mov	sp, r7
 800055e:	b002      	add	sp, #8
 8000560:	bd80      	pop	{r7, pc}
 8000562:	46c0      	nop			; (mov r8, r8)
 8000564:	40021000 	.word	0x40021000

08000568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800056c:	e7fe      	b.n	800056c <NMI_Handler+0x4>

0800056e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800056e:	b580      	push	{r7, lr}
 8000570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000572:	e7fe      	b.n	8000572 <HardFault_Handler+0x4>

08000574 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000578:	46c0      	nop			; (mov r8, r8)
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}

0800057e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800057e:	b580      	push	{r7, lr}
 8000580:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}

08000588 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800058c:	f000 f8a0 	bl	80006d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000590:	46c0      	nop			; (mov r8, r8)
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}

08000596 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000596:	b580      	push	{r7, lr}
 8000598:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}

080005a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005a0:	480d      	ldr	r0, [pc, #52]	; (80005d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005a2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005a4:	480d      	ldr	r0, [pc, #52]	; (80005dc <LoopForever+0x6>)
  ldr r1, =_edata
 80005a6:	490e      	ldr	r1, [pc, #56]	; (80005e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005a8:	4a0e      	ldr	r2, [pc, #56]	; (80005e4 <LoopForever+0xe>)
  movs r3, #0
 80005aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005ac:	e002      	b.n	80005b4 <LoopCopyDataInit>

080005ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005b2:	3304      	adds	r3, #4

080005b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005b8:	d3f9      	bcc.n	80005ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ba:	4a0b      	ldr	r2, [pc, #44]	; (80005e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005bc:	4c0b      	ldr	r4, [pc, #44]	; (80005ec <LoopForever+0x16>)
  movs r3, #0
 80005be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005c0:	e001      	b.n	80005c6 <LoopFillZerobss>

080005c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005c4:	3204      	adds	r2, #4

080005c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005c8:	d3fb      	bcc.n	80005c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80005ca:	f7ff ffe4 	bl	8000596 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80005ce:	f001 f89f 	bl	8001710 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005d2:	f7ff feb5 	bl	8000340 <main>

080005d6 <LoopForever>:

LoopForever:
    b LoopForever
 80005d6:	e7fe      	b.n	80005d6 <LoopForever>
  ldr   r0, =_estack
 80005d8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80005dc:	20000800 	.word	0x20000800
  ldr r1, =_edata
 80005e0:	2000080c 	.word	0x2000080c
  ldr r2, =_sidata
 80005e4:	080017b8 	.word	0x080017b8
  ldr r2, =_sbss
 80005e8:	2000080c 	.word	0x2000080c
  ldr r4, =_ebss
 80005ec:	2000082c 	.word	0x2000082c

080005f0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005f0:	e7fe      	b.n	80005f0 <ADC1_IRQHandler>
	...

080005f4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005f8:	4b07      	ldr	r3, [pc, #28]	; (8000618 <HAL_Init+0x24>)
 80005fa:	681a      	ldr	r2, [r3, #0]
 80005fc:	4b06      	ldr	r3, [pc, #24]	; (8000618 <HAL_Init+0x24>)
 80005fe:	2110      	movs	r1, #16
 8000600:	430a      	orrs	r2, r1
 8000602:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000604:	2000      	movs	r0, #0
 8000606:	f000 f82f 	bl	8000668 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800060a:	f7ff ff89 	bl	8000520 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800060e:	2300      	movs	r3, #0
}
 8000610:	0018      	movs	r0, r3
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	40022000 	.word	0x40022000

0800061c <HAL_DeInit>:
  *        of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000620:	4b0d      	ldr	r3, [pc, #52]	; (8000658 <HAL_DeInit+0x3c>)
 8000622:	2201      	movs	r2, #1
 8000624:	4252      	negs	r2, r2
 8000626:	611a      	str	r2, [r3, #16]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000628:	4b0b      	ldr	r3, [pc, #44]	; (8000658 <HAL_DeInit+0x3c>)
 800062a:	2200      	movs	r2, #0
 800062c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_APB2_FORCE_RESET();
 800062e:	4b0a      	ldr	r3, [pc, #40]	; (8000658 <HAL_DeInit+0x3c>)
 8000630:	2201      	movs	r2, #1
 8000632:	4252      	negs	r2, r2
 8000634:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 8000636:	4b08      	ldr	r3, [pc, #32]	; (8000658 <HAL_DeInit+0x3c>)
 8000638:	2200      	movs	r2, #0
 800063a:	60da      	str	r2, [r3, #12]

  __HAL_RCC_AHB_FORCE_RESET();
 800063c:	4b06      	ldr	r3, [pc, #24]	; (8000658 <HAL_DeInit+0x3c>)
 800063e:	2201      	movs	r2, #1
 8000640:	4252      	negs	r2, r2
 8000642:	629a      	str	r2, [r3, #40]	; 0x28
  __HAL_RCC_AHB_RELEASE_RESET();
 8000644:	4b04      	ldr	r3, [pc, #16]	; (8000658 <HAL_DeInit+0x3c>)
 8000646:	2200      	movs	r2, #0
 8000648:	629a      	str	r2, [r3, #40]	; 0x28

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 800064a:	f000 f807 	bl	800065c <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 800064e:	2300      	movs	r3, #0
}
 8000650:	0018      	movs	r0, r3
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	40021000 	.word	0x40021000

0800065c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8000660:	46c0      	nop			; (mov r8, r8)
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000668:	b590      	push	{r4, r7, lr}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000670:	4b14      	ldr	r3, [pc, #80]	; (80006c4 <HAL_InitTick+0x5c>)
 8000672:	681c      	ldr	r4, [r3, #0]
 8000674:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <HAL_InitTick+0x60>)
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	0019      	movs	r1, r3
 800067a:	23fa      	movs	r3, #250	; 0xfa
 800067c:	0098      	lsls	r0, r3, #2
 800067e:	f7ff fd43 	bl	8000108 <__udivsi3>
 8000682:	0003      	movs	r3, r0
 8000684:	0019      	movs	r1, r3
 8000686:	0020      	movs	r0, r4
 8000688:	f7ff fd3e 	bl	8000108 <__udivsi3>
 800068c:	0003      	movs	r3, r0
 800068e:	0018      	movs	r0, r3
 8000690:	f000 f8e1 	bl	8000856 <HAL_SYSTICK_Config>
 8000694:	1e03      	subs	r3, r0, #0
 8000696:	d001      	beq.n	800069c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000698:	2301      	movs	r3, #1
 800069a:	e00f      	b.n	80006bc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2b03      	cmp	r3, #3
 80006a0:	d80b      	bhi.n	80006ba <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006a2:	6879      	ldr	r1, [r7, #4]
 80006a4:	2301      	movs	r3, #1
 80006a6:	425b      	negs	r3, r3
 80006a8:	2200      	movs	r2, #0
 80006aa:	0018      	movs	r0, r3
 80006ac:	f000 f8be 	bl	800082c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <HAL_InitTick+0x64>)
 80006b2:	687a      	ldr	r2, [r7, #4]
 80006b4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80006b6:	2300      	movs	r3, #0
 80006b8:	e000      	b.n	80006bc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80006ba:	2301      	movs	r3, #1
}
 80006bc:	0018      	movs	r0, r3
 80006be:	46bd      	mov	sp, r7
 80006c0:	b003      	add	sp, #12
 80006c2:	bd90      	pop	{r4, r7, pc}
 80006c4:	20000800 	.word	0x20000800
 80006c8:	20000808 	.word	0x20000808
 80006cc:	20000804 	.word	0x20000804

080006d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006d4:	4b05      	ldr	r3, [pc, #20]	; (80006ec <HAL_IncTick+0x1c>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	001a      	movs	r2, r3
 80006da:	4b05      	ldr	r3, [pc, #20]	; (80006f0 <HAL_IncTick+0x20>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	18d2      	adds	r2, r2, r3
 80006e0:	4b03      	ldr	r3, [pc, #12]	; (80006f0 <HAL_IncTick+0x20>)
 80006e2:	601a      	str	r2, [r3, #0]
}
 80006e4:	46c0      	nop			; (mov r8, r8)
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	46c0      	nop			; (mov r8, r8)
 80006ec:	20000808 	.word	0x20000808
 80006f0:	20000828 	.word	0x20000828

080006f4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  return uwTick;
 80006f8:	4b02      	ldr	r3, [pc, #8]	; (8000704 <HAL_GetTick+0x10>)
 80006fa:	681b      	ldr	r3, [r3, #0]
}
 80006fc:	0018      	movs	r0, r3
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	46c0      	nop			; (mov r8, r8)
 8000704:	20000828 	.word	0x20000828

08000708 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000708:	b590      	push	{r4, r7, lr}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	0002      	movs	r2, r0
 8000710:	6039      	str	r1, [r7, #0]
 8000712:	1dfb      	adds	r3, r7, #7
 8000714:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000716:	1dfb      	adds	r3, r7, #7
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	2b7f      	cmp	r3, #127	; 0x7f
 800071c:	d828      	bhi.n	8000770 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800071e:	4a2f      	ldr	r2, [pc, #188]	; (80007dc <__NVIC_SetPriority+0xd4>)
 8000720:	1dfb      	adds	r3, r7, #7
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	b25b      	sxtb	r3, r3
 8000726:	089b      	lsrs	r3, r3, #2
 8000728:	33c0      	adds	r3, #192	; 0xc0
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	589b      	ldr	r3, [r3, r2]
 800072e:	1dfa      	adds	r2, r7, #7
 8000730:	7812      	ldrb	r2, [r2, #0]
 8000732:	0011      	movs	r1, r2
 8000734:	2203      	movs	r2, #3
 8000736:	400a      	ands	r2, r1
 8000738:	00d2      	lsls	r2, r2, #3
 800073a:	21ff      	movs	r1, #255	; 0xff
 800073c:	4091      	lsls	r1, r2
 800073e:	000a      	movs	r2, r1
 8000740:	43d2      	mvns	r2, r2
 8000742:	401a      	ands	r2, r3
 8000744:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	019b      	lsls	r3, r3, #6
 800074a:	22ff      	movs	r2, #255	; 0xff
 800074c:	401a      	ands	r2, r3
 800074e:	1dfb      	adds	r3, r7, #7
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	0018      	movs	r0, r3
 8000754:	2303      	movs	r3, #3
 8000756:	4003      	ands	r3, r0
 8000758:	00db      	lsls	r3, r3, #3
 800075a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800075c:	481f      	ldr	r0, [pc, #124]	; (80007dc <__NVIC_SetPriority+0xd4>)
 800075e:	1dfb      	adds	r3, r7, #7
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	b25b      	sxtb	r3, r3
 8000764:	089b      	lsrs	r3, r3, #2
 8000766:	430a      	orrs	r2, r1
 8000768:	33c0      	adds	r3, #192	; 0xc0
 800076a:	009b      	lsls	r3, r3, #2
 800076c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800076e:	e031      	b.n	80007d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000770:	4a1b      	ldr	r2, [pc, #108]	; (80007e0 <__NVIC_SetPriority+0xd8>)
 8000772:	1dfb      	adds	r3, r7, #7
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	0019      	movs	r1, r3
 8000778:	230f      	movs	r3, #15
 800077a:	400b      	ands	r3, r1
 800077c:	3b08      	subs	r3, #8
 800077e:	089b      	lsrs	r3, r3, #2
 8000780:	3306      	adds	r3, #6
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	18d3      	adds	r3, r2, r3
 8000786:	3304      	adds	r3, #4
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	1dfa      	adds	r2, r7, #7
 800078c:	7812      	ldrb	r2, [r2, #0]
 800078e:	0011      	movs	r1, r2
 8000790:	2203      	movs	r2, #3
 8000792:	400a      	ands	r2, r1
 8000794:	00d2      	lsls	r2, r2, #3
 8000796:	21ff      	movs	r1, #255	; 0xff
 8000798:	4091      	lsls	r1, r2
 800079a:	000a      	movs	r2, r1
 800079c:	43d2      	mvns	r2, r2
 800079e:	401a      	ands	r2, r3
 80007a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	019b      	lsls	r3, r3, #6
 80007a6:	22ff      	movs	r2, #255	; 0xff
 80007a8:	401a      	ands	r2, r3
 80007aa:	1dfb      	adds	r3, r7, #7
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	0018      	movs	r0, r3
 80007b0:	2303      	movs	r3, #3
 80007b2:	4003      	ands	r3, r0
 80007b4:	00db      	lsls	r3, r3, #3
 80007b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007b8:	4809      	ldr	r0, [pc, #36]	; (80007e0 <__NVIC_SetPriority+0xd8>)
 80007ba:	1dfb      	adds	r3, r7, #7
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	001c      	movs	r4, r3
 80007c0:	230f      	movs	r3, #15
 80007c2:	4023      	ands	r3, r4
 80007c4:	3b08      	subs	r3, #8
 80007c6:	089b      	lsrs	r3, r3, #2
 80007c8:	430a      	orrs	r2, r1
 80007ca:	3306      	adds	r3, #6
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	18c3      	adds	r3, r0, r3
 80007d0:	3304      	adds	r3, #4
 80007d2:	601a      	str	r2, [r3, #0]
}
 80007d4:	46c0      	nop			; (mov r8, r8)
 80007d6:	46bd      	mov	sp, r7
 80007d8:	b003      	add	sp, #12
 80007da:	bd90      	pop	{r4, r7, pc}
 80007dc:	e000e100 	.word	0xe000e100
 80007e0:	e000ed00 	.word	0xe000ed00

080007e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	1e5a      	subs	r2, r3, #1
 80007f0:	2380      	movs	r3, #128	; 0x80
 80007f2:	045b      	lsls	r3, r3, #17
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d301      	bcc.n	80007fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007f8:	2301      	movs	r3, #1
 80007fa:	e010      	b.n	800081e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007fc:	4b0a      	ldr	r3, [pc, #40]	; (8000828 <SysTick_Config+0x44>)
 80007fe:	687a      	ldr	r2, [r7, #4]
 8000800:	3a01      	subs	r2, #1
 8000802:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000804:	2301      	movs	r3, #1
 8000806:	425b      	negs	r3, r3
 8000808:	2103      	movs	r1, #3
 800080a:	0018      	movs	r0, r3
 800080c:	f7ff ff7c 	bl	8000708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000810:	4b05      	ldr	r3, [pc, #20]	; (8000828 <SysTick_Config+0x44>)
 8000812:	2200      	movs	r2, #0
 8000814:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000816:	4b04      	ldr	r3, [pc, #16]	; (8000828 <SysTick_Config+0x44>)
 8000818:	2207      	movs	r2, #7
 800081a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800081c:	2300      	movs	r3, #0
}
 800081e:	0018      	movs	r0, r3
 8000820:	46bd      	mov	sp, r7
 8000822:	b002      	add	sp, #8
 8000824:	bd80      	pop	{r7, pc}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	e000e010 	.word	0xe000e010

0800082c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	60b9      	str	r1, [r7, #8]
 8000834:	607a      	str	r2, [r7, #4]
 8000836:	210f      	movs	r1, #15
 8000838:	187b      	adds	r3, r7, r1
 800083a:	1c02      	adds	r2, r0, #0
 800083c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800083e:	68ba      	ldr	r2, [r7, #8]
 8000840:	187b      	adds	r3, r7, r1
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	b25b      	sxtb	r3, r3
 8000846:	0011      	movs	r1, r2
 8000848:	0018      	movs	r0, r3
 800084a:	f7ff ff5d 	bl	8000708 <__NVIC_SetPriority>
}
 800084e:	46c0      	nop			; (mov r8, r8)
 8000850:	46bd      	mov	sp, r7
 8000852:	b004      	add	sp, #16
 8000854:	bd80      	pop	{r7, pc}

08000856 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	b082      	sub	sp, #8
 800085a:	af00      	add	r7, sp, #0
 800085c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	0018      	movs	r0, r3
 8000862:	f7ff ffbf 	bl	80007e4 <SysTick_Config>
 8000866:	0003      	movs	r3, r0
}
 8000868:	0018      	movs	r0, r3
 800086a:	46bd      	mov	sp, r7
 800086c:	b002      	add	sp, #8
 800086e:	bd80      	pop	{r7, pc}

08000870 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000870:	b580      	push	{r7, lr}
 8000872:	b086      	sub	sp, #24
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800087a:	2300      	movs	r3, #0
 800087c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800087e:	e14f      	b.n	8000b20 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2101      	movs	r1, #1
 8000886:	697a      	ldr	r2, [r7, #20]
 8000888:	4091      	lsls	r1, r2
 800088a:	000a      	movs	r2, r1
 800088c:	4013      	ands	r3, r2
 800088e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d100      	bne.n	8000898 <HAL_GPIO_Init+0x28>
 8000896:	e140      	b.n	8000b1a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	2b01      	cmp	r3, #1
 800089e:	d00b      	beq.n	80008b8 <HAL_GPIO_Init+0x48>
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	685b      	ldr	r3, [r3, #4]
 80008a4:	2b02      	cmp	r3, #2
 80008a6:	d007      	beq.n	80008b8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008ac:	2b11      	cmp	r3, #17
 80008ae:	d003      	beq.n	80008b8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	2b12      	cmp	r3, #18
 80008b6:	d130      	bne.n	800091a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	689b      	ldr	r3, [r3, #8]
 80008bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	005b      	lsls	r3, r3, #1
 80008c2:	2203      	movs	r2, #3
 80008c4:	409a      	lsls	r2, r3
 80008c6:	0013      	movs	r3, r2
 80008c8:	43da      	mvns	r2, r3
 80008ca:	693b      	ldr	r3, [r7, #16]
 80008cc:	4013      	ands	r3, r2
 80008ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	68da      	ldr	r2, [r3, #12]
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	005b      	lsls	r3, r3, #1
 80008d8:	409a      	lsls	r2, r3
 80008da:	0013      	movs	r3, r2
 80008dc:	693a      	ldr	r2, [r7, #16]
 80008de:	4313      	orrs	r3, r2
 80008e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	693a      	ldr	r2, [r7, #16]
 80008e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	685b      	ldr	r3, [r3, #4]
 80008ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008ee:	2201      	movs	r2, #1
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	409a      	lsls	r2, r3
 80008f4:	0013      	movs	r3, r2
 80008f6:	43da      	mvns	r2, r3
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	4013      	ands	r3, r2
 80008fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	091b      	lsrs	r3, r3, #4
 8000904:	2201      	movs	r2, #1
 8000906:	401a      	ands	r2, r3
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	409a      	lsls	r2, r3
 800090c:	0013      	movs	r3, r2
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	4313      	orrs	r3, r2
 8000912:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	693a      	ldr	r2, [r7, #16]
 8000918:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	68db      	ldr	r3, [r3, #12]
 800091e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	005b      	lsls	r3, r3, #1
 8000924:	2203      	movs	r2, #3
 8000926:	409a      	lsls	r2, r3
 8000928:	0013      	movs	r3, r2
 800092a:	43da      	mvns	r2, r3
 800092c:	693b      	ldr	r3, [r7, #16]
 800092e:	4013      	ands	r3, r2
 8000930:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	689a      	ldr	r2, [r3, #8]
 8000936:	697b      	ldr	r3, [r7, #20]
 8000938:	005b      	lsls	r3, r3, #1
 800093a:	409a      	lsls	r2, r3
 800093c:	0013      	movs	r3, r2
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	4313      	orrs	r3, r2
 8000942:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	685b      	ldr	r3, [r3, #4]
 800094e:	2b02      	cmp	r3, #2
 8000950:	d003      	beq.n	800095a <HAL_GPIO_Init+0xea>
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	2b12      	cmp	r3, #18
 8000958:	d123      	bne.n	80009a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	08da      	lsrs	r2, r3, #3
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	3208      	adds	r2, #8
 8000962:	0092      	lsls	r2, r2, #2
 8000964:	58d3      	ldr	r3, [r2, r3]
 8000966:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	2207      	movs	r2, #7
 800096c:	4013      	ands	r3, r2
 800096e:	009b      	lsls	r3, r3, #2
 8000970:	220f      	movs	r2, #15
 8000972:	409a      	lsls	r2, r3
 8000974:	0013      	movs	r3, r2
 8000976:	43da      	mvns	r2, r3
 8000978:	693b      	ldr	r3, [r7, #16]
 800097a:	4013      	ands	r3, r2
 800097c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	691a      	ldr	r2, [r3, #16]
 8000982:	697b      	ldr	r3, [r7, #20]
 8000984:	2107      	movs	r1, #7
 8000986:	400b      	ands	r3, r1
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	409a      	lsls	r2, r3
 800098c:	0013      	movs	r3, r2
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	4313      	orrs	r3, r2
 8000992:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	08da      	lsrs	r2, r3, #3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3208      	adds	r2, #8
 800099c:	0092      	lsls	r2, r2, #2
 800099e:	6939      	ldr	r1, [r7, #16]
 80009a0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	2203      	movs	r2, #3
 80009ae:	409a      	lsls	r2, r3
 80009b0:	0013      	movs	r3, r2
 80009b2:	43da      	mvns	r2, r3
 80009b4:	693b      	ldr	r3, [r7, #16]
 80009b6:	4013      	ands	r3, r2
 80009b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	2203      	movs	r2, #3
 80009c0:	401a      	ands	r2, r3
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	409a      	lsls	r2, r3
 80009c8:	0013      	movs	r3, r2
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	4313      	orrs	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	693a      	ldr	r2, [r7, #16]
 80009d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	685a      	ldr	r2, [r3, #4]
 80009da:	2380      	movs	r3, #128	; 0x80
 80009dc:	055b      	lsls	r3, r3, #21
 80009de:	4013      	ands	r3, r2
 80009e0:	d100      	bne.n	80009e4 <HAL_GPIO_Init+0x174>
 80009e2:	e09a      	b.n	8000b1a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e4:	4b54      	ldr	r3, [pc, #336]	; (8000b38 <HAL_GPIO_Init+0x2c8>)
 80009e6:	699a      	ldr	r2, [r3, #24]
 80009e8:	4b53      	ldr	r3, [pc, #332]	; (8000b38 <HAL_GPIO_Init+0x2c8>)
 80009ea:	2101      	movs	r1, #1
 80009ec:	430a      	orrs	r2, r1
 80009ee:	619a      	str	r2, [r3, #24]
 80009f0:	4b51      	ldr	r3, [pc, #324]	; (8000b38 <HAL_GPIO_Init+0x2c8>)
 80009f2:	699b      	ldr	r3, [r3, #24]
 80009f4:	2201      	movs	r2, #1
 80009f6:	4013      	ands	r3, r2
 80009f8:	60bb      	str	r3, [r7, #8]
 80009fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009fc:	4a4f      	ldr	r2, [pc, #316]	; (8000b3c <HAL_GPIO_Init+0x2cc>)
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	089b      	lsrs	r3, r3, #2
 8000a02:	3302      	adds	r3, #2
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	589b      	ldr	r3, [r3, r2]
 8000a08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	2203      	movs	r2, #3
 8000a0e:	4013      	ands	r3, r2
 8000a10:	009b      	lsls	r3, r3, #2
 8000a12:	220f      	movs	r2, #15
 8000a14:	409a      	lsls	r2, r3
 8000a16:	0013      	movs	r3, r2
 8000a18:	43da      	mvns	r2, r3
 8000a1a:	693b      	ldr	r3, [r7, #16]
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a20:	687a      	ldr	r2, [r7, #4]
 8000a22:	2390      	movs	r3, #144	; 0x90
 8000a24:	05db      	lsls	r3, r3, #23
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d013      	beq.n	8000a52 <HAL_GPIO_Init+0x1e2>
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4a44      	ldr	r2, [pc, #272]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d00d      	beq.n	8000a4e <HAL_GPIO_Init+0x1de>
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4a43      	ldr	r2, [pc, #268]	; (8000b44 <HAL_GPIO_Init+0x2d4>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d007      	beq.n	8000a4a <HAL_GPIO_Init+0x1da>
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4a42      	ldr	r2, [pc, #264]	; (8000b48 <HAL_GPIO_Init+0x2d8>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d101      	bne.n	8000a46 <HAL_GPIO_Init+0x1d6>
 8000a42:	2303      	movs	r3, #3
 8000a44:	e006      	b.n	8000a54 <HAL_GPIO_Init+0x1e4>
 8000a46:	2305      	movs	r3, #5
 8000a48:	e004      	b.n	8000a54 <HAL_GPIO_Init+0x1e4>
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	e002      	b.n	8000a54 <HAL_GPIO_Init+0x1e4>
 8000a4e:	2301      	movs	r3, #1
 8000a50:	e000      	b.n	8000a54 <HAL_GPIO_Init+0x1e4>
 8000a52:	2300      	movs	r3, #0
 8000a54:	697a      	ldr	r2, [r7, #20]
 8000a56:	2103      	movs	r1, #3
 8000a58:	400a      	ands	r2, r1
 8000a5a:	0092      	lsls	r2, r2, #2
 8000a5c:	4093      	lsls	r3, r2
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	4313      	orrs	r3, r2
 8000a62:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a64:	4935      	ldr	r1, [pc, #212]	; (8000b3c <HAL_GPIO_Init+0x2cc>)
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	089b      	lsrs	r3, r3, #2
 8000a6a:	3302      	adds	r3, #2
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a72:	4b36      	ldr	r3, [pc, #216]	; (8000b4c <HAL_GPIO_Init+0x2dc>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	43da      	mvns	r2, r3
 8000a7c:	693b      	ldr	r3, [r7, #16]
 8000a7e:	4013      	ands	r3, r2
 8000a80:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	685a      	ldr	r2, [r3, #4]
 8000a86:	2380      	movs	r3, #128	; 0x80
 8000a88:	025b      	lsls	r3, r3, #9
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	d003      	beq.n	8000a96 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	4313      	orrs	r3, r2
 8000a94:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a96:	4b2d      	ldr	r3, [pc, #180]	; (8000b4c <HAL_GPIO_Init+0x2dc>)
 8000a98:	693a      	ldr	r2, [r7, #16]
 8000a9a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000a9c:	4b2b      	ldr	r3, [pc, #172]	; (8000b4c <HAL_GPIO_Init+0x2dc>)
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	43da      	mvns	r2, r3
 8000aa6:	693b      	ldr	r3, [r7, #16]
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	685a      	ldr	r2, [r3, #4]
 8000ab0:	2380      	movs	r3, #128	; 0x80
 8000ab2:	029b      	lsls	r3, r3, #10
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	d003      	beq.n	8000ac0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	4313      	orrs	r3, r2
 8000abe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ac0:	4b22      	ldr	r3, [pc, #136]	; (8000b4c <HAL_GPIO_Init+0x2dc>)
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ac6:	4b21      	ldr	r3, [pc, #132]	; (8000b4c <HAL_GPIO_Init+0x2dc>)
 8000ac8:	689b      	ldr	r3, [r3, #8]
 8000aca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	43da      	mvns	r2, r3
 8000ad0:	693b      	ldr	r3, [r7, #16]
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	685a      	ldr	r2, [r3, #4]
 8000ada:	2380      	movs	r3, #128	; 0x80
 8000adc:	035b      	lsls	r3, r3, #13
 8000ade:	4013      	ands	r3, r2
 8000ae0:	d003      	beq.n	8000aea <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	4313      	orrs	r3, r2
 8000ae8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000aea:	4b18      	ldr	r3, [pc, #96]	; (8000b4c <HAL_GPIO_Init+0x2dc>)
 8000aec:	693a      	ldr	r2, [r7, #16]
 8000aee:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000af0:	4b16      	ldr	r3, [pc, #88]	; (8000b4c <HAL_GPIO_Init+0x2dc>)
 8000af2:	68db      	ldr	r3, [r3, #12]
 8000af4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	43da      	mvns	r2, r3
 8000afa:	693b      	ldr	r3, [r7, #16]
 8000afc:	4013      	ands	r3, r2
 8000afe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	685a      	ldr	r2, [r3, #4]
 8000b04:	2380      	movs	r3, #128	; 0x80
 8000b06:	039b      	lsls	r3, r3, #14
 8000b08:	4013      	ands	r3, r2
 8000b0a:	d003      	beq.n	8000b14 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000b0c:	693a      	ldr	r2, [r7, #16]
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	4313      	orrs	r3, r2
 8000b12:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b14:	4b0d      	ldr	r3, [pc, #52]	; (8000b4c <HAL_GPIO_Init+0x2dc>)
 8000b16:	693a      	ldr	r2, [r7, #16]
 8000b18:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	40da      	lsrs	r2, r3
 8000b28:	1e13      	subs	r3, r2, #0
 8000b2a:	d000      	beq.n	8000b2e <HAL_GPIO_Init+0x2be>
 8000b2c:	e6a8      	b.n	8000880 <HAL_GPIO_Init+0x10>
  } 
}
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	46c0      	nop			; (mov r8, r8)
 8000b32:	46bd      	mov	sp, r7
 8000b34:	b006      	add	sp, #24
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	40021000 	.word	0x40021000
 8000b3c:	40010000 	.word	0x40010000
 8000b40:	48000400 	.word	0x48000400
 8000b44:	48000800 	.word	0x48000800
 8000b48:	48000c00 	.word	0x48000c00
 8000b4c:	40010400 	.word	0x40010400

08000b50 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b086      	sub	sp, #24
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8000b5e:	e0b1      	b.n	8000cc4 <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8000b60:	2201      	movs	r2, #1
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	409a      	lsls	r2, r3
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	4013      	ands	r3, r2
 8000b6a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8000b6c:	693b      	ldr	r3, [r7, #16]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d100      	bne.n	8000b74 <HAL_GPIO_DeInit+0x24>
 8000b72:	e0a4      	b.n	8000cbe <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8000b74:	4a59      	ldr	r2, [pc, #356]	; (8000cdc <HAL_GPIO_DeInit+0x18c>)
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	089b      	lsrs	r3, r3, #2
 8000b7a:	3302      	adds	r3, #2
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	589b      	ldr	r3, [r3, r2]
 8000b80:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	2203      	movs	r2, #3
 8000b86:	4013      	ands	r3, r2
 8000b88:	009b      	lsls	r3, r3, #2
 8000b8a:	220f      	movs	r2, #15
 8000b8c:	409a      	lsls	r2, r3
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	4013      	ands	r3, r2
 8000b92:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8000b94:	687a      	ldr	r2, [r7, #4]
 8000b96:	2390      	movs	r3, #144	; 0x90
 8000b98:	05db      	lsls	r3, r3, #23
 8000b9a:	429a      	cmp	r2, r3
 8000b9c:	d013      	beq.n	8000bc6 <HAL_GPIO_DeInit+0x76>
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4a4f      	ldr	r2, [pc, #316]	; (8000ce0 <HAL_GPIO_DeInit+0x190>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d00d      	beq.n	8000bc2 <HAL_GPIO_DeInit+0x72>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a4e      	ldr	r2, [pc, #312]	; (8000ce4 <HAL_GPIO_DeInit+0x194>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d007      	beq.n	8000bbe <HAL_GPIO_DeInit+0x6e>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4a4d      	ldr	r2, [pc, #308]	; (8000ce8 <HAL_GPIO_DeInit+0x198>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d101      	bne.n	8000bba <HAL_GPIO_DeInit+0x6a>
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	e006      	b.n	8000bc8 <HAL_GPIO_DeInit+0x78>
 8000bba:	2305      	movs	r3, #5
 8000bbc:	e004      	b.n	8000bc8 <HAL_GPIO_DeInit+0x78>
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	e002      	b.n	8000bc8 <HAL_GPIO_DeInit+0x78>
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e000      	b.n	8000bc8 <HAL_GPIO_DeInit+0x78>
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	697a      	ldr	r2, [r7, #20]
 8000bca:	2103      	movs	r1, #3
 8000bcc:	400a      	ands	r2, r1
 8000bce:	0092      	lsls	r2, r2, #2
 8000bd0:	4093      	lsls	r3, r2
 8000bd2:	68fa      	ldr	r2, [r7, #12]
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d132      	bne.n	8000c3e <HAL_GPIO_DeInit+0xee>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8000bd8:	4b44      	ldr	r3, [pc, #272]	; (8000cec <HAL_GPIO_DeInit+0x19c>)
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	43d9      	mvns	r1, r3
 8000be0:	4b42      	ldr	r3, [pc, #264]	; (8000cec <HAL_GPIO_DeInit+0x19c>)
 8000be2:	400a      	ands	r2, r1
 8000be4:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8000be6:	4b41      	ldr	r3, [pc, #260]	; (8000cec <HAL_GPIO_DeInit+0x19c>)
 8000be8:	685a      	ldr	r2, [r3, #4]
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	43d9      	mvns	r1, r3
 8000bee:	4b3f      	ldr	r3, [pc, #252]	; (8000cec <HAL_GPIO_DeInit+0x19c>)
 8000bf0:	400a      	ands	r2, r1
 8000bf2:	605a      	str	r2, [r3, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8000bf4:	4b3d      	ldr	r3, [pc, #244]	; (8000cec <HAL_GPIO_DeInit+0x19c>)
 8000bf6:	689a      	ldr	r2, [r3, #8]
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	43d9      	mvns	r1, r3
 8000bfc:	4b3b      	ldr	r3, [pc, #236]	; (8000cec <HAL_GPIO_DeInit+0x19c>)
 8000bfe:	400a      	ands	r2, r1
 8000c00:	609a      	str	r2, [r3, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8000c02:	4b3a      	ldr	r3, [pc, #232]	; (8000cec <HAL_GPIO_DeInit+0x19c>)
 8000c04:	68da      	ldr	r2, [r3, #12]
 8000c06:	693b      	ldr	r3, [r7, #16]
 8000c08:	43d9      	mvns	r1, r3
 8000c0a:	4b38      	ldr	r3, [pc, #224]	; (8000cec <HAL_GPIO_DeInit+0x19c>)
 8000c0c:	400a      	ands	r2, r1
 8000c0e:	60da      	str	r2, [r3, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	2203      	movs	r2, #3
 8000c14:	4013      	ands	r3, r2
 8000c16:	009b      	lsls	r3, r3, #2
 8000c18:	220f      	movs	r2, #15
 8000c1a:	409a      	lsls	r2, r3
 8000c1c:	0013      	movs	r3, r2
 8000c1e:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8000c20:	4a2e      	ldr	r2, [pc, #184]	; (8000cdc <HAL_GPIO_DeInit+0x18c>)
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	089b      	lsrs	r3, r3, #2
 8000c26:	3302      	adds	r3, #2
 8000c28:	009b      	lsls	r3, r3, #2
 8000c2a:	589a      	ldr	r2, [r3, r2]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	43d9      	mvns	r1, r3
 8000c30:	482a      	ldr	r0, [pc, #168]	; (8000cdc <HAL_GPIO_DeInit+0x18c>)
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	089b      	lsrs	r3, r3, #2
 8000c36:	400a      	ands	r2, r1
 8000c38:	3302      	adds	r3, #2
 8000c3a:	009b      	lsls	r3, r3, #2
 8000c3c:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	697a      	ldr	r2, [r7, #20]
 8000c44:	0052      	lsls	r2, r2, #1
 8000c46:	2103      	movs	r1, #3
 8000c48:	4091      	lsls	r1, r2
 8000c4a:	000a      	movs	r2, r1
 8000c4c:	43d2      	mvns	r2, r2
 8000c4e:	401a      	ands	r2, r3
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	08da      	lsrs	r2, r3, #3
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	3208      	adds	r2, #8
 8000c5c:	0092      	lsls	r2, r2, #2
 8000c5e:	58d3      	ldr	r3, [r2, r3]
 8000c60:	697a      	ldr	r2, [r7, #20]
 8000c62:	2107      	movs	r1, #7
 8000c64:	400a      	ands	r2, r1
 8000c66:	0092      	lsls	r2, r2, #2
 8000c68:	210f      	movs	r1, #15
 8000c6a:	4091      	lsls	r1, r2
 8000c6c:	000a      	movs	r2, r1
 8000c6e:	43d1      	mvns	r1, r2
 8000c70:	697a      	ldr	r2, [r7, #20]
 8000c72:	08d2      	lsrs	r2, r2, #3
 8000c74:	4019      	ands	r1, r3
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	3208      	adds	r2, #8
 8000c7a:	0092      	lsls	r2, r2, #2
 8000c7c:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	68db      	ldr	r3, [r3, #12]
 8000c82:	697a      	ldr	r2, [r7, #20]
 8000c84:	0052      	lsls	r2, r2, #1
 8000c86:	2103      	movs	r1, #3
 8000c88:	4091      	lsls	r1, r2
 8000c8a:	000a      	movs	r2, r1
 8000c8c:	43d2      	mvns	r2, r2
 8000c8e:	401a      	ands	r2, r3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	2101      	movs	r1, #1
 8000c9a:	697a      	ldr	r2, [r7, #20]
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	000a      	movs	r2, r1
 8000ca0:	43d2      	mvns	r2, r2
 8000ca2:	401a      	ands	r2, r3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	697a      	ldr	r2, [r7, #20]
 8000cae:	0052      	lsls	r2, r2, #1
 8000cb0:	2103      	movs	r1, #3
 8000cb2:	4091      	lsls	r1, r2
 8000cb4:	000a      	movs	r2, r1
 8000cb6:	43d2      	mvns	r2, r2
 8000cb8:	401a      	ands	r2, r3
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	609a      	str	r2, [r3, #8]

    }

    position++;
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8000cc4:	683a      	ldr	r2, [r7, #0]
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	40da      	lsrs	r2, r3
 8000cca:	1e13      	subs	r3, r2, #0
 8000ccc:	d000      	beq.n	8000cd0 <HAL_GPIO_DeInit+0x180>
 8000cce:	e747      	b.n	8000b60 <HAL_GPIO_DeInit+0x10>
  }
}
 8000cd0:	46c0      	nop			; (mov r8, r8)
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b006      	add	sp, #24
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	46c0      	nop			; (mov r8, r8)
 8000cdc:	40010000 	.word	0x40010000
 8000ce0:	48000400 	.word	0x48000400
 8000ce4:	48000800 	.word	0x48000800
 8000ce8:	48000c00 	.word	0x48000c00
 8000cec:	40010400 	.word	0x40010400

08000cf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	0008      	movs	r0, r1
 8000cfa:	0011      	movs	r1, r2
 8000cfc:	1cbb      	adds	r3, r7, #2
 8000cfe:	1c02      	adds	r2, r0, #0
 8000d00:	801a      	strh	r2, [r3, #0]
 8000d02:	1c7b      	adds	r3, r7, #1
 8000d04:	1c0a      	adds	r2, r1, #0
 8000d06:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d08:	1c7b      	adds	r3, r7, #1
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d004      	beq.n	8000d1a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d10:	1cbb      	adds	r3, r7, #2
 8000d12:	881a      	ldrh	r2, [r3, #0]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d18:	e003      	b.n	8000d22 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d1a:	1cbb      	adds	r3, r7, #2
 8000d1c:	881a      	ldrh	r2, [r3, #0]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d22:	46c0      	nop			; (mov r8, r8)
 8000d24:	46bd      	mov	sp, r7
 8000d26:	b002      	add	sp, #8
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b084      	sub	sp, #16
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
 8000d32:	000a      	movs	r2, r1
 8000d34:	1cbb      	adds	r3, r7, #2
 8000d36:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	695b      	ldr	r3, [r3, #20]
 8000d3c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d3e:	1cbb      	adds	r3, r7, #2
 8000d40:	881b      	ldrh	r3, [r3, #0]
 8000d42:	68fa      	ldr	r2, [r7, #12]
 8000d44:	4013      	ands	r3, r2
 8000d46:	041a      	lsls	r2, r3, #16
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	43db      	mvns	r3, r3
 8000d4c:	1cb9      	adds	r1, r7, #2
 8000d4e:	8809      	ldrh	r1, [r1, #0]
 8000d50:	400b      	ands	r3, r1
 8000d52:	431a      	orrs	r2, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	619a      	str	r2, [r3, #24]
}
 8000d58:	46c0      	nop			; (mov r8, r8)
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	b004      	add	sp, #16
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8000d66:	f7ff fcc5 	bl	80006f4 <HAL_GetTick>
 8000d6a:	0003      	movs	r3, r0
 8000d6c:	607b      	str	r3, [r7, #4]
  
  /* Set HSION bit, HSITRIM[4:0] bits to the reset value*/
  SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4); 
 8000d6e:	4b37      	ldr	r3, [pc, #220]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	4b36      	ldr	r3, [pc, #216]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000d74:	2181      	movs	r1, #129	; 0x81
 8000d76:	430a      	orrs	r2, r1
 8000d78:	601a      	str	r2, [r3, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000d7a:	e008      	b.n	8000d8e <HAL_RCC_DeInit+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d7c:	f7ff fcba 	bl	80006f4 <HAL_GetTick>
 8000d80:	0002      	movs	r2, r0
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	2b02      	cmp	r3, #2
 8000d88:	d901      	bls.n	8000d8e <HAL_RCC_DeInit+0x2e>
    {
      return HAL_TIMEOUT;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	e05a      	b.n	8000e44 <HAL_RCC_DeInit+0xe4>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000d8e:	4b2f      	ldr	r3, [pc, #188]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2202      	movs	r2, #2
 8000d94:	4013      	ands	r3, r2
 8000d96:	d0f1      	beq.n	8000d7c <HAL_RCC_DeInit+0x1c>
    }
  }

  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0] and MCOSEL[2:0] bits */
  CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE | RCC_CFGR_MCO);
 8000d98:	4b2c      	ldr	r3, [pc, #176]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000d9a:	685a      	ldr	r2, [r3, #4]
 8000d9c:	4b2b      	ldr	r3, [pc, #172]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000d9e:	492c      	ldr	r1, [pc, #176]	; (8000e50 <HAL_RCC_DeInit+0xf0>)
 8000da0:	400a      	ands	r2, r1
 8000da2:	605a      	str	r2, [r3, #4]

  /* Wait till HSI as SYSCLK status is enabled */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8000da4:	e009      	b.n	8000dba <HAL_RCC_DeInit+0x5a>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000da6:	f7ff fca5 	bl	80006f4 <HAL_GetTick>
 8000daa:	0002      	movs	r2, r0
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	4a28      	ldr	r2, [pc, #160]	; (8000e54 <HAL_RCC_DeInit+0xf4>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d901      	bls.n	8000dba <HAL_RCC_DeInit+0x5a>
    {
      return HAL_TIMEOUT;
 8000db6:	2303      	movs	r3, #3
 8000db8:	e044      	b.n	8000e44 <HAL_RCC_DeInit+0xe4>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8000dba:	4b24      	ldr	r3, [pc, #144]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	220c      	movs	r2, #12
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	d1f0      	bne.n	8000da6 <HAL_RCC_DeInit+0x46>
    }
  }

  /* Update the SystemCoreClock global variable for HSI as system clock source */
  SystemCoreClock = HSI_VALUE;
 8000dc4:	4b24      	ldr	r3, [pc, #144]	; (8000e58 <HAL_RCC_DeInit+0xf8>)
 8000dc6:	4a25      	ldr	r2, [pc, #148]	; (8000e5c <HAL_RCC_DeInit+0xfc>)
 8000dc8:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000dca:	4b25      	ldr	r3, [pc, #148]	; (8000e60 <HAL_RCC_DeInit+0x100>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	0018      	movs	r0, r3
 8000dd0:	f7ff fc4a 	bl	8000668 <HAL_InitTick>
 8000dd4:	1e03      	subs	r3, r0, #0
 8000dd6:	d001      	beq.n	8000ddc <HAL_RCC_DeInit+0x7c>
  {
    return HAL_ERROR;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	e033      	b.n	8000e44 <HAL_RCC_DeInit+0xe4>
  }

  /* Reset HSEON, CSSON, PLLON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
 8000ddc:	4b1b      	ldr	r3, [pc, #108]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	4b1a      	ldr	r3, [pc, #104]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000de2:	4920      	ldr	r1, [pc, #128]	; (8000e64 <HAL_RCC_DeInit+0x104>)
 8000de4:	400a      	ands	r2, r1
 8000de6:	601a      	str	r2, [r3, #0]
  
  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8000de8:	4b18      	ldr	r3, [pc, #96]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	4b17      	ldr	r3, [pc, #92]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000dee:	491e      	ldr	r1, [pc, #120]	; (8000e68 <HAL_RCC_DeInit+0x108>)
 8000df0:	400a      	ands	r2, r1
 8000df2:	601a      	str	r2, [r3, #0]

  /* Get start tick */
  tickstart = HAL_GetTick();
 8000df4:	f7ff fc7e 	bl	80006f4 <HAL_GetTick>
 8000df8:	0003      	movs	r3, r0
 8000dfa:	607b      	str	r3, [r7, #4]
  
  /* Wait till PLLRDY is cleared */
  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8000dfc:	e008      	b.n	8000e10 <HAL_RCC_DeInit+0xb0>
  {
    if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dfe:	f7ff fc79 	bl	80006f4 <HAL_GetTick>
 8000e02:	0002      	movs	r2, r0
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	1ad3      	subs	r3, r2, r3
 8000e08:	2b02      	cmp	r3, #2
 8000e0a:	d901      	bls.n	8000e10 <HAL_RCC_DeInit+0xb0>
    {
      return HAL_TIMEOUT;
 8000e0c:	2303      	movs	r3, #3
 8000e0e:	e019      	b.n	8000e44 <HAL_RCC_DeInit+0xe4>
  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8000e10:	4b0e      	ldr	r3, [pc, #56]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	2380      	movs	r3, #128	; 0x80
 8000e16:	049b      	lsls	r3, r3, #18
 8000e18:	4013      	ands	r3, r2
 8000e1a:	d1f0      	bne.n	8000dfe <HAL_RCC_DeInit+0x9e>
    }
  }

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8000e1c:	4b0b      	ldr	r3, [pc, #44]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
 8000e22:	4b0a      	ldr	r3, [pc, #40]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset CFGR3 register */
  CLEAR_REG(RCC->CFGR3);
 8000e28:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 8000e2e:	4b07      	ldr	r3, [pc, #28]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	609a      	str	r2, [r3, #8]

  /* Clear all reset flags */
  __HAL_RCC_CLEAR_RESET_FLAGS();
 8000e34:	4b05      	ldr	r3, [pc, #20]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000e36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e38:	4b04      	ldr	r3, [pc, #16]	; (8000e4c <HAL_RCC_DeInit+0xec>)
 8000e3a:	2180      	movs	r1, #128	; 0x80
 8000e3c:	0449      	lsls	r1, r1, #17
 8000e3e:	430a      	orrs	r2, r1
 8000e40:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8000e42:	2300      	movs	r3, #0
}
 8000e44:	0018      	movs	r0, r3
 8000e46:	46bd      	mov	sp, r7
 8000e48:	b002      	add	sp, #8
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	40021000 	.word	0x40021000
 8000e50:	f0fff80c 	.word	0xf0fff80c
 8000e54:	00001388 	.word	0x00001388
 8000e58:	20000800 	.word	0x20000800
 8000e5c:	007a1200 	.word	0x007a1200
 8000e60:	20000804 	.word	0x20000804
 8000e64:	fef6ffff 	.word	0xfef6ffff
 8000e68:	fffbffff 	.word	0xfffbffff

08000e6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b088      	sub	sp, #32
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d101      	bne.n	8000e7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e305      	b.n	800148a <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	2201      	movs	r2, #1
 8000e84:	4013      	ands	r3, r2
 8000e86:	d100      	bne.n	8000e8a <HAL_RCC_OscConfig+0x1e>
 8000e88:	e08d      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e8a:	4bc5      	ldr	r3, [pc, #788]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	220c      	movs	r2, #12
 8000e90:	4013      	ands	r3, r2
 8000e92:	2b04      	cmp	r3, #4
 8000e94:	d00e      	beq.n	8000eb4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e96:	4bc2      	ldr	r3, [pc, #776]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	220c      	movs	r2, #12
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	2b08      	cmp	r3, #8
 8000ea0:	d116      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x64>
 8000ea2:	4bbf      	ldr	r3, [pc, #764]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000ea4:	685a      	ldr	r2, [r3, #4]
 8000ea6:	23c0      	movs	r3, #192	; 0xc0
 8000ea8:	025b      	lsls	r3, r3, #9
 8000eaa:	401a      	ands	r2, r3
 8000eac:	2380      	movs	r3, #128	; 0x80
 8000eae:	025b      	lsls	r3, r3, #9
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d10d      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eb4:	4bba      	ldr	r3, [pc, #744]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	2380      	movs	r3, #128	; 0x80
 8000eba:	029b      	lsls	r3, r3, #10
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	d100      	bne.n	8000ec2 <HAL_RCC_OscConfig+0x56>
 8000ec0:	e070      	b.n	8000fa4 <HAL_RCC_OscConfig+0x138>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d000      	beq.n	8000ecc <HAL_RCC_OscConfig+0x60>
 8000eca:	e06b      	b.n	8000fa4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e2dc      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d107      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x7c>
 8000ed8:	4bb1      	ldr	r3, [pc, #708]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4bb0      	ldr	r3, [pc, #704]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000ede:	2180      	movs	r1, #128	; 0x80
 8000ee0:	0249      	lsls	r1, r1, #9
 8000ee2:	430a      	orrs	r2, r1
 8000ee4:	601a      	str	r2, [r3, #0]
 8000ee6:	e02f      	b.n	8000f48 <HAL_RCC_OscConfig+0xdc>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d10c      	bne.n	8000f0a <HAL_RCC_OscConfig+0x9e>
 8000ef0:	4bab      	ldr	r3, [pc, #684]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	4baa      	ldr	r3, [pc, #680]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000ef6:	49ab      	ldr	r1, [pc, #684]	; (80011a4 <HAL_RCC_OscConfig+0x338>)
 8000ef8:	400a      	ands	r2, r1
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	4ba8      	ldr	r3, [pc, #672]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	4ba7      	ldr	r3, [pc, #668]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000f02:	49a9      	ldr	r1, [pc, #676]	; (80011a8 <HAL_RCC_OscConfig+0x33c>)
 8000f04:	400a      	ands	r2, r1
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	e01e      	b.n	8000f48 <HAL_RCC_OscConfig+0xdc>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	2b05      	cmp	r3, #5
 8000f10:	d10e      	bne.n	8000f30 <HAL_RCC_OscConfig+0xc4>
 8000f12:	4ba3      	ldr	r3, [pc, #652]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	4ba2      	ldr	r3, [pc, #648]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000f18:	2180      	movs	r1, #128	; 0x80
 8000f1a:	02c9      	lsls	r1, r1, #11
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	4b9f      	ldr	r3, [pc, #636]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	4b9e      	ldr	r3, [pc, #632]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000f26:	2180      	movs	r1, #128	; 0x80
 8000f28:	0249      	lsls	r1, r1, #9
 8000f2a:	430a      	orrs	r2, r1
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	e00b      	b.n	8000f48 <HAL_RCC_OscConfig+0xdc>
 8000f30:	4b9b      	ldr	r3, [pc, #620]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	4b9a      	ldr	r3, [pc, #616]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000f36:	499b      	ldr	r1, [pc, #620]	; (80011a4 <HAL_RCC_OscConfig+0x338>)
 8000f38:	400a      	ands	r2, r1
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	4b98      	ldr	r3, [pc, #608]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	4b97      	ldr	r3, [pc, #604]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000f42:	4999      	ldr	r1, [pc, #612]	; (80011a8 <HAL_RCC_OscConfig+0x33c>)
 8000f44:	400a      	ands	r2, r1
 8000f46:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d014      	beq.n	8000f7a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f50:	f7ff fbd0 	bl	80006f4 <HAL_GetTick>
 8000f54:	0003      	movs	r3, r0
 8000f56:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f58:	e008      	b.n	8000f6c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f5a:	f7ff fbcb 	bl	80006f4 <HAL_GetTick>
 8000f5e:	0002      	movs	r2, r0
 8000f60:	69bb      	ldr	r3, [r7, #24]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	2b64      	cmp	r3, #100	; 0x64
 8000f66:	d901      	bls.n	8000f6c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	e28e      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f6c:	4b8c      	ldr	r3, [pc, #560]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	2380      	movs	r3, #128	; 0x80
 8000f72:	029b      	lsls	r3, r3, #10
 8000f74:	4013      	ands	r3, r2
 8000f76:	d0f0      	beq.n	8000f5a <HAL_RCC_OscConfig+0xee>
 8000f78:	e015      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f7a:	f7ff fbbb 	bl	80006f4 <HAL_GetTick>
 8000f7e:	0003      	movs	r3, r0
 8000f80:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f82:	e008      	b.n	8000f96 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f84:	f7ff fbb6 	bl	80006f4 <HAL_GetTick>
 8000f88:	0002      	movs	r2, r0
 8000f8a:	69bb      	ldr	r3, [r7, #24]
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	2b64      	cmp	r3, #100	; 0x64
 8000f90:	d901      	bls.n	8000f96 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000f92:	2303      	movs	r3, #3
 8000f94:	e279      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f96:	4b82      	ldr	r3, [pc, #520]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	2380      	movs	r3, #128	; 0x80
 8000f9c:	029b      	lsls	r3, r3, #10
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	d1f0      	bne.n	8000f84 <HAL_RCC_OscConfig+0x118>
 8000fa2:	e000      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fa4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2202      	movs	r2, #2
 8000fac:	4013      	ands	r3, r2
 8000fae:	d100      	bne.n	8000fb2 <HAL_RCC_OscConfig+0x146>
 8000fb0:	e06c      	b.n	800108c <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000fb2:	4b7b      	ldr	r3, [pc, #492]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	220c      	movs	r2, #12
 8000fb8:	4013      	ands	r3, r2
 8000fba:	d00e      	beq.n	8000fda <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000fbc:	4b78      	ldr	r3, [pc, #480]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	220c      	movs	r2, #12
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	2b08      	cmp	r3, #8
 8000fc6:	d11f      	bne.n	8001008 <HAL_RCC_OscConfig+0x19c>
 8000fc8:	4b75      	ldr	r3, [pc, #468]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000fca:	685a      	ldr	r2, [r3, #4]
 8000fcc:	23c0      	movs	r3, #192	; 0xc0
 8000fce:	025b      	lsls	r3, r3, #9
 8000fd0:	401a      	ands	r2, r3
 8000fd2:	2380      	movs	r3, #128	; 0x80
 8000fd4:	021b      	lsls	r3, r3, #8
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d116      	bne.n	8001008 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fda:	4b71      	ldr	r3, [pc, #452]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	2202      	movs	r2, #2
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	d005      	beq.n	8000ff0 <HAL_RCC_OscConfig+0x184>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d001      	beq.n	8000ff0 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	e24c      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ff0:	4b6b      	ldr	r3, [pc, #428]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	22f8      	movs	r2, #248	; 0xf8
 8000ff6:	4393      	bics	r3, r2
 8000ff8:	0019      	movs	r1, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	691b      	ldr	r3, [r3, #16]
 8000ffe:	00da      	lsls	r2, r3, #3
 8001000:	4b67      	ldr	r3, [pc, #412]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8001002:	430a      	orrs	r2, r1
 8001004:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001006:	e041      	b.n	800108c <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d024      	beq.n	800105a <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001010:	4b63      	ldr	r3, [pc, #396]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b62      	ldr	r3, [pc, #392]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8001016:	2101      	movs	r1, #1
 8001018:	430a      	orrs	r2, r1
 800101a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800101c:	f7ff fb6a 	bl	80006f4 <HAL_GetTick>
 8001020:	0003      	movs	r3, r0
 8001022:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001024:	e008      	b.n	8001038 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001026:	f7ff fb65 	bl	80006f4 <HAL_GetTick>
 800102a:	0002      	movs	r2, r0
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	2b02      	cmp	r3, #2
 8001032:	d901      	bls.n	8001038 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8001034:	2303      	movs	r3, #3
 8001036:	e228      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001038:	4b59      	ldr	r3, [pc, #356]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2202      	movs	r2, #2
 800103e:	4013      	ands	r3, r2
 8001040:	d0f1      	beq.n	8001026 <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001042:	4b57      	ldr	r3, [pc, #348]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	22f8      	movs	r2, #248	; 0xf8
 8001048:	4393      	bics	r3, r2
 800104a:	0019      	movs	r1, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	691b      	ldr	r3, [r3, #16]
 8001050:	00da      	lsls	r2, r3, #3
 8001052:	4b53      	ldr	r3, [pc, #332]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8001054:	430a      	orrs	r2, r1
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	e018      	b.n	800108c <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800105a:	4b51      	ldr	r3, [pc, #324]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	4b50      	ldr	r3, [pc, #320]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8001060:	2101      	movs	r1, #1
 8001062:	438a      	bics	r2, r1
 8001064:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001066:	f7ff fb45 	bl	80006f4 <HAL_GetTick>
 800106a:	0003      	movs	r3, r0
 800106c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800106e:	e008      	b.n	8001082 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001070:	f7ff fb40 	bl	80006f4 <HAL_GetTick>
 8001074:	0002      	movs	r2, r0
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	2b02      	cmp	r3, #2
 800107c:	d901      	bls.n	8001082 <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 800107e:	2303      	movs	r3, #3
 8001080:	e203      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001082:	4b47      	ldr	r3, [pc, #284]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	2202      	movs	r2, #2
 8001088:	4013      	ands	r3, r2
 800108a:	d1f1      	bne.n	8001070 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2208      	movs	r2, #8
 8001092:	4013      	ands	r3, r2
 8001094:	d036      	beq.n	8001104 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	69db      	ldr	r3, [r3, #28]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d019      	beq.n	80010d2 <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800109e:	4b40      	ldr	r3, [pc, #256]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 80010a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010a2:	4b3f      	ldr	r3, [pc, #252]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 80010a4:	2101      	movs	r1, #1
 80010a6:	430a      	orrs	r2, r1
 80010a8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010aa:	f7ff fb23 	bl	80006f4 <HAL_GetTick>
 80010ae:	0003      	movs	r3, r0
 80010b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010b2:	e008      	b.n	80010c6 <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010b4:	f7ff fb1e 	bl	80006f4 <HAL_GetTick>
 80010b8:	0002      	movs	r2, r0
 80010ba:	69bb      	ldr	r3, [r7, #24]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d901      	bls.n	80010c6 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 80010c2:	2303      	movs	r3, #3
 80010c4:	e1e1      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010c6:	4b36      	ldr	r3, [pc, #216]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 80010c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ca:	2202      	movs	r2, #2
 80010cc:	4013      	ands	r3, r2
 80010ce:	d0f1      	beq.n	80010b4 <HAL_RCC_OscConfig+0x248>
 80010d0:	e018      	b.n	8001104 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010d2:	4b33      	ldr	r3, [pc, #204]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 80010d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010d6:	4b32      	ldr	r3, [pc, #200]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 80010d8:	2101      	movs	r1, #1
 80010da:	438a      	bics	r2, r1
 80010dc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010de:	f7ff fb09 	bl	80006f4 <HAL_GetTick>
 80010e2:	0003      	movs	r3, r0
 80010e4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010e6:	e008      	b.n	80010fa <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010e8:	f7ff fb04 	bl	80006f4 <HAL_GetTick>
 80010ec:	0002      	movs	r2, r0
 80010ee:	69bb      	ldr	r3, [r7, #24]
 80010f0:	1ad3      	subs	r3, r2, r3
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	d901      	bls.n	80010fa <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80010f6:	2303      	movs	r3, #3
 80010f8:	e1c7      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010fa:	4b29      	ldr	r3, [pc, #164]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 80010fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010fe:	2202      	movs	r2, #2
 8001100:	4013      	ands	r3, r2
 8001102:	d1f1      	bne.n	80010e8 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2204      	movs	r2, #4
 800110a:	4013      	ands	r3, r2
 800110c:	d100      	bne.n	8001110 <HAL_RCC_OscConfig+0x2a4>
 800110e:	e0b5      	b.n	800127c <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001110:	201f      	movs	r0, #31
 8001112:	183b      	adds	r3, r7, r0
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001118:	4b21      	ldr	r3, [pc, #132]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 800111a:	69da      	ldr	r2, [r3, #28]
 800111c:	2380      	movs	r3, #128	; 0x80
 800111e:	055b      	lsls	r3, r3, #21
 8001120:	4013      	ands	r3, r2
 8001122:	d110      	bne.n	8001146 <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001124:	4b1e      	ldr	r3, [pc, #120]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8001126:	69da      	ldr	r2, [r3, #28]
 8001128:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 800112a:	2180      	movs	r1, #128	; 0x80
 800112c:	0549      	lsls	r1, r1, #21
 800112e:	430a      	orrs	r2, r1
 8001130:	61da      	str	r2, [r3, #28]
 8001132:	4b1b      	ldr	r3, [pc, #108]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8001134:	69da      	ldr	r2, [r3, #28]
 8001136:	2380      	movs	r3, #128	; 0x80
 8001138:	055b      	lsls	r3, r3, #21
 800113a:	4013      	ands	r3, r2
 800113c:	60fb      	str	r3, [r7, #12]
 800113e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001140:	183b      	adds	r3, r7, r0
 8001142:	2201      	movs	r2, #1
 8001144:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001146:	4b19      	ldr	r3, [pc, #100]	; (80011ac <HAL_RCC_OscConfig+0x340>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	2380      	movs	r3, #128	; 0x80
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	4013      	ands	r3, r2
 8001150:	d11a      	bne.n	8001188 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001152:	4b16      	ldr	r3, [pc, #88]	; (80011ac <HAL_RCC_OscConfig+0x340>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	4b15      	ldr	r3, [pc, #84]	; (80011ac <HAL_RCC_OscConfig+0x340>)
 8001158:	2180      	movs	r1, #128	; 0x80
 800115a:	0049      	lsls	r1, r1, #1
 800115c:	430a      	orrs	r2, r1
 800115e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001160:	f7ff fac8 	bl	80006f4 <HAL_GetTick>
 8001164:	0003      	movs	r3, r0
 8001166:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001168:	e008      	b.n	800117c <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800116a:	f7ff fac3 	bl	80006f4 <HAL_GetTick>
 800116e:	0002      	movs	r2, r0
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	2b64      	cmp	r3, #100	; 0x64
 8001176:	d901      	bls.n	800117c <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8001178:	2303      	movs	r3, #3
 800117a:	e186      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800117c:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <HAL_RCC_OscConfig+0x340>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	2380      	movs	r3, #128	; 0x80
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	4013      	ands	r3, r2
 8001186:	d0f0      	beq.n	800116a <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d10f      	bne.n	80011b0 <HAL_RCC_OscConfig+0x344>
 8001190:	4b03      	ldr	r3, [pc, #12]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8001192:	6a1a      	ldr	r2, [r3, #32]
 8001194:	4b02      	ldr	r3, [pc, #8]	; (80011a0 <HAL_RCC_OscConfig+0x334>)
 8001196:	2101      	movs	r1, #1
 8001198:	430a      	orrs	r2, r1
 800119a:	621a      	str	r2, [r3, #32]
 800119c:	e036      	b.n	800120c <HAL_RCC_OscConfig+0x3a0>
 800119e:	46c0      	nop			; (mov r8, r8)
 80011a0:	40021000 	.word	0x40021000
 80011a4:	fffeffff 	.word	0xfffeffff
 80011a8:	fffbffff 	.word	0xfffbffff
 80011ac:	40007000 	.word	0x40007000
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d10c      	bne.n	80011d2 <HAL_RCC_OscConfig+0x366>
 80011b8:	4bb6      	ldr	r3, [pc, #728]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80011ba:	6a1a      	ldr	r2, [r3, #32]
 80011bc:	4bb5      	ldr	r3, [pc, #724]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80011be:	2101      	movs	r1, #1
 80011c0:	438a      	bics	r2, r1
 80011c2:	621a      	str	r2, [r3, #32]
 80011c4:	4bb3      	ldr	r3, [pc, #716]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80011c6:	6a1a      	ldr	r2, [r3, #32]
 80011c8:	4bb2      	ldr	r3, [pc, #712]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80011ca:	2104      	movs	r1, #4
 80011cc:	438a      	bics	r2, r1
 80011ce:	621a      	str	r2, [r3, #32]
 80011d0:	e01c      	b.n	800120c <HAL_RCC_OscConfig+0x3a0>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	2b05      	cmp	r3, #5
 80011d8:	d10c      	bne.n	80011f4 <HAL_RCC_OscConfig+0x388>
 80011da:	4bae      	ldr	r3, [pc, #696]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80011dc:	6a1a      	ldr	r2, [r3, #32]
 80011de:	4bad      	ldr	r3, [pc, #692]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80011e0:	2104      	movs	r1, #4
 80011e2:	430a      	orrs	r2, r1
 80011e4:	621a      	str	r2, [r3, #32]
 80011e6:	4bab      	ldr	r3, [pc, #684]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80011e8:	6a1a      	ldr	r2, [r3, #32]
 80011ea:	4baa      	ldr	r3, [pc, #680]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80011ec:	2101      	movs	r1, #1
 80011ee:	430a      	orrs	r2, r1
 80011f0:	621a      	str	r2, [r3, #32]
 80011f2:	e00b      	b.n	800120c <HAL_RCC_OscConfig+0x3a0>
 80011f4:	4ba7      	ldr	r3, [pc, #668]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80011f6:	6a1a      	ldr	r2, [r3, #32]
 80011f8:	4ba6      	ldr	r3, [pc, #664]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80011fa:	2101      	movs	r1, #1
 80011fc:	438a      	bics	r2, r1
 80011fe:	621a      	str	r2, [r3, #32]
 8001200:	4ba4      	ldr	r3, [pc, #656]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001202:	6a1a      	ldr	r2, [r3, #32]
 8001204:	4ba3      	ldr	r3, [pc, #652]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001206:	2104      	movs	r1, #4
 8001208:	438a      	bics	r2, r1
 800120a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d014      	beq.n	800123e <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001214:	f7ff fa6e 	bl	80006f4 <HAL_GetTick>
 8001218:	0003      	movs	r3, r0
 800121a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800121c:	e009      	b.n	8001232 <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800121e:	f7ff fa69 	bl	80006f4 <HAL_GetTick>
 8001222:	0002      	movs	r2, r0
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	4a9b      	ldr	r2, [pc, #620]	; (8001498 <HAL_RCC_OscConfig+0x62c>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d901      	bls.n	8001232 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	e12b      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001232:	4b98      	ldr	r3, [pc, #608]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001234:	6a1b      	ldr	r3, [r3, #32]
 8001236:	2202      	movs	r2, #2
 8001238:	4013      	ands	r3, r2
 800123a:	d0f0      	beq.n	800121e <HAL_RCC_OscConfig+0x3b2>
 800123c:	e013      	b.n	8001266 <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800123e:	f7ff fa59 	bl	80006f4 <HAL_GetTick>
 8001242:	0003      	movs	r3, r0
 8001244:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001246:	e009      	b.n	800125c <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001248:	f7ff fa54 	bl	80006f4 <HAL_GetTick>
 800124c:	0002      	movs	r2, r0
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	4a91      	ldr	r2, [pc, #580]	; (8001498 <HAL_RCC_OscConfig+0x62c>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d901      	bls.n	800125c <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8001258:	2303      	movs	r3, #3
 800125a:	e116      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800125c:	4b8d      	ldr	r3, [pc, #564]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 800125e:	6a1b      	ldr	r3, [r3, #32]
 8001260:	2202      	movs	r2, #2
 8001262:	4013      	ands	r3, r2
 8001264:	d1f0      	bne.n	8001248 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001266:	231f      	movs	r3, #31
 8001268:	18fb      	adds	r3, r7, r3
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d105      	bne.n	800127c <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001270:	4b88      	ldr	r3, [pc, #544]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001272:	69da      	ldr	r2, [r3, #28]
 8001274:	4b87      	ldr	r3, [pc, #540]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001276:	4989      	ldr	r1, [pc, #548]	; (800149c <HAL_RCC_OscConfig+0x630>)
 8001278:	400a      	ands	r2, r1
 800127a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2210      	movs	r2, #16
 8001282:	4013      	ands	r3, r2
 8001284:	d063      	beq.n	800134e <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	695b      	ldr	r3, [r3, #20]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d12a      	bne.n	80012e4 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800128e:	4b81      	ldr	r3, [pc, #516]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001290:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001292:	4b80      	ldr	r3, [pc, #512]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001294:	2104      	movs	r1, #4
 8001296:	430a      	orrs	r2, r1
 8001298:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800129a:	4b7e      	ldr	r3, [pc, #504]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 800129c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800129e:	4b7d      	ldr	r3, [pc, #500]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80012a0:	2101      	movs	r1, #1
 80012a2:	430a      	orrs	r2, r1
 80012a4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012a6:	f7ff fa25 	bl	80006f4 <HAL_GetTick>
 80012aa:	0003      	movs	r3, r0
 80012ac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80012ae:	e008      	b.n	80012c2 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80012b0:	f7ff fa20 	bl	80006f4 <HAL_GetTick>
 80012b4:	0002      	movs	r2, r0
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d901      	bls.n	80012c2 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 80012be:	2303      	movs	r3, #3
 80012c0:	e0e3      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80012c2:	4b74      	ldr	r3, [pc, #464]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80012c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012c6:	2202      	movs	r2, #2
 80012c8:	4013      	ands	r3, r2
 80012ca:	d0f1      	beq.n	80012b0 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80012cc:	4b71      	ldr	r3, [pc, #452]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80012ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012d0:	22f8      	movs	r2, #248	; 0xf8
 80012d2:	4393      	bics	r3, r2
 80012d4:	0019      	movs	r1, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	00da      	lsls	r2, r3, #3
 80012dc:	4b6d      	ldr	r3, [pc, #436]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80012de:	430a      	orrs	r2, r1
 80012e0:	635a      	str	r2, [r3, #52]	; 0x34
 80012e2:	e034      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	695b      	ldr	r3, [r3, #20]
 80012e8:	3305      	adds	r3, #5
 80012ea:	d111      	bne.n	8001310 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80012ec:	4b69      	ldr	r3, [pc, #420]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80012ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012f0:	4b68      	ldr	r3, [pc, #416]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80012f2:	2104      	movs	r1, #4
 80012f4:	438a      	bics	r2, r1
 80012f6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80012f8:	4b66      	ldr	r3, [pc, #408]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80012fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012fc:	22f8      	movs	r2, #248	; 0xf8
 80012fe:	4393      	bics	r3, r2
 8001300:	0019      	movs	r1, r3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	699b      	ldr	r3, [r3, #24]
 8001306:	00da      	lsls	r2, r3, #3
 8001308:	4b62      	ldr	r3, [pc, #392]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 800130a:	430a      	orrs	r2, r1
 800130c:	635a      	str	r2, [r3, #52]	; 0x34
 800130e:	e01e      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001310:	4b60      	ldr	r3, [pc, #384]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001312:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001314:	4b5f      	ldr	r3, [pc, #380]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001316:	2104      	movs	r1, #4
 8001318:	430a      	orrs	r2, r1
 800131a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800131c:	4b5d      	ldr	r3, [pc, #372]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 800131e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001320:	4b5c      	ldr	r3, [pc, #368]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001322:	2101      	movs	r1, #1
 8001324:	438a      	bics	r2, r1
 8001326:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001328:	f7ff f9e4 	bl	80006f4 <HAL_GetTick>
 800132c:	0003      	movs	r3, r0
 800132e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001330:	e008      	b.n	8001344 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001332:	f7ff f9df 	bl	80006f4 <HAL_GetTick>
 8001336:	0002      	movs	r2, r0
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	2b02      	cmp	r3, #2
 800133e:	d901      	bls.n	8001344 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e0a2      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001344:	4b53      	ldr	r3, [pc, #332]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001346:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001348:	2202      	movs	r2, #2
 800134a:	4013      	ands	r3, r2
 800134c:	d1f1      	bne.n	8001332 <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6a1b      	ldr	r3, [r3, #32]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d100      	bne.n	8001358 <HAL_RCC_OscConfig+0x4ec>
 8001356:	e097      	b.n	8001488 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001358:	4b4e      	ldr	r3, [pc, #312]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	220c      	movs	r2, #12
 800135e:	4013      	ands	r3, r2
 8001360:	2b08      	cmp	r3, #8
 8001362:	d100      	bne.n	8001366 <HAL_RCC_OscConfig+0x4fa>
 8001364:	e06b      	b.n	800143e <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6a1b      	ldr	r3, [r3, #32]
 800136a:	2b02      	cmp	r3, #2
 800136c:	d14c      	bne.n	8001408 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800136e:	4b49      	ldr	r3, [pc, #292]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	4b48      	ldr	r3, [pc, #288]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001374:	494a      	ldr	r1, [pc, #296]	; (80014a0 <HAL_RCC_OscConfig+0x634>)
 8001376:	400a      	ands	r2, r1
 8001378:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137a:	f7ff f9bb 	bl	80006f4 <HAL_GetTick>
 800137e:	0003      	movs	r3, r0
 8001380:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001382:	e008      	b.n	8001396 <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001384:	f7ff f9b6 	bl	80006f4 <HAL_GetTick>
 8001388:	0002      	movs	r2, r0
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	2b02      	cmp	r3, #2
 8001390:	d901      	bls.n	8001396 <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e079      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001396:	4b3f      	ldr	r3, [pc, #252]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	2380      	movs	r3, #128	; 0x80
 800139c:	049b      	lsls	r3, r3, #18
 800139e:	4013      	ands	r3, r2
 80013a0:	d1f0      	bne.n	8001384 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013a2:	4b3c      	ldr	r3, [pc, #240]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80013a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013a6:	220f      	movs	r2, #15
 80013a8:	4393      	bics	r3, r2
 80013aa:	0019      	movs	r1, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013b0:	4b38      	ldr	r3, [pc, #224]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80013b2:	430a      	orrs	r2, r1
 80013b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80013b6:	4b37      	ldr	r3, [pc, #220]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	4a3a      	ldr	r2, [pc, #232]	; (80014a4 <HAL_RCC_OscConfig+0x638>)
 80013bc:	4013      	ands	r3, r2
 80013be:	0019      	movs	r1, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c8:	431a      	orrs	r2, r3
 80013ca:	4b32      	ldr	r3, [pc, #200]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80013cc:	430a      	orrs	r2, r1
 80013ce:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013d0:	4b30      	ldr	r3, [pc, #192]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	4b2f      	ldr	r3, [pc, #188]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80013d6:	2180      	movs	r1, #128	; 0x80
 80013d8:	0449      	lsls	r1, r1, #17
 80013da:	430a      	orrs	r2, r1
 80013dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013de:	f7ff f989 	bl	80006f4 <HAL_GetTick>
 80013e2:	0003      	movs	r3, r0
 80013e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013e6:	e008      	b.n	80013fa <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013e8:	f7ff f984 	bl	80006f4 <HAL_GetTick>
 80013ec:	0002      	movs	r2, r0
 80013ee:	69bb      	ldr	r3, [r7, #24]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d901      	bls.n	80013fa <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 80013f6:	2303      	movs	r3, #3
 80013f8:	e047      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013fa:	4b26      	ldr	r3, [pc, #152]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	2380      	movs	r3, #128	; 0x80
 8001400:	049b      	lsls	r3, r3, #18
 8001402:	4013      	ands	r3, r2
 8001404:	d0f0      	beq.n	80013e8 <HAL_RCC_OscConfig+0x57c>
 8001406:	e03f      	b.n	8001488 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001408:	4b22      	ldr	r3, [pc, #136]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	4b21      	ldr	r3, [pc, #132]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 800140e:	4924      	ldr	r1, [pc, #144]	; (80014a0 <HAL_RCC_OscConfig+0x634>)
 8001410:	400a      	ands	r2, r1
 8001412:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001414:	f7ff f96e 	bl	80006f4 <HAL_GetTick>
 8001418:	0003      	movs	r3, r0
 800141a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800141c:	e008      	b.n	8001430 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800141e:	f7ff f969 	bl	80006f4 <HAL_GetTick>
 8001422:	0002      	movs	r2, r0
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	2b02      	cmp	r3, #2
 800142a:	d901      	bls.n	8001430 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 800142c:	2303      	movs	r3, #3
 800142e:	e02c      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001430:	4b18      	ldr	r3, [pc, #96]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	2380      	movs	r3, #128	; 0x80
 8001436:	049b      	lsls	r3, r3, #18
 8001438:	4013      	ands	r3, r2
 800143a:	d1f0      	bne.n	800141e <HAL_RCC_OscConfig+0x5b2>
 800143c:	e024      	b.n	8001488 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6a1b      	ldr	r3, [r3, #32]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d101      	bne.n	800144a <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e01f      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800144a:	4b12      	ldr	r3, [pc, #72]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001450:	4b10      	ldr	r3, [pc, #64]	; (8001494 <HAL_RCC_OscConfig+0x628>)
 8001452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001454:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	23c0      	movs	r3, #192	; 0xc0
 800145a:	025b      	lsls	r3, r3, #9
 800145c:	401a      	ands	r2, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001462:	429a      	cmp	r2, r3
 8001464:	d10e      	bne.n	8001484 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	220f      	movs	r2, #15
 800146a:	401a      	ands	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001470:	429a      	cmp	r2, r3
 8001472:	d107      	bne.n	8001484 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001474:	697a      	ldr	r2, [r7, #20]
 8001476:	23f0      	movs	r3, #240	; 0xf0
 8001478:	039b      	lsls	r3, r3, #14
 800147a:	401a      	ands	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001480:	429a      	cmp	r2, r3
 8001482:	d001      	beq.n	8001488 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	e000      	b.n	800148a <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8001488:	2300      	movs	r3, #0
}
 800148a:	0018      	movs	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	b008      	add	sp, #32
 8001490:	bd80      	pop	{r7, pc}
 8001492:	46c0      	nop			; (mov r8, r8)
 8001494:	40021000 	.word	0x40021000
 8001498:	00001388 	.word	0x00001388
 800149c:	efffffff 	.word	0xefffffff
 80014a0:	feffffff 	.word	0xfeffffff
 80014a4:	ffc27fff 	.word	0xffc27fff

080014a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d101      	bne.n	80014bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	e0b3      	b.n	8001624 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014bc:	4b5b      	ldr	r3, [pc, #364]	; (800162c <HAL_RCC_ClockConfig+0x184>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2201      	movs	r2, #1
 80014c2:	4013      	ands	r3, r2
 80014c4:	683a      	ldr	r2, [r7, #0]
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d911      	bls.n	80014ee <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ca:	4b58      	ldr	r3, [pc, #352]	; (800162c <HAL_RCC_ClockConfig+0x184>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2201      	movs	r2, #1
 80014d0:	4393      	bics	r3, r2
 80014d2:	0019      	movs	r1, r3
 80014d4:	4b55      	ldr	r3, [pc, #340]	; (800162c <HAL_RCC_ClockConfig+0x184>)
 80014d6:	683a      	ldr	r2, [r7, #0]
 80014d8:	430a      	orrs	r2, r1
 80014da:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014dc:	4b53      	ldr	r3, [pc, #332]	; (800162c <HAL_RCC_ClockConfig+0x184>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2201      	movs	r2, #1
 80014e2:	4013      	ands	r3, r2
 80014e4:	683a      	ldr	r2, [r7, #0]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	d001      	beq.n	80014ee <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e09a      	b.n	8001624 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2202      	movs	r2, #2
 80014f4:	4013      	ands	r3, r2
 80014f6:	d015      	beq.n	8001524 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2204      	movs	r2, #4
 80014fe:	4013      	ands	r3, r2
 8001500:	d006      	beq.n	8001510 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001502:	4b4b      	ldr	r3, [pc, #300]	; (8001630 <HAL_RCC_ClockConfig+0x188>)
 8001504:	685a      	ldr	r2, [r3, #4]
 8001506:	4b4a      	ldr	r3, [pc, #296]	; (8001630 <HAL_RCC_ClockConfig+0x188>)
 8001508:	21e0      	movs	r1, #224	; 0xe0
 800150a:	00c9      	lsls	r1, r1, #3
 800150c:	430a      	orrs	r2, r1
 800150e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001510:	4b47      	ldr	r3, [pc, #284]	; (8001630 <HAL_RCC_ClockConfig+0x188>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	22f0      	movs	r2, #240	; 0xf0
 8001516:	4393      	bics	r3, r2
 8001518:	0019      	movs	r1, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	689a      	ldr	r2, [r3, #8]
 800151e:	4b44      	ldr	r3, [pc, #272]	; (8001630 <HAL_RCC_ClockConfig+0x188>)
 8001520:	430a      	orrs	r2, r1
 8001522:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2201      	movs	r2, #1
 800152a:	4013      	ands	r3, r2
 800152c:	d040      	beq.n	80015b0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	2b01      	cmp	r3, #1
 8001534:	d107      	bne.n	8001546 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001536:	4b3e      	ldr	r3, [pc, #248]	; (8001630 <HAL_RCC_ClockConfig+0x188>)
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	2380      	movs	r3, #128	; 0x80
 800153c:	029b      	lsls	r3, r3, #10
 800153e:	4013      	ands	r3, r2
 8001540:	d114      	bne.n	800156c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e06e      	b.n	8001624 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	2b02      	cmp	r3, #2
 800154c:	d107      	bne.n	800155e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800154e:	4b38      	ldr	r3, [pc, #224]	; (8001630 <HAL_RCC_ClockConfig+0x188>)
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	2380      	movs	r3, #128	; 0x80
 8001554:	049b      	lsls	r3, r3, #18
 8001556:	4013      	ands	r3, r2
 8001558:	d108      	bne.n	800156c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e062      	b.n	8001624 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800155e:	4b34      	ldr	r3, [pc, #208]	; (8001630 <HAL_RCC_ClockConfig+0x188>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2202      	movs	r2, #2
 8001564:	4013      	ands	r3, r2
 8001566:	d101      	bne.n	800156c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	e05b      	b.n	8001624 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800156c:	4b30      	ldr	r3, [pc, #192]	; (8001630 <HAL_RCC_ClockConfig+0x188>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	2203      	movs	r2, #3
 8001572:	4393      	bics	r3, r2
 8001574:	0019      	movs	r1, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	685a      	ldr	r2, [r3, #4]
 800157a:	4b2d      	ldr	r3, [pc, #180]	; (8001630 <HAL_RCC_ClockConfig+0x188>)
 800157c:	430a      	orrs	r2, r1
 800157e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001580:	f7ff f8b8 	bl	80006f4 <HAL_GetTick>
 8001584:	0003      	movs	r3, r0
 8001586:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001588:	e009      	b.n	800159e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800158a:	f7ff f8b3 	bl	80006f4 <HAL_GetTick>
 800158e:	0002      	movs	r2, r0
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	4a27      	ldr	r2, [pc, #156]	; (8001634 <HAL_RCC_ClockConfig+0x18c>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d901      	bls.n	800159e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e042      	b.n	8001624 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800159e:	4b24      	ldr	r3, [pc, #144]	; (8001630 <HAL_RCC_ClockConfig+0x188>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	220c      	movs	r2, #12
 80015a4:	401a      	ands	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d1ec      	bne.n	800158a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015b0:	4b1e      	ldr	r3, [pc, #120]	; (800162c <HAL_RCC_ClockConfig+0x184>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2201      	movs	r2, #1
 80015b6:	4013      	ands	r3, r2
 80015b8:	683a      	ldr	r2, [r7, #0]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d211      	bcs.n	80015e2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015be:	4b1b      	ldr	r3, [pc, #108]	; (800162c <HAL_RCC_ClockConfig+0x184>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	2201      	movs	r2, #1
 80015c4:	4393      	bics	r3, r2
 80015c6:	0019      	movs	r1, r3
 80015c8:	4b18      	ldr	r3, [pc, #96]	; (800162c <HAL_RCC_ClockConfig+0x184>)
 80015ca:	683a      	ldr	r2, [r7, #0]
 80015cc:	430a      	orrs	r2, r1
 80015ce:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015d0:	4b16      	ldr	r3, [pc, #88]	; (800162c <HAL_RCC_ClockConfig+0x184>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2201      	movs	r2, #1
 80015d6:	4013      	ands	r3, r2
 80015d8:	683a      	ldr	r2, [r7, #0]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d001      	beq.n	80015e2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e020      	b.n	8001624 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2204      	movs	r2, #4
 80015e8:	4013      	ands	r3, r2
 80015ea:	d009      	beq.n	8001600 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80015ec:	4b10      	ldr	r3, [pc, #64]	; (8001630 <HAL_RCC_ClockConfig+0x188>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	4a11      	ldr	r2, [pc, #68]	; (8001638 <HAL_RCC_ClockConfig+0x190>)
 80015f2:	4013      	ands	r3, r2
 80015f4:	0019      	movs	r1, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	68da      	ldr	r2, [r3, #12]
 80015fa:	4b0d      	ldr	r3, [pc, #52]	; (8001630 <HAL_RCC_ClockConfig+0x188>)
 80015fc:	430a      	orrs	r2, r1
 80015fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001600:	f000 f820 	bl	8001644 <HAL_RCC_GetSysClockFreq>
 8001604:	0001      	movs	r1, r0
 8001606:	4b0a      	ldr	r3, [pc, #40]	; (8001630 <HAL_RCC_ClockConfig+0x188>)
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	091b      	lsrs	r3, r3, #4
 800160c:	220f      	movs	r2, #15
 800160e:	4013      	ands	r3, r2
 8001610:	4a0a      	ldr	r2, [pc, #40]	; (800163c <HAL_RCC_ClockConfig+0x194>)
 8001612:	5cd3      	ldrb	r3, [r2, r3]
 8001614:	000a      	movs	r2, r1
 8001616:	40da      	lsrs	r2, r3
 8001618:	4b09      	ldr	r3, [pc, #36]	; (8001640 <HAL_RCC_ClockConfig+0x198>)
 800161a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800161c:	2000      	movs	r0, #0
 800161e:	f7ff f823 	bl	8000668 <HAL_InitTick>
  
  return HAL_OK;
 8001622:	2300      	movs	r3, #0
}
 8001624:	0018      	movs	r0, r3
 8001626:	46bd      	mov	sp, r7
 8001628:	b004      	add	sp, #16
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40022000 	.word	0x40022000
 8001630:	40021000 	.word	0x40021000
 8001634:	00001388 	.word	0x00001388
 8001638:	fffff8ff 	.word	0xfffff8ff
 800163c:	080017a0 	.word	0x080017a0
 8001640:	20000800 	.word	0x20000800

08001644 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001644:	b590      	push	{r4, r7, lr}
 8001646:	b08f      	sub	sp, #60	; 0x3c
 8001648:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800164a:	2314      	movs	r3, #20
 800164c:	18fb      	adds	r3, r7, r3
 800164e:	4a2c      	ldr	r2, [pc, #176]	; (8001700 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001650:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001652:	c313      	stmia	r3!, {r0, r1, r4}
 8001654:	6812      	ldr	r2, [r2, #0]
 8001656:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	4a2a      	ldr	r2, [pc, #168]	; (8001704 <HAL_RCC_GetSysClockFreq+0xc0>)
 800165c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800165e:	c313      	stmia	r3!, {r0, r1, r4}
 8001660:	6812      	ldr	r2, [r2, #0]
 8001662:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001664:	2300      	movs	r3, #0
 8001666:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001668:	2300      	movs	r3, #0
 800166a:	62bb      	str	r3, [r7, #40]	; 0x28
 800166c:	2300      	movs	r3, #0
 800166e:	637b      	str	r3, [r7, #52]	; 0x34
 8001670:	2300      	movs	r3, #0
 8001672:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001674:	2300      	movs	r3, #0
 8001676:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001678:	4b23      	ldr	r3, [pc, #140]	; (8001708 <HAL_RCC_GetSysClockFreq+0xc4>)
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800167e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001680:	220c      	movs	r2, #12
 8001682:	4013      	ands	r3, r2
 8001684:	2b04      	cmp	r3, #4
 8001686:	d002      	beq.n	800168e <HAL_RCC_GetSysClockFreq+0x4a>
 8001688:	2b08      	cmp	r3, #8
 800168a:	d003      	beq.n	8001694 <HAL_RCC_GetSysClockFreq+0x50>
 800168c:	e02f      	b.n	80016ee <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800168e:	4b1f      	ldr	r3, [pc, #124]	; (800170c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001690:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001692:	e02f      	b.n	80016f4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001696:	0c9b      	lsrs	r3, r3, #18
 8001698:	220f      	movs	r2, #15
 800169a:	4013      	ands	r3, r2
 800169c:	2214      	movs	r2, #20
 800169e:	18ba      	adds	r2, r7, r2
 80016a0:	5cd3      	ldrb	r3, [r2, r3]
 80016a2:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80016a4:	4b18      	ldr	r3, [pc, #96]	; (8001708 <HAL_RCC_GetSysClockFreq+0xc4>)
 80016a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016a8:	220f      	movs	r2, #15
 80016aa:	4013      	ands	r3, r2
 80016ac:	1d3a      	adds	r2, r7, #4
 80016ae:	5cd3      	ldrb	r3, [r2, r3]
 80016b0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80016b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016b4:	23c0      	movs	r3, #192	; 0xc0
 80016b6:	025b      	lsls	r3, r3, #9
 80016b8:	401a      	ands	r2, r3
 80016ba:	2380      	movs	r3, #128	; 0x80
 80016bc:	025b      	lsls	r3, r3, #9
 80016be:	429a      	cmp	r2, r3
 80016c0:	d109      	bne.n	80016d6 <HAL_RCC_GetSysClockFreq+0x92>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80016c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80016c4:	4811      	ldr	r0, [pc, #68]	; (800170c <HAL_RCC_GetSysClockFreq+0xc8>)
 80016c6:	f7fe fd1f 	bl	8000108 <__udivsi3>
 80016ca:	0003      	movs	r3, r0
 80016cc:	001a      	movs	r2, r3
 80016ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d0:	4353      	muls	r3, r2
 80016d2:	637b      	str	r3, [r7, #52]	; 0x34
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_GetSysClockFreq+0xa4>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80016d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80016d8:	480c      	ldr	r0, [pc, #48]	; (800170c <HAL_RCC_GetSysClockFreq+0xc8>)
 80016da:	f7fe fd15 	bl	8000108 <__udivsi3>
 80016de:	0003      	movs	r3, r0
 80016e0:	001a      	movs	r2, r3
 80016e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e4:	4353      	muls	r3, r2
 80016e6:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80016e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016ea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80016ec:	e002      	b.n	80016f4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016ee:	4b07      	ldr	r3, [pc, #28]	; (800170c <HAL_RCC_GetSysClockFreq+0xc8>)
 80016f0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80016f2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80016f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80016f6:	0018      	movs	r0, r3
 80016f8:	46bd      	mov	sp, r7
 80016fa:	b00f      	add	sp, #60	; 0x3c
 80016fc:	bd90      	pop	{r4, r7, pc}
 80016fe:	46c0      	nop			; (mov r8, r8)
 8001700:	08001780 	.word	0x08001780
 8001704:	08001790 	.word	0x08001790
 8001708:	40021000 	.word	0x40021000
 800170c:	007a1200 	.word	0x007a1200

08001710 <__libc_init_array>:
 8001710:	b570      	push	{r4, r5, r6, lr}
 8001712:	2600      	movs	r6, #0
 8001714:	4d0c      	ldr	r5, [pc, #48]	; (8001748 <__libc_init_array+0x38>)
 8001716:	4c0d      	ldr	r4, [pc, #52]	; (800174c <__libc_init_array+0x3c>)
 8001718:	1b64      	subs	r4, r4, r5
 800171a:	10a4      	asrs	r4, r4, #2
 800171c:	42a6      	cmp	r6, r4
 800171e:	d109      	bne.n	8001734 <__libc_init_array+0x24>
 8001720:	2600      	movs	r6, #0
 8001722:	f000 f821 	bl	8001768 <_init>
 8001726:	4d0a      	ldr	r5, [pc, #40]	; (8001750 <__libc_init_array+0x40>)
 8001728:	4c0a      	ldr	r4, [pc, #40]	; (8001754 <__libc_init_array+0x44>)
 800172a:	1b64      	subs	r4, r4, r5
 800172c:	10a4      	asrs	r4, r4, #2
 800172e:	42a6      	cmp	r6, r4
 8001730:	d105      	bne.n	800173e <__libc_init_array+0x2e>
 8001732:	bd70      	pop	{r4, r5, r6, pc}
 8001734:	00b3      	lsls	r3, r6, #2
 8001736:	58eb      	ldr	r3, [r5, r3]
 8001738:	4798      	blx	r3
 800173a:	3601      	adds	r6, #1
 800173c:	e7ee      	b.n	800171c <__libc_init_array+0xc>
 800173e:	00b3      	lsls	r3, r6, #2
 8001740:	58eb      	ldr	r3, [r5, r3]
 8001742:	4798      	blx	r3
 8001744:	3601      	adds	r6, #1
 8001746:	e7f2      	b.n	800172e <__libc_init_array+0x1e>
 8001748:	080017b0 	.word	0x080017b0
 800174c:	080017b0 	.word	0x080017b0
 8001750:	080017b0 	.word	0x080017b0
 8001754:	080017b4 	.word	0x080017b4

08001758 <memset>:
 8001758:	0003      	movs	r3, r0
 800175a:	1882      	adds	r2, r0, r2
 800175c:	4293      	cmp	r3, r2
 800175e:	d100      	bne.n	8001762 <memset+0xa>
 8001760:	4770      	bx	lr
 8001762:	7019      	strb	r1, [r3, #0]
 8001764:	3301      	adds	r3, #1
 8001766:	e7f9      	b.n	800175c <memset+0x4>

08001768 <_init>:
 8001768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800176a:	46c0      	nop			; (mov r8, r8)
 800176c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800176e:	bc08      	pop	{r3}
 8001770:	469e      	mov	lr, r3
 8001772:	4770      	bx	lr

08001774 <_fini>:
 8001774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001776:	46c0      	nop			; (mov r8, r8)
 8001778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800177a:	bc08      	pop	{r3}
 800177c:	469e      	mov	lr, r3
 800177e:	4770      	bx	lr
