<stg><name>nn_inference</name>


<trans_list>

<trans id="509" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond152" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:2 %empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %input_img, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:8 %temp_output_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output_0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:9 %temp_output2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output2_0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln114 = br void %memset.loop14

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
memset.loop14:0 %empty_11 = phi i6 0, void, i6 %empty_12, void %memset.loop14.split

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop14:1 %empty_12 = add i6 %empty_11, i6 1

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop14:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop14:3 %exitcond163 = icmp_eq  i6 %empty_11, i6 32

]]></Node>
<StgValue><ssdm name="exitcond163"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop14:4 %empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop14:5 %br_ln0 = br i1 %exitcond163, void %memset.loop14.split, void %split13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
memset.loop14.split:0 %p_cast = zext i6 %empty_11

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop14.split:1 %temp_output_0_addr_1 = getelementptr i32 %temp_output_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
memset.loop14.split:2 %store_ln0 = store i32 0, i5 %temp_output_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
memset.loop14.split:3 %br_ln0 = br void %memset.loop14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split13:0 %temp_output_0_addr = getelementptr i32 %temp_output_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output_0_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
split13:1 %store_ln114 = store i32 1, i5 %temp_output_0_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
split13:2 %br_ln115 = br void %memset.loop12

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
memset.loop12:0 %empty_14 = phi i5 0, void %split13, i5 %empty_15, void %memset.loop12.split

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop12:1 %empty_15 = add i5 %empty_14, i5 1

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop12:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop12:3 %exitcond152 = icmp_eq  i5 %empty_14, i5 16

]]></Node>
<StgValue><ssdm name="exitcond152"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop12:4 %empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop12:5 %br_ln0 = br i1 %exitcond152, void %memset.loop12.split, void %split11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
memset.loop12.split:0 %p_cast1 = zext i5 %empty_14

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop12.split:1 %temp_output2_0_addr_16 = getelementptr i32 %temp_output2_0, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_16"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
memset.loop12.split:2 %store_ln0 = store i32 0, i4 %temp_output2_0_addr_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
memset.loop12.split:3 %br_ln0 = br void %memset.loop12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:2 %call_ln119 = call void @l1_mm, i32 %input_img, i32 %temp_output_0

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:2 %call_ln119 = call void @l1_mm, i32 %input_img, i32 %temp_output_0

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
split11:3 %call_ln120 = call void @l1_relu, i32 %temp_output_0

]]></Node>
<StgValue><ssdm name="call_ln120"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:0 %temp_output2_0_addr = getelementptr i32 %temp_output2_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
split11:1 %store_ln115 = store i32 1, i4 %temp_output2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
split11:3 %call_ln120 = call void @l1_relu, i32 %temp_output_0

]]></Node>
<StgValue><ssdm name="call_ln120"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="89" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
split11:4 %call_ln121 = call void @l2_mm, i32 %temp_output_0, i32 %temp_output2_0

]]></Node>
<StgValue><ssdm name="call_ln121"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="90" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
split11:4 %call_ln121 = call void @l2_mm, i32 %temp_output_0, i32 %temp_output2_0

]]></Node>
<StgValue><ssdm name="call_ln121"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="91" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:5 %temp_output2_0_load = load i4 %temp_output2_0_addr

]]></Node>
<StgValue><ssdm name="temp_output2_0_load"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:16 %temp_output2_0_addr_1 = getelementptr i32 %temp_output2_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:17 %temp_output2_0_load_1 = load i4 %temp_output2_0_addr_1

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="94" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:5 %temp_output2_0_load = load i4 %temp_output2_0_addr

]]></Node>
<StgValue><ssdm name="temp_output2_0_load"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:17 %temp_output2_0_load_1 = load i4 %temp_output2_0_addr_1

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_1"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:28 %temp_output2_0_addr_2 = getelementptr i32 %temp_output2_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:29 %temp_output2_0_load_2 = load i4 %temp_output2_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_2"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:40 %temp_output2_0_addr_3 = getelementptr i32 %temp_output2_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_3"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:41 %temp_output2_0_load_3 = load i4 %temp_output2_0_addr_3

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="100" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:29 %temp_output2_0_load_2 = load i4 %temp_output2_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_2"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:41 %temp_output2_0_load_3 = load i4 %temp_output2_0_addr_3

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_3"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:52 %temp_output2_0_addr_4 = getelementptr i32 %temp_output2_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_4"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:53 %temp_output2_0_load_4 = load i4 %temp_output2_0_addr_4

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_4"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:64 %temp_output2_0_addr_5 = getelementptr i32 %temp_output2_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_5"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:65 %temp_output2_0_load_5 = load i4 %temp_output2_0_addr_5

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="106" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:53 %temp_output2_0_load_4 = load i4 %temp_output2_0_addr_4

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_4"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:65 %temp_output2_0_load_5 = load i4 %temp_output2_0_addr_5

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_5"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:76 %temp_output2_0_addr_6 = getelementptr i32 %temp_output2_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_6"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:77 %temp_output2_0_load_6 = load i4 %temp_output2_0_addr_6

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_6"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:88 %temp_output2_0_addr_7 = getelementptr i32 %temp_output2_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_7"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:89 %temp_output2_0_load_7 = load i4 %temp_output2_0_addr_7

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="112" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:77 %temp_output2_0_load_6 = load i4 %temp_output2_0_addr_6

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_6"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:89 %temp_output2_0_load_7 = load i4 %temp_output2_0_addr_7

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_7"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:100 %temp_output2_0_addr_8 = getelementptr i32 %temp_output2_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_8"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:101 %temp_output2_0_load_8 = load i4 %temp_output2_0_addr_8

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_8"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:112 %temp_output2_0_addr_9 = getelementptr i32 %temp_output2_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_9"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:113 %temp_output2_0_load_9 = load i4 %temp_output2_0_addr_9

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="118" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:101 %temp_output2_0_load_8 = load i4 %temp_output2_0_addr_8

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_8"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:113 %temp_output2_0_load_9 = load i4 %temp_output2_0_addr_9

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_9"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:124 %temp_output2_0_addr_10 = getelementptr i32 %temp_output2_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_10"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:125 %temp_output2_0_load_10 = load i4 %temp_output2_0_addr_10

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_10"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:136 %temp_output2_0_addr_11 = getelementptr i32 %temp_output2_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_11"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:137 %temp_output2_0_load_11 = load i4 %temp_output2_0_addr_11

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_11"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="124" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:125 %temp_output2_0_load_10 = load i4 %temp_output2_0_addr_10

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_10"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:137 %temp_output2_0_load_11 = load i4 %temp_output2_0_addr_11

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_11"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:148 %temp_output2_0_addr_12 = getelementptr i32 %temp_output2_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_12"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:149 %temp_output2_0_load_12 = load i4 %temp_output2_0_addr_12

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_12"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:160 %temp_output2_0_addr_13 = getelementptr i32 %temp_output2_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_13"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:161 %temp_output2_0_load_13 = load i4 %temp_output2_0_addr_13

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_13"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="130" st_id="18" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:12 %tmp_1 = fcmp_olt  i32 %temp_output2_0_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:24 %tmp_3 = fcmp_olt  i32 %temp_output2_0_load_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:149 %temp_output2_0_load_12 = load i4 %temp_output2_0_addr_12

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_12"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:161 %temp_output2_0_load_13 = load i4 %temp_output2_0_addr_13

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_13"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:172 %temp_output2_0_addr_14 = getelementptr i32 %temp_output2_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_14"/></StgValue>
</operation>

<operation id="135" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:173 %temp_output2_0_load_14 = load i4 %temp_output2_0_addr_14

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_14"/></StgValue>
</operation>

<operation id="136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split11:184 %temp_output2_0_addr_15 = getelementptr i32 %temp_output2_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_15"/></StgValue>
</operation>

<operation id="137" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:185 %temp_output2_0_load_15 = load i4 %temp_output2_0_addr_15

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_15"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
split11:6 %bitcast_ln80 = bitcast i32 %temp_output2_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln80"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:7 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="23" op_0_bw="32">
<![CDATA[
split11:8 %trunc_ln80 = trunc i32 %bitcast_ln80

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:9 %icmp_ln80 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:10 %icmp_ln80_1 = icmp_eq  i23 %trunc_ln80, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_1"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:11 %or_ln80 = or i1 %icmp_ln80_1, i1 %icmp_ln80

]]></Node>
<StgValue><ssdm name="or_ln80"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:12 %tmp_1 = fcmp_olt  i32 %temp_output2_0_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:13 %and_ln80 = and i1 %or_ln80, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="146" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:14 %select_ln80 = select i1 %and_ln80, i32 0, i32 %temp_output2_0_load

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="147" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:15 %store_ln81 = store i32 %select_ln80, i4 %temp_output2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
split11:18 %bitcast_ln80_1 = bitcast i32 %temp_output2_0_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln80_1"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:19 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="150" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="32">
<![CDATA[
split11:20 %trunc_ln80_1 = trunc i32 %bitcast_ln80_1

]]></Node>
<StgValue><ssdm name="trunc_ln80_1"/></StgValue>
</operation>

<operation id="151" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:21 %icmp_ln80_2 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_2"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:22 %icmp_ln80_3 = icmp_eq  i23 %trunc_ln80_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_3"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:23 %or_ln80_1 = or i1 %icmp_ln80_3, i1 %icmp_ln80_2

]]></Node>
<StgValue><ssdm name="or_ln80_1"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:24 %tmp_3 = fcmp_olt  i32 %temp_output2_0_load_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:25 %and_ln80_1 = and i1 %or_ln80_1, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln80_1"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:26 %select_ln80_1 = select i1 %and_ln80_1, i32 0, i32 %temp_output2_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln80_1"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:27 %store_ln81 = store i32 %select_ln80_1, i4 %temp_output2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:36 %tmp_5 = fcmp_olt  i32 %temp_output2_0_load_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:48 %tmp_7 = fcmp_olt  i32 %temp_output2_0_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:173 %temp_output2_0_load_14 = load i4 %temp_output2_0_addr_14

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_14"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
split11:185 %temp_output2_0_load_15 = load i4 %temp_output2_0_addr_15

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="162" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
split11:30 %bitcast_ln80_2 = bitcast i32 %temp_output2_0_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln80_2"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:31 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="23" op_0_bw="32">
<![CDATA[
split11:32 %trunc_ln80_2 = trunc i32 %bitcast_ln80_2

]]></Node>
<StgValue><ssdm name="trunc_ln80_2"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:33 %icmp_ln80_4 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_4"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:34 %icmp_ln80_5 = icmp_eq  i23 %trunc_ln80_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_5"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:35 %or_ln80_2 = or i1 %icmp_ln80_5, i1 %icmp_ln80_4

]]></Node>
<StgValue><ssdm name="or_ln80_2"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:36 %tmp_5 = fcmp_olt  i32 %temp_output2_0_load_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:37 %and_ln80_2 = and i1 %or_ln80_2, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln80_2"/></StgValue>
</operation>

<operation id="170" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:38 %select_ln80_2 = select i1 %and_ln80_2, i32 0, i32 %temp_output2_0_load_2

]]></Node>
<StgValue><ssdm name="select_ln80_2"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:39 %store_ln81 = store i32 %select_ln80_2, i4 %temp_output2_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
split11:42 %bitcast_ln80_3 = bitcast i32 %temp_output2_0_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln80_3"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:43 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="32">
<![CDATA[
split11:44 %trunc_ln80_3 = trunc i32 %bitcast_ln80_3

]]></Node>
<StgValue><ssdm name="trunc_ln80_3"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:45 %icmp_ln80_6 = icmp_ne  i8 %tmp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_6"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:46 %icmp_ln80_7 = icmp_eq  i23 %trunc_ln80_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_7"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:47 %or_ln80_3 = or i1 %icmp_ln80_7, i1 %icmp_ln80_6

]]></Node>
<StgValue><ssdm name="or_ln80_3"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:48 %tmp_7 = fcmp_olt  i32 %temp_output2_0_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:49 %and_ln80_3 = and i1 %or_ln80_3, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln80_3"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:50 %select_ln80_3 = select i1 %and_ln80_3, i32 0, i32 %temp_output2_0_load_3

]]></Node>
<StgValue><ssdm name="select_ln80_3"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:51 %store_ln81 = store i32 %select_ln80_3, i4 %temp_output2_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:60 %tmp_9 = fcmp_olt  i32 %temp_output2_0_load_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:72 %tmp_10 = fcmp_olt  i32 %temp_output2_0_load_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
split11:54 %bitcast_ln80_4 = bitcast i32 %temp_output2_0_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln80_4"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:55 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="32">
<![CDATA[
split11:56 %trunc_ln80_4 = trunc i32 %bitcast_ln80_4

]]></Node>
<StgValue><ssdm name="trunc_ln80_4"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:57 %icmp_ln80_8 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_8"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:58 %icmp_ln80_9 = icmp_eq  i23 %trunc_ln80_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_9"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:59 %or_ln80_4 = or i1 %icmp_ln80_9, i1 %icmp_ln80_8

]]></Node>
<StgValue><ssdm name="or_ln80_4"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:60 %tmp_9 = fcmp_olt  i32 %temp_output2_0_load_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:61 %and_ln80_4 = and i1 %or_ln80_4, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln80_4"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:62 %select_ln80_4 = select i1 %and_ln80_4, i32 0, i32 %temp_output2_0_load_4

]]></Node>
<StgValue><ssdm name="select_ln80_4"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:63 %store_ln81 = store i32 %select_ln80_4, i4 %temp_output2_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
split11:66 %bitcast_ln80_5 = bitcast i32 %temp_output2_0_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln80_5"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:67 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="23" op_0_bw="32">
<![CDATA[
split11:68 %trunc_ln80_5 = trunc i32 %bitcast_ln80_5

]]></Node>
<StgValue><ssdm name="trunc_ln80_5"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:69 %icmp_ln80_10 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_10"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:70 %icmp_ln80_11 = icmp_eq  i23 %trunc_ln80_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_11"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:71 %or_ln80_5 = or i1 %icmp_ln80_11, i1 %icmp_ln80_10

]]></Node>
<StgValue><ssdm name="or_ln80_5"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:72 %tmp_10 = fcmp_olt  i32 %temp_output2_0_load_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:73 %and_ln80_5 = and i1 %or_ln80_5, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln80_5"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:74 %select_ln80_5 = select i1 %and_ln80_5, i32 0, i32 %temp_output2_0_load_5

]]></Node>
<StgValue><ssdm name="select_ln80_5"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:75 %store_ln81 = store i32 %select_ln80_5, i4 %temp_output2_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:84 %tmp_12 = fcmp_olt  i32 %temp_output2_0_load_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:96 %tmp_14 = fcmp_olt  i32 %temp_output2_0_load_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="206" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
split11:78 %bitcast_ln80_6 = bitcast i32 %temp_output2_0_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln80_6"/></StgValue>
</operation>

<operation id="207" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:79 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="208" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="32">
<![CDATA[
split11:80 %trunc_ln80_6 = trunc i32 %bitcast_ln80_6

]]></Node>
<StgValue><ssdm name="trunc_ln80_6"/></StgValue>
</operation>

<operation id="209" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:81 %icmp_ln80_12 = icmp_ne  i8 %tmp_11, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_12"/></StgValue>
</operation>

<operation id="210" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:82 %icmp_ln80_13 = icmp_eq  i23 %trunc_ln80_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_13"/></StgValue>
</operation>

<operation id="211" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:83 %or_ln80_6 = or i1 %icmp_ln80_13, i1 %icmp_ln80_12

]]></Node>
<StgValue><ssdm name="or_ln80_6"/></StgValue>
</operation>

<operation id="212" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:84 %tmp_12 = fcmp_olt  i32 %temp_output2_0_load_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="213" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:85 %and_ln80_6 = and i1 %or_ln80_6, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln80_6"/></StgValue>
</operation>

<operation id="214" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:86 %select_ln80_6 = select i1 %and_ln80_6, i32 0, i32 %temp_output2_0_load_6

]]></Node>
<StgValue><ssdm name="select_ln80_6"/></StgValue>
</operation>

<operation id="215" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:87 %store_ln81 = store i32 %select_ln80_6, i4 %temp_output2_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
split11:90 %bitcast_ln80_7 = bitcast i32 %temp_output2_0_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln80_7"/></StgValue>
</operation>

<operation id="217" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:91 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="23" op_0_bw="32">
<![CDATA[
split11:92 %trunc_ln80_7 = trunc i32 %bitcast_ln80_7

]]></Node>
<StgValue><ssdm name="trunc_ln80_7"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:93 %icmp_ln80_14 = icmp_ne  i8 %tmp_13, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_14"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:94 %icmp_ln80_15 = icmp_eq  i23 %trunc_ln80_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_15"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:95 %or_ln80_7 = or i1 %icmp_ln80_15, i1 %icmp_ln80_14

]]></Node>
<StgValue><ssdm name="or_ln80_7"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:96 %tmp_14 = fcmp_olt  i32 %temp_output2_0_load_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:97 %and_ln80_7 = and i1 %or_ln80_7, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln80_7"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:98 %select_ln80_7 = select i1 %and_ln80_7, i32 0, i32 %temp_output2_0_load_7

]]></Node>
<StgValue><ssdm name="select_ln80_7"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:99 %store_ln81 = store i32 %select_ln80_7, i4 %temp_output2_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:108 %tmp_16 = fcmp_olt  i32 %temp_output2_0_load_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:120 %tmp_18 = fcmp_olt  i32 %temp_output2_0_load_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="228" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
split11:102 %bitcast_ln80_8 = bitcast i32 %temp_output2_0_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln80_8"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:103 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="23" op_0_bw="32">
<![CDATA[
split11:104 %trunc_ln80_8 = trunc i32 %bitcast_ln80_8

]]></Node>
<StgValue><ssdm name="trunc_ln80_8"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:105 %icmp_ln80_16 = icmp_ne  i8 %tmp_15, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_16"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:106 %icmp_ln80_17 = icmp_eq  i23 %trunc_ln80_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_17"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:107 %or_ln80_8 = or i1 %icmp_ln80_17, i1 %icmp_ln80_16

]]></Node>
<StgValue><ssdm name="or_ln80_8"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:108 %tmp_16 = fcmp_olt  i32 %temp_output2_0_load_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="235" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:109 %and_ln80_8 = and i1 %or_ln80_8, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln80_8"/></StgValue>
</operation>

<operation id="236" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:110 %select_ln80_8 = select i1 %and_ln80_8, i32 0, i32 %temp_output2_0_load_8

]]></Node>
<StgValue><ssdm name="select_ln80_8"/></StgValue>
</operation>

<operation id="237" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:111 %store_ln81 = store i32 %select_ln80_8, i4 %temp_output2_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
split11:114 %bitcast_ln80_9 = bitcast i32 %temp_output2_0_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln80_9"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:115 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="23" op_0_bw="32">
<![CDATA[
split11:116 %trunc_ln80_9 = trunc i32 %bitcast_ln80_9

]]></Node>
<StgValue><ssdm name="trunc_ln80_9"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:117 %icmp_ln80_18 = icmp_ne  i8 %tmp_17, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_18"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:118 %icmp_ln80_19 = icmp_eq  i23 %trunc_ln80_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_19"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:119 %or_ln80_9 = or i1 %icmp_ln80_19, i1 %icmp_ln80_18

]]></Node>
<StgValue><ssdm name="or_ln80_9"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:120 %tmp_18 = fcmp_olt  i32 %temp_output2_0_load_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="245" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:121 %and_ln80_9 = and i1 %or_ln80_9, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln80_9"/></StgValue>
</operation>

<operation id="246" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:122 %select_ln80_9 = select i1 %and_ln80_9, i32 0, i32 %temp_output2_0_load_9

]]></Node>
<StgValue><ssdm name="select_ln80_9"/></StgValue>
</operation>

<operation id="247" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:123 %store_ln81 = store i32 %select_ln80_9, i4 %temp_output2_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="248" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:132 %tmp_20 = fcmp_olt  i32 %temp_output2_0_load_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="249" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:144 %tmp_22 = fcmp_olt  i32 %temp_output2_0_load_11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="250" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
split11:126 %bitcast_ln80_10 = bitcast i32 %temp_output2_0_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln80_10"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:127 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="23" op_0_bw="32">
<![CDATA[
split11:128 %trunc_ln80_10 = trunc i32 %bitcast_ln80_10

]]></Node>
<StgValue><ssdm name="trunc_ln80_10"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:129 %icmp_ln80_20 = icmp_ne  i8 %tmp_19, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_20"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:130 %icmp_ln80_21 = icmp_eq  i23 %trunc_ln80_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_21"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:131 %or_ln80_10 = or i1 %icmp_ln80_21, i1 %icmp_ln80_20

]]></Node>
<StgValue><ssdm name="or_ln80_10"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:132 %tmp_20 = fcmp_olt  i32 %temp_output2_0_load_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:133 %and_ln80_10 = and i1 %or_ln80_10, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln80_10"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:134 %select_ln80_10 = select i1 %and_ln80_10, i32 0, i32 %temp_output2_0_load_10

]]></Node>
<StgValue><ssdm name="select_ln80_10"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:135 %store_ln81 = store i32 %select_ln80_10, i4 %temp_output2_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
split11:138 %bitcast_ln80_11 = bitcast i32 %temp_output2_0_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln80_11"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:139 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="23" op_0_bw="32">
<![CDATA[
split11:140 %trunc_ln80_11 = trunc i32 %bitcast_ln80_11

]]></Node>
<StgValue><ssdm name="trunc_ln80_11"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:141 %icmp_ln80_22 = icmp_ne  i8 %tmp_21, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_22"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:142 %icmp_ln80_23 = icmp_eq  i23 %trunc_ln80_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_23"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:143 %or_ln80_11 = or i1 %icmp_ln80_23, i1 %icmp_ln80_22

]]></Node>
<StgValue><ssdm name="or_ln80_11"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:144 %tmp_22 = fcmp_olt  i32 %temp_output2_0_load_11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:145 %and_ln80_11 = and i1 %or_ln80_11, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln80_11"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:146 %select_ln80_11 = select i1 %and_ln80_11, i32 0, i32 %temp_output2_0_load_11

]]></Node>
<StgValue><ssdm name="select_ln80_11"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:147 %store_ln81 = store i32 %select_ln80_11, i4 %temp_output2_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:156 %tmp_24 = fcmp_olt  i32 %temp_output2_0_load_12, i32 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:168 %tmp_26 = fcmp_olt  i32 %temp_output2_0_load_13, i32 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="272" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
split11:150 %bitcast_ln80_12 = bitcast i32 %temp_output2_0_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln80_12"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:151 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_12, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="23" op_0_bw="32">
<![CDATA[
split11:152 %trunc_ln80_12 = trunc i32 %bitcast_ln80_12

]]></Node>
<StgValue><ssdm name="trunc_ln80_12"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:153 %icmp_ln80_24 = icmp_ne  i8 %tmp_23, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_24"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:154 %icmp_ln80_25 = icmp_eq  i23 %trunc_ln80_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_25"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:155 %or_ln80_12 = or i1 %icmp_ln80_25, i1 %icmp_ln80_24

]]></Node>
<StgValue><ssdm name="or_ln80_12"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:156 %tmp_24 = fcmp_olt  i32 %temp_output2_0_load_12, i32 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:157 %and_ln80_12 = and i1 %or_ln80_12, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln80_12"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:158 %select_ln80_12 = select i1 %and_ln80_12, i32 0, i32 %temp_output2_0_load_12

]]></Node>
<StgValue><ssdm name="select_ln80_12"/></StgValue>
</operation>

<operation id="281" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:159 %store_ln81 = store i32 %select_ln80_12, i4 %temp_output2_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="282" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
split11:162 %bitcast_ln80_13 = bitcast i32 %temp_output2_0_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln80_13"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:163 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_13, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="23" op_0_bw="32">
<![CDATA[
split11:164 %trunc_ln80_13 = trunc i32 %bitcast_ln80_13

]]></Node>
<StgValue><ssdm name="trunc_ln80_13"/></StgValue>
</operation>

<operation id="285" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:165 %icmp_ln80_26 = icmp_ne  i8 %tmp_25, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_26"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:166 %icmp_ln80_27 = icmp_eq  i23 %trunc_ln80_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_27"/></StgValue>
</operation>

<operation id="287" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:167 %or_ln80_13 = or i1 %icmp_ln80_27, i1 %icmp_ln80_26

]]></Node>
<StgValue><ssdm name="or_ln80_13"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:168 %tmp_26 = fcmp_olt  i32 %temp_output2_0_load_13, i32 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:169 %and_ln80_13 = and i1 %or_ln80_13, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln80_13"/></StgValue>
</operation>

<operation id="290" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:170 %select_ln80_13 = select i1 %and_ln80_13, i32 0, i32 %temp_output2_0_load_13

]]></Node>
<StgValue><ssdm name="select_ln80_13"/></StgValue>
</operation>

<operation id="291" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:171 %store_ln81 = store i32 %select_ln80_13, i4 %temp_output2_0_addr_13

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="292" st_id="25" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:180 %tmp_28 = fcmp_olt  i32 %temp_output2_0_load_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:192 %tmp_30 = fcmp_olt  i32 %temp_output2_0_load_15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="294" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
split11:174 %bitcast_ln80_14 = bitcast i32 %temp_output2_0_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln80_14"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:175 %tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_14, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="296" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="23" op_0_bw="32">
<![CDATA[
split11:176 %trunc_ln80_14 = trunc i32 %bitcast_ln80_14

]]></Node>
<StgValue><ssdm name="trunc_ln80_14"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:177 %icmp_ln80_28 = icmp_ne  i8 %tmp_27, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_28"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:178 %icmp_ln80_29 = icmp_eq  i23 %trunc_ln80_14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_29"/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:179 %or_ln80_14 = or i1 %icmp_ln80_29, i1 %icmp_ln80_28

]]></Node>
<StgValue><ssdm name="or_ln80_14"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:180 %tmp_28 = fcmp_olt  i32 %temp_output2_0_load_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:181 %and_ln80_14 = and i1 %or_ln80_14, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln80_14"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:182 %select_ln80_14 = select i1 %and_ln80_14, i32 0, i32 %temp_output2_0_load_14

]]></Node>
<StgValue><ssdm name="select_ln80_14"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:183 %store_ln81 = store i32 %select_ln80_14, i4 %temp_output2_0_addr_14

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
split11:186 %bitcast_ln80_15 = bitcast i32 %temp_output2_0_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln80_15"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:187 %tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_15, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="32">
<![CDATA[
split11:188 %trunc_ln80_15 = trunc i32 %bitcast_ln80_15

]]></Node>
<StgValue><ssdm name="trunc_ln80_15"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:189 %icmp_ln80_30 = icmp_ne  i8 %tmp_29, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80_30"/></StgValue>
</operation>

<operation id="308" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:190 %icmp_ln80_31 = icmp_eq  i23 %trunc_ln80_15, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_31"/></StgValue>
</operation>

<operation id="309" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:191 %or_ln80_15 = or i1 %icmp_ln80_31, i1 %icmp_ln80_30

]]></Node>
<StgValue><ssdm name="or_ln80_15"/></StgValue>
</operation>

<operation id="310" st_id="26" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:192 %tmp_30 = fcmp_olt  i32 %temp_output2_0_load_15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="311" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:193 %and_ln80_15 = and i1 %or_ln80_15, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln80_15"/></StgValue>
</operation>

<operation id="312" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:194 %select_ln80_15 = select i1 %and_ln80_15, i32 0, i32 %temp_output2_0_load_15

]]></Node>
<StgValue><ssdm name="select_ln80_15"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
split11:195 %store_ln81 = store i32 %select_ln80_15, i4 %temp_output2_0_addr_15

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="314" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="320" op_0_bw="320" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
split11:196 %l3_mm_ret = call i320 @l3_mm, i32 %temp_output2_0

]]></Node>
<StgValue><ssdm name="l3_mm_ret"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="315" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="320" op_0_bw="320" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
split11:196 %l3_mm_ret = call i320 @l3_mm, i32 %temp_output2_0

]]></Node>
<StgValue><ssdm name="l3_mm_ret"/></StgValue>
</operation>

<operation id="316" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="320">
<![CDATA[
split11:197 %max_val = extractvalue i320 %l3_mm_ret

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="317" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="320">
<![CDATA[
split11:198 %max_val_2 = extractvalue i320 %l3_mm_ret

]]></Node>
<StgValue><ssdm name="max_val_2"/></StgValue>
</operation>

<operation id="318" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="320">
<![CDATA[
split11:199 %max_val_4 = extractvalue i320 %l3_mm_ret

]]></Node>
<StgValue><ssdm name="max_val_4"/></StgValue>
</operation>

<operation id="319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="320">
<![CDATA[
split11:200 %max_val_6 = extractvalue i320 %l3_mm_ret

]]></Node>
<StgValue><ssdm name="max_val_6"/></StgValue>
</operation>

<operation id="320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="320">
<![CDATA[
split11:201 %max_val_8 = extractvalue i320 %l3_mm_ret

]]></Node>
<StgValue><ssdm name="max_val_8"/></StgValue>
</operation>

<operation id="321" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="320">
<![CDATA[
split11:202 %max_val_13 = extractvalue i320 %l3_mm_ret

]]></Node>
<StgValue><ssdm name="max_val_13"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="320">
<![CDATA[
split11:203 %max_val_10 = extractvalue i320 %l3_mm_ret

]]></Node>
<StgValue><ssdm name="max_val_10"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="320">
<![CDATA[
split11:204 %max_val_11 = extractvalue i320 %l3_mm_ret

]]></Node>
<StgValue><ssdm name="max_val_11"/></StgValue>
</operation>

<operation id="324" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="320">
<![CDATA[
split11:205 %max_val_12 = extractvalue i320 %l3_mm_ret

]]></Node>
<StgValue><ssdm name="max_val_12"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="320">
<![CDATA[
split11:206 %temp_output3_0_9_ret = extractvalue i320 %l3_mm_ret

]]></Node>
<StgValue><ssdm name="temp_output3_0_9_ret"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="326" st_id="29" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:213 %tmp_32 = fcmp_ogt  i32 %max_val, i32 -999.9

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="327" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
split11:207 %bitcast_ln97 = bitcast i32 %max_val

]]></Node>
<StgValue><ssdm name="bitcast_ln97"/></StgValue>
</operation>

<operation id="328" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:208 %tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="329" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="23" op_0_bw="32">
<![CDATA[
split11:209 %trunc_ln97 = trunc i32 %bitcast_ln97

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="330" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:210 %icmp_ln97 = icmp_ne  i8 %tmp_31, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="331" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:211 %icmp_ln97_1 = icmp_eq  i23 %trunc_ln97, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_1"/></StgValue>
</operation>

<operation id="332" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:212 %or_ln97_5 = or i1 %icmp_ln97_1, i1 %icmp_ln97

]]></Node>
<StgValue><ssdm name="or_ln97_5"/></StgValue>
</operation>

<operation id="333" st_id="30" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:213 %tmp_32 = fcmp_ogt  i32 %max_val, i32 -999.9

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="334" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:214 %and_ln97 = and i1 %or_ln97_5, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln97"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="335" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:215 %max_val_1 = select i1 %and_ln97, i32 %max_val, i32 -999.9

]]></Node>
<StgValue><ssdm name="max_val_1"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:229 %tmp_35 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="337" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
split11:216 %bitcast_ln97_1 = bitcast i32 %max_val_2

]]></Node>
<StgValue><ssdm name="bitcast_ln97_1"/></StgValue>
</operation>

<operation id="338" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:217 %tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="339" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="23" op_0_bw="32">
<![CDATA[
split11:218 %trunc_ln97_1 = trunc i32 %bitcast_ln97_1

]]></Node>
<StgValue><ssdm name="trunc_ln97_1"/></StgValue>
</operation>

<operation id="340" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
split11:219 %bitcast_ln97_2 = bitcast i32 %max_val_1

]]></Node>
<StgValue><ssdm name="bitcast_ln97_2"/></StgValue>
</operation>

<operation id="341" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:220 %tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="342" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="23" op_0_bw="32">
<![CDATA[
split11:221 %trunc_ln97_2 = trunc i32 %bitcast_ln97_2

]]></Node>
<StgValue><ssdm name="trunc_ln97_2"/></StgValue>
</operation>

<operation id="343" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:222 %icmp_ln97_2 = icmp_ne  i8 %tmp_33, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_2"/></StgValue>
</operation>

<operation id="344" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:223 %icmp_ln97_3 = icmp_eq  i23 %trunc_ln97_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_3"/></StgValue>
</operation>

<operation id="345" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:224 %or_ln97_6 = or i1 %icmp_ln97_3, i1 %icmp_ln97_2

]]></Node>
<StgValue><ssdm name="or_ln97_6"/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:225 %icmp_ln97_4 = icmp_ne  i8 %tmp_34, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_4"/></StgValue>
</operation>

<operation id="347" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:226 %icmp_ln97_5 = icmp_eq  i23 %trunc_ln97_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_5"/></StgValue>
</operation>

<operation id="348" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:227 %or_ln97_7 = or i1 %icmp_ln97_5, i1 %icmp_ln97_4

]]></Node>
<StgValue><ssdm name="or_ln97_7"/></StgValue>
</operation>

<operation id="349" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:228 %and_ln97_1 = and i1 %or_ln97_6, i1 %or_ln97_7

]]></Node>
<StgValue><ssdm name="and_ln97_1"/></StgValue>
</operation>

<operation id="350" st_id="32" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:229 %tmp_35 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="351" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:230 %and_ln97_2 = and i1 %and_ln97_1, i1 %tmp_35

]]></Node>
<StgValue><ssdm name="and_ln97_2"/></StgValue>
</operation>

<operation id="352" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:235 %max_val_3 = select i1 %and_ln97_2, i32 %max_val_2, i32 %max_val_1

]]></Node>
<StgValue><ssdm name="max_val_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="353" st_id="33" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:249 %tmp_38 = fcmp_ogt  i32 %max_val_4, i32 %max_val_3

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="354" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
split11:236 %bitcast_ln97_3 = bitcast i32 %max_val_4

]]></Node>
<StgValue><ssdm name="bitcast_ln97_3"/></StgValue>
</operation>

<operation id="355" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:237 %tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="356" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="23" op_0_bw="32">
<![CDATA[
split11:238 %trunc_ln97_3 = trunc i32 %bitcast_ln97_3

]]></Node>
<StgValue><ssdm name="trunc_ln97_3"/></StgValue>
</operation>

<operation id="357" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
split11:239 %bitcast_ln97_4 = bitcast i32 %max_val_3

]]></Node>
<StgValue><ssdm name="bitcast_ln97_4"/></StgValue>
</operation>

<operation id="358" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:240 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="359" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="23" op_0_bw="32">
<![CDATA[
split11:241 %trunc_ln97_4 = trunc i32 %bitcast_ln97_4

]]></Node>
<StgValue><ssdm name="trunc_ln97_4"/></StgValue>
</operation>

<operation id="360" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:242 %icmp_ln97_6 = icmp_ne  i8 %tmp_36, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_6"/></StgValue>
</operation>

<operation id="361" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:243 %icmp_ln97_7 = icmp_eq  i23 %trunc_ln97_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_7"/></StgValue>
</operation>

<operation id="362" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:244 %or_ln97_8 = or i1 %icmp_ln97_7, i1 %icmp_ln97_6

]]></Node>
<StgValue><ssdm name="or_ln97_8"/></StgValue>
</operation>

<operation id="363" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:245 %icmp_ln97_8 = icmp_ne  i8 %tmp_37, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_8"/></StgValue>
</operation>

<operation id="364" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:246 %icmp_ln97_9 = icmp_eq  i23 %trunc_ln97_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_9"/></StgValue>
</operation>

<operation id="365" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:247 %or_ln97_9 = or i1 %icmp_ln97_9, i1 %icmp_ln97_8

]]></Node>
<StgValue><ssdm name="or_ln97_9"/></StgValue>
</operation>

<operation id="366" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:248 %and_ln97_3 = and i1 %or_ln97_8, i1 %or_ln97_9

]]></Node>
<StgValue><ssdm name="and_ln97_3"/></StgValue>
</operation>

<operation id="367" st_id="34" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:249 %tmp_38 = fcmp_ogt  i32 %max_val_4, i32 %max_val_3

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="368" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:250 %and_ln97_4 = and i1 %and_ln97_3, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln97_4"/></StgValue>
</operation>

<operation id="369" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:251 %max_val_5 = select i1 %and_ln97_4, i32 %max_val_4, i32 %max_val_3

]]></Node>
<StgValue><ssdm name="max_val_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="370" st_id="35" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:265 %tmp_41 = fcmp_ogt  i32 %max_val_6, i32 %max_val_5

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="371" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="1">
<![CDATA[
split11:231 %zext_ln97 = zext i1 %and_ln97_2

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="372" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:232 %or_ln97 = or i1 %and_ln97_2, i1 %and_ln97

]]></Node>
<StgValue><ssdm name="or_ln97"/></StgValue>
</operation>

<operation id="373" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
split11:233 %max_idx = select i1 %or_ln97, i2 %zext_ln97, i2 3

]]></Node>
<StgValue><ssdm name="max_idx"/></StgValue>
</operation>

<operation id="374" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="2">
<![CDATA[
split11:234 %sext_ln97 = sext i2 %max_idx

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="375" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
split11:252 %bitcast_ln97_5 = bitcast i32 %max_val_6

]]></Node>
<StgValue><ssdm name="bitcast_ln97_5"/></StgValue>
</operation>

<operation id="376" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:253 %tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="377" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="23" op_0_bw="32">
<![CDATA[
split11:254 %trunc_ln97_5 = trunc i32 %bitcast_ln97_5

]]></Node>
<StgValue><ssdm name="trunc_ln97_5"/></StgValue>
</operation>

<operation id="378" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
split11:255 %bitcast_ln97_6 = bitcast i32 %max_val_5

]]></Node>
<StgValue><ssdm name="bitcast_ln97_6"/></StgValue>
</operation>

<operation id="379" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:256 %tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="380" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="23" op_0_bw="32">
<![CDATA[
split11:257 %trunc_ln97_6 = trunc i32 %bitcast_ln97_6

]]></Node>
<StgValue><ssdm name="trunc_ln97_6"/></StgValue>
</operation>

<operation id="381" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:258 %icmp_ln97_10 = icmp_ne  i8 %tmp_39, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_10"/></StgValue>
</operation>

<operation id="382" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:259 %icmp_ln97_11 = icmp_eq  i23 %trunc_ln97_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_11"/></StgValue>
</operation>

<operation id="383" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:260 %or_ln97_10 = or i1 %icmp_ln97_11, i1 %icmp_ln97_10

]]></Node>
<StgValue><ssdm name="or_ln97_10"/></StgValue>
</operation>

<operation id="384" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:261 %icmp_ln97_12 = icmp_ne  i8 %tmp_40, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_12"/></StgValue>
</operation>

<operation id="385" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:262 %icmp_ln97_13 = icmp_eq  i23 %trunc_ln97_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_13"/></StgValue>
</operation>

<operation id="386" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:263 %or_ln97_11 = or i1 %icmp_ln97_13, i1 %icmp_ln97_12

]]></Node>
<StgValue><ssdm name="or_ln97_11"/></StgValue>
</operation>

<operation id="387" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:264 %and_ln97_5 = and i1 %or_ln97_10, i1 %or_ln97_11

]]></Node>
<StgValue><ssdm name="and_ln97_5"/></StgValue>
</operation>

<operation id="388" st_id="36" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:265 %tmp_41 = fcmp_ogt  i32 %max_val_6, i32 %max_val_5

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="389" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:266 %and_ln97_6 = and i1 %and_ln97_5, i1 %tmp_41

]]></Node>
<StgValue><ssdm name="and_ln97_6"/></StgValue>
</operation>

<operation id="390" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
split11:267 %select_ln97 = select i1 %and_ln97_6, i3 3, i3 2

]]></Node>
<StgValue><ssdm name="select_ln97"/></StgValue>
</operation>

<operation id="391" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:268 %or_ln97_1 = or i1 %and_ln97_6, i1 %and_ln97_4

]]></Node>
<StgValue><ssdm name="or_ln97_1"/></StgValue>
</operation>

<operation id="392" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
split11:269 %max_idx_1 = select i1 %or_ln97_1, i3 %select_ln97, i3 %sext_ln97

]]></Node>
<StgValue><ssdm name="max_idx_1"/></StgValue>
</operation>

<operation id="393" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:271 %max_val_7 = select i1 %and_ln97_6, i32 %max_val_6, i32 %max_val_5

]]></Node>
<StgValue><ssdm name="max_val_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="394" st_id="37" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:285 %tmp_44 = fcmp_ogt  i32 %max_val_8, i32 %max_val_7

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="395" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
split11:272 %bitcast_ln97_7 = bitcast i32 %max_val_8

]]></Node>
<StgValue><ssdm name="bitcast_ln97_7"/></StgValue>
</operation>

<operation id="396" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:273 %tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="397" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="23" op_0_bw="32">
<![CDATA[
split11:274 %trunc_ln97_7 = trunc i32 %bitcast_ln97_7

]]></Node>
<StgValue><ssdm name="trunc_ln97_7"/></StgValue>
</operation>

<operation id="398" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
split11:275 %bitcast_ln97_8 = bitcast i32 %max_val_7

]]></Node>
<StgValue><ssdm name="bitcast_ln97_8"/></StgValue>
</operation>

<operation id="399" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:276 %tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="400" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="23" op_0_bw="32">
<![CDATA[
split11:277 %trunc_ln97_8 = trunc i32 %bitcast_ln97_8

]]></Node>
<StgValue><ssdm name="trunc_ln97_8"/></StgValue>
</operation>

<operation id="401" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:278 %icmp_ln97_14 = icmp_ne  i8 %tmp_42, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_14"/></StgValue>
</operation>

<operation id="402" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:279 %icmp_ln97_15 = icmp_eq  i23 %trunc_ln97_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_15"/></StgValue>
</operation>

<operation id="403" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:280 %or_ln97_12 = or i1 %icmp_ln97_15, i1 %icmp_ln97_14

]]></Node>
<StgValue><ssdm name="or_ln97_12"/></StgValue>
</operation>

<operation id="404" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:281 %icmp_ln97_16 = icmp_ne  i8 %tmp_43, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_16"/></StgValue>
</operation>

<operation id="405" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:282 %icmp_ln97_17 = icmp_eq  i23 %trunc_ln97_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_17"/></StgValue>
</operation>

<operation id="406" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:283 %or_ln97_13 = or i1 %icmp_ln97_17, i1 %icmp_ln97_16

]]></Node>
<StgValue><ssdm name="or_ln97_13"/></StgValue>
</operation>

<operation id="407" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:284 %and_ln97_7 = and i1 %or_ln97_12, i1 %or_ln97_13

]]></Node>
<StgValue><ssdm name="and_ln97_7"/></StgValue>
</operation>

<operation id="408" st_id="38" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:285 %tmp_44 = fcmp_ogt  i32 %max_val_8, i32 %max_val_7

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="409" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:286 %and_ln97_8 = and i1 %and_ln97_7, i1 %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln97_8"/></StgValue>
</operation>

<operation id="410" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:287 %max_val_9 = select i1 %and_ln97_8, i32 %max_val_8, i32 %max_val_7

]]></Node>
<StgValue><ssdm name="max_val_9"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="411" st_id="39" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:301 %tmp_47 = fcmp_ogt  i32 %max_val_13, i32 %max_val_9

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="412" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="3">
<![CDATA[
split11:270 %sext_ln97_1 = sext i3 %max_idx_1

]]></Node>
<StgValue><ssdm name="sext_ln97_1"/></StgValue>
</operation>

<operation id="413" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
split11:288 %bitcast_ln97_9 = bitcast i32 %max_val_13

]]></Node>
<StgValue><ssdm name="bitcast_ln97_9"/></StgValue>
</operation>

<operation id="414" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:289 %tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="415" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="23" op_0_bw="32">
<![CDATA[
split11:290 %trunc_ln97_9 = trunc i32 %bitcast_ln97_9

]]></Node>
<StgValue><ssdm name="trunc_ln97_9"/></StgValue>
</operation>

<operation id="416" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
split11:291 %bitcast_ln97_10 = bitcast i32 %max_val_9

]]></Node>
<StgValue><ssdm name="bitcast_ln97_10"/></StgValue>
</operation>

<operation id="417" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:292 %tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="418" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="23" op_0_bw="32">
<![CDATA[
split11:293 %trunc_ln97_10 = trunc i32 %bitcast_ln97_10

]]></Node>
<StgValue><ssdm name="trunc_ln97_10"/></StgValue>
</operation>

<operation id="419" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:294 %icmp_ln97_18 = icmp_ne  i8 %tmp_45, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_18"/></StgValue>
</operation>

<operation id="420" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:295 %icmp_ln97_19 = icmp_eq  i23 %trunc_ln97_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_19"/></StgValue>
</operation>

<operation id="421" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:296 %or_ln97_14 = or i1 %icmp_ln97_19, i1 %icmp_ln97_18

]]></Node>
<StgValue><ssdm name="or_ln97_14"/></StgValue>
</operation>

<operation id="422" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:297 %icmp_ln97_20 = icmp_ne  i8 %tmp_46, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_20"/></StgValue>
</operation>

<operation id="423" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:298 %icmp_ln97_21 = icmp_eq  i23 %trunc_ln97_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_21"/></StgValue>
</operation>

<operation id="424" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:299 %or_ln97_15 = or i1 %icmp_ln97_21, i1 %icmp_ln97_20

]]></Node>
<StgValue><ssdm name="or_ln97_15"/></StgValue>
</operation>

<operation id="425" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:300 %and_ln97_9 = and i1 %or_ln97_14, i1 %or_ln97_15

]]></Node>
<StgValue><ssdm name="and_ln97_9"/></StgValue>
</operation>

<operation id="426" st_id="40" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:301 %tmp_47 = fcmp_ogt  i32 %max_val_13, i32 %max_val_9

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="427" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:302 %and_ln97_10 = and i1 %and_ln97_9, i1 %tmp_47

]]></Node>
<StgValue><ssdm name="and_ln97_10"/></StgValue>
</operation>

<operation id="428" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
split11:303 %select_ln97_5 = select i1 %and_ln97_10, i4 5, i4 4

]]></Node>
<StgValue><ssdm name="select_ln97_5"/></StgValue>
</operation>

<operation id="429" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:304 %or_ln97_2 = or i1 %and_ln97_10, i1 %and_ln97_8

]]></Node>
<StgValue><ssdm name="or_ln97_2"/></StgValue>
</operation>

<operation id="430" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
split11:305 %max_idx_2 = select i1 %or_ln97_2, i4 %select_ln97_5, i4 %sext_ln97_1

]]></Node>
<StgValue><ssdm name="max_idx_2"/></StgValue>
</operation>

<operation id="431" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:306 %max_val_14 = select i1 %and_ln97_10, i32 %max_val_13, i32 %max_val_9

]]></Node>
<StgValue><ssdm name="max_val_14"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="432" st_id="41" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:320 %tmp_50 = fcmp_ogt  i32 %max_val_10, i32 %max_val_14

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="433" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
split11:307 %bitcast_ln97_11 = bitcast i32 %max_val_10

]]></Node>
<StgValue><ssdm name="bitcast_ln97_11"/></StgValue>
</operation>

<operation id="434" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:308 %tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="435" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="23" op_0_bw="32">
<![CDATA[
split11:309 %trunc_ln97_11 = trunc i32 %bitcast_ln97_11

]]></Node>
<StgValue><ssdm name="trunc_ln97_11"/></StgValue>
</operation>

<operation id="436" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
split11:310 %bitcast_ln97_12 = bitcast i32 %max_val_14

]]></Node>
<StgValue><ssdm name="bitcast_ln97_12"/></StgValue>
</operation>

<operation id="437" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:311 %tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_12, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="438" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="23" op_0_bw="32">
<![CDATA[
split11:312 %trunc_ln97_12 = trunc i32 %bitcast_ln97_12

]]></Node>
<StgValue><ssdm name="trunc_ln97_12"/></StgValue>
</operation>

<operation id="439" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:313 %icmp_ln97_22 = icmp_ne  i8 %tmp_48, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_22"/></StgValue>
</operation>

<operation id="440" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:314 %icmp_ln97_23 = icmp_eq  i23 %trunc_ln97_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_23"/></StgValue>
</operation>

<operation id="441" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:315 %or_ln97_16 = or i1 %icmp_ln97_23, i1 %icmp_ln97_22

]]></Node>
<StgValue><ssdm name="or_ln97_16"/></StgValue>
</operation>

<operation id="442" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:316 %icmp_ln97_24 = icmp_ne  i8 %tmp_49, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_24"/></StgValue>
</operation>

<operation id="443" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:317 %icmp_ln97_25 = icmp_eq  i23 %trunc_ln97_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_25"/></StgValue>
</operation>

<operation id="444" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:318 %or_ln97_17 = or i1 %icmp_ln97_25, i1 %icmp_ln97_24

]]></Node>
<StgValue><ssdm name="or_ln97_17"/></StgValue>
</operation>

<operation id="445" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:319 %and_ln97_11 = and i1 %or_ln97_16, i1 %or_ln97_17

]]></Node>
<StgValue><ssdm name="and_ln97_11"/></StgValue>
</operation>

<operation id="446" st_id="42" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:320 %tmp_50 = fcmp_ogt  i32 %max_val_10, i32 %max_val_14

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="447" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:321 %and_ln97_12 = and i1 %and_ln97_11, i1 %tmp_50

]]></Node>
<StgValue><ssdm name="and_ln97_12"/></StgValue>
</operation>

<operation id="448" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:322 %max_val_15 = select i1 %and_ln97_12, i32 %max_val_10, i32 %max_val_14

]]></Node>
<StgValue><ssdm name="max_val_15"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="449" st_id="43" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:336 %tmp_53 = fcmp_ogt  i32 %max_val_11, i32 %max_val_15

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="450" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
split11:323 %bitcast_ln97_13 = bitcast i32 %max_val_11

]]></Node>
<StgValue><ssdm name="bitcast_ln97_13"/></StgValue>
</operation>

<operation id="451" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:324 %tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_13, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="452" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="23" op_0_bw="32">
<![CDATA[
split11:325 %trunc_ln97_13 = trunc i32 %bitcast_ln97_13

]]></Node>
<StgValue><ssdm name="trunc_ln97_13"/></StgValue>
</operation>

<operation id="453" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
split11:326 %bitcast_ln97_14 = bitcast i32 %max_val_15

]]></Node>
<StgValue><ssdm name="bitcast_ln97_14"/></StgValue>
</operation>

<operation id="454" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:327 %tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_14, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="455" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="23" op_0_bw="32">
<![CDATA[
split11:328 %trunc_ln97_14 = trunc i32 %bitcast_ln97_14

]]></Node>
<StgValue><ssdm name="trunc_ln97_14"/></StgValue>
</operation>

<operation id="456" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:329 %icmp_ln97_26 = icmp_ne  i8 %tmp_51, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_26"/></StgValue>
</operation>

<operation id="457" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:330 %icmp_ln97_27 = icmp_eq  i23 %trunc_ln97_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_27"/></StgValue>
</operation>

<operation id="458" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:331 %or_ln97_18 = or i1 %icmp_ln97_27, i1 %icmp_ln97_26

]]></Node>
<StgValue><ssdm name="or_ln97_18"/></StgValue>
</operation>

<operation id="459" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:332 %icmp_ln97_28 = icmp_ne  i8 %tmp_52, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_28"/></StgValue>
</operation>

<operation id="460" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:333 %icmp_ln97_29 = icmp_eq  i23 %trunc_ln97_14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_29"/></StgValue>
</operation>

<operation id="461" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:334 %or_ln97_19 = or i1 %icmp_ln97_29, i1 %icmp_ln97_28

]]></Node>
<StgValue><ssdm name="or_ln97_19"/></StgValue>
</operation>

<operation id="462" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:335 %and_ln97_13 = and i1 %or_ln97_18, i1 %or_ln97_19

]]></Node>
<StgValue><ssdm name="and_ln97_13"/></StgValue>
</operation>

<operation id="463" st_id="44" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:336 %tmp_53 = fcmp_ogt  i32 %max_val_11, i32 %max_val_15

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="464" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:337 %and_ln97_14 = and i1 %and_ln97_13, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="and_ln97_14"/></StgValue>
</operation>

<operation id="465" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
split11:338 %select_ln97_9 = select i1 %and_ln97_14, i4 7, i4 6

]]></Node>
<StgValue><ssdm name="select_ln97_9"/></StgValue>
</operation>

<operation id="466" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:339 %or_ln97_3 = or i1 %and_ln97_14, i1 %and_ln97_12

]]></Node>
<StgValue><ssdm name="or_ln97_3"/></StgValue>
</operation>

<operation id="467" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
split11:340 %max_idx_3 = select i1 %or_ln97_3, i4 %select_ln97_9, i4 %max_idx_2

]]></Node>
<StgValue><ssdm name="max_idx_3"/></StgValue>
</operation>

<operation id="468" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:342 %max_val_16 = select i1 %and_ln97_14, i32 %max_val_11, i32 %max_val_15

]]></Node>
<StgValue><ssdm name="max_val_16"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="469" st_id="45" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:356 %tmp_56 = fcmp_ogt  i32 %max_val_12, i32 %max_val_16

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="470" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
split11:343 %bitcast_ln97_15 = bitcast i32 %max_val_12

]]></Node>
<StgValue><ssdm name="bitcast_ln97_15"/></StgValue>
</operation>

<operation id="471" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:344 %tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_15, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="472" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="23" op_0_bw="32">
<![CDATA[
split11:345 %trunc_ln97_15 = trunc i32 %bitcast_ln97_15

]]></Node>
<StgValue><ssdm name="trunc_ln97_15"/></StgValue>
</operation>

<operation id="473" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
split11:346 %bitcast_ln97_16 = bitcast i32 %max_val_16

]]></Node>
<StgValue><ssdm name="bitcast_ln97_16"/></StgValue>
</operation>

<operation id="474" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:347 %tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_16, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="475" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="23" op_0_bw="32">
<![CDATA[
split11:348 %trunc_ln97_16 = trunc i32 %bitcast_ln97_16

]]></Node>
<StgValue><ssdm name="trunc_ln97_16"/></StgValue>
</operation>

<operation id="476" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:349 %icmp_ln97_30 = icmp_ne  i8 %tmp_54, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_30"/></StgValue>
</operation>

<operation id="477" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:350 %icmp_ln97_31 = icmp_eq  i23 %trunc_ln97_15, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_31"/></StgValue>
</operation>

<operation id="478" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:351 %or_ln97_20 = or i1 %icmp_ln97_31, i1 %icmp_ln97_30

]]></Node>
<StgValue><ssdm name="or_ln97_20"/></StgValue>
</operation>

<operation id="479" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:352 %icmp_ln97_32 = icmp_ne  i8 %tmp_55, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_32"/></StgValue>
</operation>

<operation id="480" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:353 %icmp_ln97_33 = icmp_eq  i23 %trunc_ln97_16, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_33"/></StgValue>
</operation>

<operation id="481" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:354 %or_ln97_21 = or i1 %icmp_ln97_33, i1 %icmp_ln97_32

]]></Node>
<StgValue><ssdm name="or_ln97_21"/></StgValue>
</operation>

<operation id="482" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:355 %and_ln97_15 = and i1 %or_ln97_20, i1 %or_ln97_21

]]></Node>
<StgValue><ssdm name="and_ln97_15"/></StgValue>
</operation>

<operation id="483" st_id="46" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:356 %tmp_56 = fcmp_ogt  i32 %max_val_12, i32 %max_val_16

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="484" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:357 %and_ln97_16 = and i1 %and_ln97_15, i1 %tmp_56

]]></Node>
<StgValue><ssdm name="and_ln97_16"/></StgValue>
</operation>

<operation id="485" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:358 %max_val_17 = select i1 %and_ln97_16, i32 %max_val_12, i32 %max_val_16

]]></Node>
<StgValue><ssdm name="max_val_17"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="486" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32">
<![CDATA[
split11:359 %bitcast_ln97_17 = bitcast i32 %temp_output3_0_9_ret

]]></Node>
<StgValue><ssdm name="bitcast_ln97_17"/></StgValue>
</operation>

<operation id="487" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:360 %tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_17, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="488" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="23" op_0_bw="32">
<![CDATA[
split11:361 %trunc_ln97_17 = trunc i32 %bitcast_ln97_17

]]></Node>
<StgValue><ssdm name="trunc_ln97_17"/></StgValue>
</operation>

<operation id="489" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
split11:362 %bitcast_ln97_18 = bitcast i32 %max_val_17

]]></Node>
<StgValue><ssdm name="bitcast_ln97_18"/></StgValue>
</operation>

<operation id="490" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split11:363 %tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_18, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="491" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="23" op_0_bw="32">
<![CDATA[
split11:364 %trunc_ln97_18 = trunc i32 %bitcast_ln97_18

]]></Node>
<StgValue><ssdm name="trunc_ln97_18"/></StgValue>
</operation>

<operation id="492" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:365 %icmp_ln97_34 = icmp_ne  i8 %tmp_57, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_34"/></StgValue>
</operation>

<operation id="493" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:366 %icmp_ln97_35 = icmp_eq  i23 %trunc_ln97_17, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_35"/></StgValue>
</operation>

<operation id="494" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split11:368 %icmp_ln97_36 = icmp_ne  i8 %tmp_58, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln97_36"/></StgValue>
</operation>

<operation id="495" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
split11:369 %icmp_ln97_37 = icmp_eq  i23 %trunc_ln97_18, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_37"/></StgValue>
</operation>

<operation id="496" st_id="47" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:372 %tmp_59 = fcmp_ogt  i32 %temp_output3_0_9_ret, i32 %max_val_17

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="497" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="4">
<![CDATA[
split11:341 %sext_ln97_2 = sext i4 %max_idx_3

]]></Node>
<StgValue><ssdm name="sext_ln97_2"/></StgValue>
</operation>

<operation id="498" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:367 %or_ln97_22 = or i1 %icmp_ln97_35, i1 %icmp_ln97_34

]]></Node>
<StgValue><ssdm name="or_ln97_22"/></StgValue>
</operation>

<operation id="499" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:370 %or_ln97_23 = or i1 %icmp_ln97_37, i1 %icmp_ln97_36

]]></Node>
<StgValue><ssdm name="or_ln97_23"/></StgValue>
</operation>

<operation id="500" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:371 %and_ln97_17 = and i1 %or_ln97_22, i1 %or_ln97_23

]]></Node>
<StgValue><ssdm name="and_ln97_17"/></StgValue>
</operation>

<operation id="501" st_id="48" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split11:372 %tmp_59 = fcmp_ogt  i32 %temp_output3_0_9_ret, i32 %max_val_17

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="502" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:373 %and_ln97_18 = and i1 %and_ln97_17, i1 %tmp_59

]]></Node>
<StgValue><ssdm name="and_ln97_18"/></StgValue>
</operation>

<operation id="503" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
split11:374 %select_ln97_13 = select i1 %and_ln97_18, i5 9, i5 8

]]></Node>
<StgValue><ssdm name="select_ln97_13"/></StgValue>
</operation>

<operation id="504" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split11:375 %or_ln97_4 = or i1 %and_ln97_18, i1 %and_ln97_16

]]></Node>
<StgValue><ssdm name="or_ln97_4"/></StgValue>
</operation>

<operation id="505" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
split11:376 %max_idx_5 = select i1 %or_ln97_4, i5 %select_ln97_13, i5 %sext_ln97_2

]]></Node>
<StgValue><ssdm name="max_idx_5"/></StgValue>
</operation>

<operation id="506" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="5">
<![CDATA[
split11:377 %sext_ln93 = sext i5 %max_idx_5

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="507" st_id="48" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split11:378 %write_ln125 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %out_r, i32 %sext_ln93

]]></Node>
<StgValue><ssdm name="write_ln125"/></StgValue>
</operation>

<operation id="508" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0">
<![CDATA[
split11:379 %ret_ln126 = ret

]]></Node>
<StgValue><ssdm name="ret_ln126"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
