<html>

<head>
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Light Seeking Robot- LA71</title>
    <link rel="stylesheet" href="style.css">
    <link href="https://fonts.googleapis.com/css?family=Poppins:100,200,300,400,600,700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css">
</head>

<body>
    <section class="sub-header">
        <nav>
            <a href="index.html"><img src="images/LogoUtama.png"></a>
            <div class="nav-links" id="navLinks">
                <i class="fa fa-close" onclick="hideMenu()"></i>
                <ul>
                    <li><a href="index.html">HOME</a></li>
                    <li><a href="about.html">ABOUT</a></li>
                    <li><a href="course.html">COURSE</a></li>
                    <li><a href="contact.html">CONTACT</a></li>
                </ul>
            </div>
            <i class="fa fa-bars" onclick="showMenu()"></i>
        </nav>
        <h1><i>Divisi Thresholding, buffering, light source detection</i></h1>
    </section>

    <!-- VGA -->

    <section class="vga">
        <div class="projectborder">
            <h2><i>VGA Thresholding, buffering, light source detection</i></h2>
            <br>

            <p> ➤ <strong><i>Coding 1.3</i></strong></p>
            <br>
            <h2><strong>Version 1.3</strong></h2>
            <br>
            <h2><strong>VHDL</strong></h2>
            <br>
            <textarea name="w3review" id="w3review" cols="150" rows="10">
                [START]
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
use ieee.numeric_std.all;
use std.textio.all;
 
ENTITY trial1 IS
END trial1;
 
ARCHITECTURE behavior OF trial1 IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT comparator_1
    PORT(
         A_1 					: IN  std_logic_vector(7 downto 0);
         B_1 					: IN  std_logic_vector(7 downto 0);
         greater_than_1 	: OUT  std_logic
        );
    END COMPONENT;
	 
	 COMPONENT regis_max
	 PORT(
			data_max 				: in  STD_LOGIC_VECTOR (7 downto 0);
		   load_enable_max 		: in  STD_LOGIC;
		   reset		 				: in  STD_LOGIC;
		   q_max 					: out  STD_LOGIC_VECTOR (7 downto 0)	
	 );
	 END COMPONENT;
    
	 COMPONENT counter_loc
	 PORT(
			clk 						: in  STD_LOGIC;
         reset 					: in  STD_LOGIC;
         q_loc		 				: out  STD_LOGIC_VECTOR (3 downto 0)
	 
	 );
	 END COMPONENT;
	 
	 COMPONENT threshold_comparator
	 PORT(	
			A_2						: IN  std_logic_vector(7 downto 0);
			B_2						: IN  std_logic_vector(7 downto 0);
			greater_than_2			: OUT  std_logic
		
	 );
	 END COMPONENT;
	 
	 COMPONENT same_comparator
	 PORT(
			A_3						: IN  std_logic_vector(3 downto 0);
			B_3						: IN  std_logic_vector(3 downto 0);
			same						: OUT std_logic
	 );
	 END COMPONENT;
	 
	 
	 COMPONENT and_gate
	 PORT(
			A_4						: IN std_logic;
			A_5						: IN std_logic;
			out_and					: OUT std_logic
	 );
	 END COMPONENT;
	 
	 COMPONENT final_value_reg
	 PORT(
			data_final_max 				: in  STD_LOGIC_VECTOR (7 downto 0);
		   load_enable_final_max 		: in  STD_LOGIC;
		   reset		 						: in  STD_LOGIC;
		   q_final_max 					: out  STD_LOGIC_VECTOR (7 downto 0)	
	 
	 );
	 END COMPONENT;
	
	 COMPONENT max_location_reg
	 PORT(
			location_max 					: in 	STD_LOGIC_VECTOR (3 downto 0);
			load_enable_max_reg			: in std_logic;
			reset								: in std_logic;
			q_location_max					: out STD_LOGIC_VECTOR (3 downto 0)
	 
	 );
	END COMPONENT;
	
	
	COMPONENT final_location_reg
	PORT(
			location_final					: in STD_LOGIC_VECTOR (3 downto 0);
			load_enable_final_loc		: in STD_LOGIC;
			reset								: in std_logic;
			q_location_final_loc			: out STD_LOGIC_VECTOR (3 downto 0)
	
	);
	END COMPONENT;
	
   --Inputs
	signal clk						: std_logic := '1';
	signal reset					: std_logic := '0';
   signal A_1 						: std_logic_vector(7 downto 0) := (others => '0');
	signal B_2						: std_logic_vector(7 downto 0) := "11000111";
	signal B_3						: std_logic_vector(3 downto 0) := "1111";
	
	
 	--Outputs
   signal greater_than_1 		: std_logic;
	signal q_max 					: STD_LOGIC_VECTOR (7 downto 0);
	signal q_loc					: STD_LOGIC_VECTOR (3 downto 0);
	signal greater_than_2		: std_logic;
	signal same						: std_logic;
	signal out_and					: std_logic;
	signal q_final_max 			: STD_LOGIC_VECTOR (7 downto 0);
	signal q_location_max		: STD_LOGIC_VECTOR (3 downto 0);
	signal q_location_final_loc: STD_LOGIC_VECTOR (3 downto 0);
	
	
	
	constant clock_frequency : integer 	:= 25e6;
	constant clock_period	 : time		:= 1000ms / clock_frequency;
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   comparator_data: entity work.comparator(rtl_comparator) 
	PORT MAP (
          A 					=> A_1,
          B						=> q_max,
          greater_than 		=> greater_than_1
        );
	
	location_counter: entity work.counter(rtl_counter)
	PORT MAP(
			clk 					=> clk,
			reset 				=> reset,
			q						=> q_loc
	);
	
	max_reg			: entity work.regis(rtl_regis)
	PORT MAP(
			data  				=> A_1,
			load_enable			=> greater_than_1,
			reset					=> reset,
			q						=> q_max
	);
	
	threshold_data	: entity work.comparator(rtl_comparator)
	PORT MAP(
			A						=> q_max,
			B						=>	B_2,
			greater_than		=> greater_than_2
	);
	
	samecomparator : entity work.same_comparator(rtl_same_comparator)
	PORT MAP(
			A						=> q_loc,
			B						=> B_3,
			same					=> same
	
	);
	
	andgate : entity work.and_gate(rtl_and_gate)
	PORT MAP(
			A						=> same,
			B						=> greater_than_2,
			out_and				=> out_and
	);
	
	finalvalue_reg : entity work.regis(rtl_regis)
	PORT MAP(
			data					=> q_max,
			load_enable			=> out_and,
			reset					=> reset,
			q						=> q_final_max
	);
	
	
	max_location_register : entity work.register_4bit(rtl_register_4bit)
	PORT MAP(
			location 			=>	q_loc,
		   load_enable 		=>	greater_than_1,
		   reset 				=> reset,
		   q 						=> q_location_max
	);
	
	final_location_register : entity work.register_4bit(rtl_register_4bit)
	PORT MAP(
			location 			=>	q_location_max,
		   load_enable 		=>	out_and,
		   reset 				=> reset,
		   q 						=> q_location_final_loc
	);
	
	
   -- Clock process definitions
   clk_process :process
   begin
		clk <= '1';
		wait for clock_period/2;
		clk <= '0';
		wait for clock_period/2;
   end process;
 

   -- Stimulus process
   stim_proc: process
	file 		file_name 			: text open read_mode is "IMAGE_FILE.MIF";
	variable file_line			: line;
	variable temp_line			: bit_vector(7 downto 0);
   begin	
		reset <= '1';
		wait for 2 * clock_period;
		
		reset <= '0';
		for i in 0 to 15 loop
			readline(file_name, file_line);
			
			read(file_line, temp_line);
			
			A_1 <= to_stdlogicvector(temp_line);
			wait for clock_period;
			
		end loop;
		wait;
   end process;

END;
[END]

            </textarea>
            <br>
            <h2><strong>Testbench</strong></h2>
            <br>
            <textarea name="w3review" id="w3review" cols="150" rows="10">
                [START]
                Comparator
                LIBRARY ieee;
                USE ieee.std_logic_1164.ALL;
                 
                ENTITY comparator_tb IS
                END comparator_tb;
                 
                ARCHITECTURE behavior OF comparator_tb IS 
                 
                    -- Component Declaration for the Unit Under Test (UUT)
                 
                    COMPONENT comparator
                    PORT(
                         A 					: IN  std_logic_vector(7 downto 0);
                         B 					: IN  std_logic_vector(7 downto 0);
                         greater_than 	: OUT  std_logic
                        );
                    END COMPONENT;
                    
                
                   --Inputs
                   signal A : std_logic_vector(7 downto 0) := (others => '0');
                   signal B : std_logic_vector(7 downto 0) := (others => '0');
                
                     --Outputs
                   signal greater_than : std_logic;
                 
                 
                BEGIN
                 
                    -- Instantiate the Unit Under Test (UUT)
                   uut: comparator PORT MAP (
                          A => A,
                          B => B,
                          greater_than => greater_than
                        );
                
                  
                
                   -- Stimulus process
                   stim_proc: process
                   begin		
                        A <= "00011011";
                        B <= "00010100";
                        wait for 200ns;
                        
                      A <= "00010011";
                        B <= "00010100";
                        wait for 500ns;
                        
                        A <= "00010100";
                        B <= "00010100";
                        wait;
                        
                   end process;
                
                END;
                -----------
                Counter
                LIBRARY ieee;
                USE ieee.std_logic_1164.ALL;
                 
                ENTITY counter_tb IS
                END counter_tb;
                 
                ARCHITECTURE behavior OF counter_tb IS 
                 
                    -- Component Declaration for the Unit Under Test (UUT)
                 
                    COMPONENT counter
                    PORT(
                         clk 			: IN  std_logic;
                         reset 		: IN  std_logic;
                         q 				: OUT  std_logic_vector(3 downto 0)
                        );
                    END COMPONENT;
                    
                
                   --Inputs
                   signal clk 			: std_logic := '0';
                   signal reset 		: std_logic := '0';
                
                     --Outputs
                   signal q			 	: std_logic_vector(3 downto 0);
                
                   -- Clock period definitions
                   constant clk_period : time := 10 ns;
                 
                BEGIN
                 
                    -- Instantiate the Unit Under Test (UUT)
                   uut: counter PORT MAP (
                          clk => clk,
                          reset => reset,
                          q => q
                        );
                
                   -- Clock process definitions
                   clk_process :process
                   begin
                        clk <= '0';
                        wait for clk_period/2;
                        clk <= '1';
                        wait for clk_period/2;
                   end process;
                 
                END;
                ----------
                Register
                LIBRARY ieee;
                USE ieee.std_logic_1164.ALL;
                
                ENTITY register_tb IS
                END register_tb;
                 
                ARCHITECTURE behavior OF register_tb IS 
                 
                    -- Component Declaration for the Unit Under Test (UUT)
                    COMPONENT regis
                    PORT(
                         data 				: IN  std_logic_vector(7 downto 0);
                         load_enable 	: IN  std_logic;
                         reset 			: IN  std_logic;
                         q 					: OUT  std_logic_vector(7 downto 0)
                        );
                    END COMPONENT;
                    
                
                   --Inputs
                   signal data : std_logic_vector(7 downto 0) := (others => '0');
                   signal load_enable : std_logic := '0';
                   signal reset : std_logic := '0';
                
                     --Outputs
                   signal q : std_logic_vector(7 downto 0);
                   
                   constant clk_period : time := 10 ns;
                 
                BEGIN
                 
                    -- Instantiate the Unit Under Test (UUT)
                   uut: regis PORT MAP (
                          data => data,
                          load_enable => load_enable,
                          reset => reset,
                          q => q
                        );
                
                   -- Clock process definitions
                   clk_process :process
                   begin
                        load_enable <= '0';
                        wait for 		clk_period/2;
                        load_enable <= '1';
                        wait for 		clk_period/2;
                   end process;
                 
                   -- Stimulus process
                   stim_proc: process
                   begin		
                      reset <= '0';
                        wait for 100ns;
                        
                        data <= "11111111";
                        wait for 200ns;
                        
                        reset <= '1';
                      wait;
                   end process;
                END;
                [END]
                
                
            </textarea>
            <br>
            <br>
            <p>Koding ini merupakan versi low-level dari versi sebelumnya. Dalam versi ini, input adalah A, B, clk, dan
                reset, sedangkan output adalah q_final_max (value cahaya), q_location_max (lokasi value tertinggi), dan
                q_location_final_loc (lokasi cahaya). Dapat dilihat dari coding bahwa terdapat beberapa komponen yang
                digunakan dalam coding ini yaitu comparator, counter, gerbang AND, dan register. Pertama-tama, data akan
                masuk ke comparator_1 di A_1 dan akan dibandingkan dengan nilai awal “00000000” dalam B_1. Jika nilai
                A_1 lebih besar daripada B_1, maka output dari comparator akan meng-trigger register regis_max. Dalam
                regis_max, data yang dibandingkan sebelumnya akan dimasukkan ke data_max, keluar dari q_max, dan
                dimasukkan ke register final_value_reg di data_final_max, dan akhirnya keluar dari q_final_max, sehingga
                mendapatkan nilai cahayanya.
            </p>
            <br>
            <p>Counter counter_loc di-trigger oleh clock akan mulai memberikan lokasi dari nilai data yang dimasukkan ke
                komparator_1. Data lokasi tersebut dikeluarkan melalui q_loc. Setelah itu, data lokasi akan diteruskan
                ke output q_location_max, dan juga ke location_max dalam register max_location_reg. Dalam register
                max_location_reg, load enable diaktifkan oleh comparator_1 dan data lokasi yang dimasukkan akan keluar
                melalui q_location_reg. Lalu, data lokasi diteruskan ke final_location_reg di location_final dan keluar
                ke output q_location_final_loc. Register final_value_reg dan final_location_reg dapat diaktifkan dari
                hasil gerbang AND dari same_comparator yang membandingkan data dari max_reg dan threshold, dan location.
            </p>
            <br>
            <h2><strong>Hasil</strong></h2>
            <br>
            <div class="row-vga1">
                <div class="vga-1-col">
                    <img src="images/rey6.jpg" style="width: 100%">
                </div>
            </div>


            <!-- EDITED -->

            <div class="row-vga1">
                <div class="vga-1-col">
                    <a href="Thresholding, buffering, light source detection4.html" class="hero-btn red-btn">Previous
                        Page</a>
                </div>
                <div class="row-vga1">
                    <div class="vga-1-col">
                        <a href="Thresholding, buffering, light source detection6.html" class="hero-btn red-btn">Next
                            Page</a>
                    </div>
                </div>
    </section>
    <section class="footer">
        <h4>About Us</h4>
        <div class="icons">
            <i class="fa fa-facebook"></i>
            <i class="fa fa-twitter"></i>
            <i class="fa fa-instagram"></i>
            <i class="fa fa-linkedin"></i>
        </div>
        <p>made with <i class="fa fa-heart-o"></i> by LA-71</p>
    </section>

</body>

</html>