## 网表静态确认
- A. 分区 CSR 是否被综合进去
```bash
~/litex_workspace/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/ext/VexRiscv$ rg "TLB_SID|TLB_CMD|TLB_ALLOC_SID|TLB_FREE_SID|TLB_FLUSH_SID|TLB_STATUS|MmuPlugin_partition_" /home/cva6/output/*.v
7431:  reg        [0:0]    MmuPlugin_partition_currentSid;
7432:  reg        [0:0]    MmuPlugin_partition_allocSid;
7433:  reg        [0:0]    MmuPlugin_partition_freeSid;
7434:  reg        [0:0]    MmuPlugin_partition_flushSid;
7435:  reg                 MmuPlugin_partition_allocTrigger;
7436:  reg                 MmuPlugin_partition_freeTrigger;
7437:  reg                 MmuPlugin_partition_flushSidTrigger;
7438:  reg                 MmuPlugin_partition_flushAllTrigger;
7439:  reg        [31:0]   MmuPlugin_partition_status;
8547:  assign _zz_MmuPlugin_ports_0_setIndexCalc_5 = (MmuPlugin_partition_currentSid - 1'b1);
8561:  assign _zz_MmuPlugin_ports_1_setIndexCalc_5 = (MmuPlugin_partition_currentSid - 1'b1);
10395:    MmuPlugin_partition_allocTrigger = 1'b0;
10398:        MmuPlugin_partition_allocTrigger = CsrPlugin_csrMapping_writeDataSignal[0];
10404:    MmuPlugin_partition_freeTrigger = 1'b0;
10407:        MmuPlugin_partition_freeTrigger = CsrPlugin_csrMapping_writeDataSignal[1];
10413:    MmuPlugin_partition_flushSidTrigger = 1'b0;
10416:        MmuPlugin_partition_flushSidTrigger = CsrPlugin_csrMapping_writeDataSignal[2];
10422:    MmuPlugin_partition_flushAllTrigger = 1'b0;
10425:        MmuPlugin_partition_flushAllTrigger = CsrPlugin_csrMapping_writeDataSignal[3];
10536:  assign _zz_MmuPlugin_ports_0_partitionTable_0_sid = MmuPlugin_partition_allocSid;
10537:  assign _zz_when_MmuPlugin_l340 = MmuPlugin_partition_freeSid;
10538:  assign when_MmuPlugin_l325 = ((MmuPlugin_partition_allocTrigger && (_zz_MmuPlugin_ports_0_partitionTable_0_sid != 1'b0)) && (_zz_MmuPlugin_ports_0_partitionTable_0_sid <= 1'b1));
10542:  assign when_MmuPlugin_l340 = ((MmuPlugin_partition_freeTrigger && (_zz_when_MmuPlugin_l340 != 1'b0)) && (_zz_when_MmuPlugin_l340 <= 1'b1));
10544:  assign when_MmuPlugin_l355 = (MmuPlugin_ports_0_partitionTable_0_allocated && (MmuPlugin_ports_0_partitionTable_0_sid == MmuPlugin_partition_flushSid));
10654:  assign _zz_MmuPlugin_ports_1_partitionTable_0_sid = MmuPlugin_partition_allocSid;
10655:  assign _zz_when_MmuPlugin_l340_1 = MmuPlugin_partition_freeSid;
10656:  assign when_MmuPlugin_l325_1 = ((MmuPlugin_partition_allocTrigger && (_zz_MmuPlugin_ports_1_partitionTable_0_sid != 1'b0)) && (_zz_MmuPlugin_ports_1_partitionTable_0_sid <= 1'b1));
10660:  assign when_MmuPlugin_l340_1 = ((MmuPlugin_partition_freeTrigger && (_zz_when_MmuPlugin_l340_1 != 1'b0)) && (_zz_when_MmuPlugin_l340_1 <= 1'b1));
10662:  assign when_MmuPlugin_l355_1 = (MmuPlugin_ports_1_partitionTable_0_allocated && (MmuPlugin_ports_1_partitionTable_0_sid == MmuPlugin_partition_flushSid));
12644:      _zz_CsrPlugin_csrMapping_readDataInit_3[0 : 0] = MmuPlugin_partition_currentSid;
12651:      _zz_CsrPlugin_csrMapping_readDataInit_4[0 : 0] = MmuPlugin_partition_allocSid;
12658:      _zz_CsrPlugin_csrMapping_readDataInit_5[0 : 0] = MmuPlugin_partition_freeSid;
12665:      _zz_CsrPlugin_csrMapping_readDataInit_6[0 : 0] = MmuPlugin_partition_flushSid;
12672:      _zz_CsrPlugin_csrMapping_readDataInit_7[31 : 0] = MmuPlugin_partition_status;
12877:      MmuPlugin_partition_currentSid <= 1'b0;
12878:      MmuPlugin_partition_allocSid <= 1'b0;
12879:      MmuPlugin_partition_freeSid <= 1'b0;
12880:      MmuPlugin_partition_flushSid <= 1'b0;
12881:      MmuPlugin_partition_status <= 32'h0;
12991:        MmuPlugin_partition_status[0] <= 1'b1;
13000:        MmuPlugin_partition_status[1] <= 1'b1;
13002:      if(MmuPlugin_partition_flushSidTrigger) begin
13007:        MmuPlugin_partition_status[2] <= 1'b1;
13042:      if(MmuPlugin_partition_flushSidTrigger) begin
13066:            MmuPlugin_shared_refillSid <= MmuPlugin_partition_currentSid;
13162:      if(MmuPlugin_partition_flushAllTrigger) begin
13497:          MmuPlugin_partition_currentSid <= CsrPlugin_csrMapping_writeDataSignal[0 : 0];
13502:          MmuPlugin_partition_allocSid <= CsrPlugin_csrMapping_writeDataSignal[0 : 0];
13507:          MmuPlugin_partition_freeSid <= CsrPlugin_csrMapping_writeDataSignal[0 : 0];
13512:          MmuPlugin_partition_flushSid <= CsrPlugin_csrMapping_writeDataSignal[0 : 0];
```
存在：
- `MmuPlugin_partition_currentSid`
- `MmuPlugin_partition_allocSid`
- `MmuPlugin_partition_freeSid`
- `MmuPlugin_partition_flushSid`
- `MmuPlugin_partition_status`

- B. 分区表/分区路径逻辑是否存在
```bash
~/litex_workspace/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/ext/VexRiscv$ rg "partitionTable|allocated|secure|nonSecure|refillSid|chooseLookupSet|setIndexCalc" /home/cva6/output/*.v
6769:  wire       [1:0]    _zz_MmuPlugin_ports_0_setIndexCalc;
6770:  wire       [1:0]    _zz_MmuPlugin_ports_0_setIndexCalc_1;
6771:  wire       [1:0]    _zz_MmuPlugin_ports_0_setIndexCalc_2;
6772:  wire       [0:0]    _zz_MmuPlugin_ports_0_setIndexCalc_3;
6773:  wire       [1:0]    _zz_MmuPlugin_ports_0_setIndexCalc_4;
6774:  wire       [0:0]    _zz_MmuPlugin_ports_0_setIndexCalc_5;
6775:  wire       [1:0]    _zz_MmuPlugin_ports_0_setIndexCalc_6;
6776:  wire       [0:0]    _zz_MmuPlugin_ports_0_setIndexCalc_7;
6813:  wire       [1:0]    _zz_MmuPlugin_ports_1_setIndexCalc;
6814:  wire       [1:0]    _zz_MmuPlugin_ports_1_setIndexCalc_1;
6815:  wire       [1:0]    _zz_MmuPlugin_ports_1_setIndexCalc_2;
6816:  wire       [0:0]    _zz_MmuPlugin_ports_1_setIndexCalc_3;
6817:  wire       [1:0]    _zz_MmuPlugin_ports_1_setIndexCalc_4;
6818:  wire       [0:0]    _zz_MmuPlugin_ports_1_setIndexCalc_5;
6819:  wire       [1:0]    _zz_MmuPlugin_ports_1_setIndexCalc_6;
6820:  wire       [0:0]    _zz_MmuPlugin_ports_1_setIndexCalc_7;
7486:  reg        [0:0]    MmuPlugin_ports_0_partitionTable_0_sid;
7487:  reg                 MmuPlugin_ports_0_partitionTable_0_allocated;
7491:  reg        [0:0]    MmuPlugin_ports_0_setIndexCalc;
7521:  wire       [0:0]    _zz_MmuPlugin_ports_0_partitionTable_0_sid;
7576:  reg        [0:0]    MmuPlugin_ports_1_partitionTable_0_sid;
7577:  reg                 MmuPlugin_ports_1_partitionTable_0_allocated;
7582:  reg        [0:0]    MmuPlugin_ports_1_setIndexCalc;
7612:  wire       [0:0]    _zz_MmuPlugin_ports_1_partitionTable_0_sid;
7624:  reg        [0:0]    MmuPlugin_shared_refillSid;
8542:  assign _zz_MmuPlugin_ports_0_setIndexCalc = (_zz_MmuPlugin_ports_0_setIndexCalc_1 + _zz_MmuPlugin_ports_0_setIndexCalc_6);
8543:  assign _zz_MmuPlugin_ports_0_setIndexCalc_1 = (_zz_MmuPlugin_ports_0_setIndexCalc_2 + _zz_MmuPlugin_ports_0_setIndexCalc_4);
8544:  assign _zz_MmuPlugin_ports_0_setIndexCalc_3 = 1'b1;
8545:  assign _zz_MmuPlugin_ports_0_setIndexCalc_2 = {1'd0, _zz_MmuPlugin_ports_0_setIndexCalc_3};
8546:  assign _zz_MmuPlugin_ports_0_setIndexCalc_4 = (_zz_MmuPlugin_ports_0_setIndexCalc_5 * 1'b1);
8547:  assign _zz_MmuPlugin_ports_0_setIndexCalc_5 = (MmuPlugin_partition_currentSid - 1'b1);
8548:  assign _zz_MmuPlugin_ports_0_setIndexCalc_7 = 1'b0;
8549:  assign _zz_MmuPlugin_ports_0_setIndexCalc_6 = {1'd0, _zz_MmuPlugin_ports_0_setIndexCalc_7};
8550:  assign _zz__zz_when_MmuPlugin_l329 = (_zz_MmuPlugin_ports_0_partitionTable_0_sid - 1'b1);
8556:  assign _zz_MmuPlugin_ports_1_setIndexCalc = (_zz_MmuPlugin_ports_1_setIndexCalc_1 + _zz_MmuPlugin_ports_1_setIndexCalc_6);
8557:  assign _zz_MmuPlugin_ports_1_setIndexCalc_1 = (_zz_MmuPlugin_ports_1_setIndexCalc_2 + _zz_MmuPlugin_ports_1_setIndexCalc_4);
8558:  assign _zz_MmuPlugin_ports_1_setIndexCalc_3 = 1'b1;
8559:  assign _zz_MmuPlugin_ports_1_setIndexCalc_2 = {1'd0, _zz_MmuPlugin_ports_1_setIndexCalc_3};
8560:  assign _zz_MmuPlugin_ports_1_setIndexCalc_4 = (_zz_MmuPlugin_ports_1_setIndexCalc_5 * 1'b1);
8561:  assign _zz_MmuPlugin_ports_1_setIndexCalc_5 = (MmuPlugin_partition_currentSid - 1'b1);
8562:  assign _zz_MmuPlugin_ports_1_setIndexCalc_7 = 1'b0;
8563:  assign _zz_MmuPlugin_ports_1_setIndexCalc_6 = {1'd0, _zz_MmuPlugin_ports_1_setIndexCalc_7};
8564:  assign _zz__zz_when_MmuPlugin_l329_2 = (_zz_MmuPlugin_ports_1_partitionTable_0_sid - 1'b1);
8574:  assign _zz__zz_when_MmuPlugin_l491_3 = (MmuPlugin_shared_refillSid - 1'b1);
8580:  assign _zz__zz_when_MmuPlugin_l491_2_4 = (MmuPlugin_shared_refillSid - 1'b1);
8941:    case(MmuPlugin_ports_0_setIndexCalc)
9019:    case(MmuPlugin_ports_1_setIndexCalc)
10444:    MmuPlugin_ports_0_setIndexCalc = 1'b0;
10446:      MmuPlugin_ports_0_setIndexCalc = _zz_MmuPlugin_ports_0_setIndexCalc[0:0];
10536:  assign _zz_MmuPlugin_ports_0_partitionTable_0_sid = MmuPlugin_partition_allocSid;
10538:  assign when_MmuPlugin_l325 = ((MmuPlugin_partition_allocTrigger && 1'b0) && (_zz_MmuPlugin_ports_0_partitionTable_0_sid <= 1'b1));
10543:  assign when_MmuPlugin_l342 = (MmuPlugin_ports_0_partitionTable_0_allocated && (MmuPlugin_ports_0_partitionTable_0_sid == _zz_when_MmuPlugin_l340));
10544:  assign when_MmuPlugin_l355 = (MmuPlugin_ports_0_partitionTable_0_allocated && (MmuPlugin_ports_0_partitionTable_0_sid == MmuPlugin_partition_flushSid));
10562:    MmuPlugin_ports_1_setIndexCalc = 1'b0;
10564:      MmuPlugin_ports_1_setIndexCalc = _zz_MmuPlugin_ports_1_setIndexCalc[0:0];
10654:  assign _zz_MmuPlugin_ports_1_partitionTable_0_sid = MmuPlugin_partition_allocSid;
10656:  assign when_MmuPlugin_l325_1 = ((MmuPlugin_partition_allocTrigger && 1'b0) && (_zz_MmuPlugin_ports_1_partitionTable_0_sid <= 1'b1));
10661:  assign when_MmuPlugin_l342_1 = (MmuPlugin_ports_1_partitionTable_0_allocated && (MmuPlugin_ports_1_partitionTable_0_sid == _zz_when_MmuPlugin_l340_1));
10662:  assign when_MmuPlugin_l355_1 = (MmuPlugin_ports_1_partitionTable_0_allocated && (MmuPlugin_ports_1_partitionTable_0_sid == MmuPlugin_partition_flushSid));
12887:      MmuPlugin_ports_0_partitionTable_0_sid <= 1'b0;
12888:      MmuPlugin_ports_0_partitionTable_0_allocated <= 1'b0;
12896:      MmuPlugin_ports_1_partitionTable_0_sid <= 1'b0;
12897:      MmuPlugin_ports_1_partitionTable_0_allocated <= 1'b0;
12901:      MmuPlugin_shared_refillSid <= 1'b0;
12986:          MmuPlugin_ports_0_partitionTable_0_sid <= _zz_MmuPlugin_ports_0_partitionTable_0_sid;
12987:          MmuPlugin_ports_0_partitionTable_0_allocated <= 1'b1;
12995:          MmuPlugin_ports_0_partitionTable_0_allocated <= 1'b0;
12996:          MmuPlugin_ports_0_partitionTable_0_sid <= 1'b0;
13028:          MmuPlugin_ports_1_partitionTable_0_sid <= _zz_MmuPlugin_ports_1_partitionTable_0_sid;
13029:          MmuPlugin_ports_1_partitionTable_0_allocated <= 1'b1;
13036:          MmuPlugin_ports_1_partitionTable_0_allocated <= 1'b0;
13037:          MmuPlugin_ports_1_partitionTable_0_sid <= 1'b0;
13066:            MmuPlugin_shared_refillSid <= MmuPlugin_partition_currentSid;
13587:      MmuPlugin_ports_0_setIndex <= MmuPlugin_ports_0_setIndexCalc;
13596:      MmuPlugin_ports_1_setIndex <= MmuPlugin_ports_1_setIndexCalc;
```

存在：
- 有 `allocated` / `sid` 相关寄存器（secure set 元数据）
- 有 `refillSid` 或等价中间信号
- set 选择不再是单一路径（有 SID 相关条件）


- C. TLB 仍是 2-way set-associative
```bash
~/litex_workspace/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/ext/VexRiscv$ rg "cache_0_0|cache_0_1|cache_1_0|cache_1_1|setIndexCalc" /home/cva6/output/*.v
6769:  wire       [1:0]    _zz_MmuPlugin_ports_0_setIndexCalc;
6770:  wire       [1:0]    _zz_MmuPlugin_ports_0_setIndexCalc_1;
6771:  wire       [1:0]    _zz_MmuPlugin_ports_0_setIndexCalc_2;
6772:  wire       [0:0]    _zz_MmuPlugin_ports_0_setIndexCalc_3;
6773:  wire       [1:0]    _zz_MmuPlugin_ports_0_setIndexCalc_4;
6774:  wire       [0:0]    _zz_MmuPlugin_ports_0_setIndexCalc_5;
6775:  wire       [1:0]    _zz_MmuPlugin_ports_0_setIndexCalc_6;
6776:  wire       [0:0]    _zz_MmuPlugin_ports_0_setIndexCalc_7;
6813:  wire       [1:0]    _zz_MmuPlugin_ports_1_setIndexCalc;
6814:  wire       [1:0]    _zz_MmuPlugin_ports_1_setIndexCalc_1;
6815:  wire       [1:0]    _zz_MmuPlugin_ports_1_setIndexCalc_2;
6816:  wire       [0:0]    _zz_MmuPlugin_ports_1_setIndexCalc_3;
6817:  wire       [1:0]    _zz_MmuPlugin_ports_1_setIndexCalc_4;
6818:  wire       [0:0]    _zz_MmuPlugin_ports_1_setIndexCalc_5;
6819:  wire       [1:0]    _zz_MmuPlugin_ports_1_setIndexCalc_6;
6820:  wire       [0:0]    _zz_MmuPlugin_ports_1_setIndexCalc_7;
7440:  reg                 MmuPlugin_ports_0_cache_0_0_valid;
7441:  reg                 MmuPlugin_ports_0_cache_0_0_exception;
7442:  reg                 MmuPlugin_ports_0_cache_0_0_superPage;
7443:  reg        [9:0]    MmuPlugin_ports_0_cache_0_0_virtualAddress_0;
7444:  reg        [9:0]    MmuPlugin_ports_0_cache_0_0_virtualAddress_1;
7445:  reg        [9:0]    MmuPlugin_ports_0_cache_0_0_physicalAddress_0;
7446:  reg        [9:0]    MmuPlugin_ports_0_cache_0_0_physicalAddress_1;
7447:  reg                 MmuPlugin_ports_0_cache_0_0_allowRead;
7448:  reg                 MmuPlugin_ports_0_cache_0_0_allowWrite;
7449:  reg                 MmuPlugin_ports_0_cache_0_0_allowExecute;
7450:  reg                 MmuPlugin_ports_0_cache_0_0_allowUser;
7451:  reg                 MmuPlugin_ports_0_cache_0_1_valid;
7452:  reg                 MmuPlugin_ports_0_cache_0_1_exception;
7453:  reg                 MmuPlugin_ports_0_cache_0_1_superPage;
7454:  reg        [9:0]    MmuPlugin_ports_0_cache_0_1_virtualAddress_0;
7455:  reg        [9:0]    MmuPlugin_ports_0_cache_0_1_virtualAddress_1;
7456:  reg        [9:0]    MmuPlugin_ports_0_cache_0_1_physicalAddress_0;
7457:  reg        [9:0]    MmuPlugin_ports_0_cache_0_1_physicalAddress_1;
7458:  reg                 MmuPlugin_ports_0_cache_0_1_allowRead;
7459:  reg                 MmuPlugin_ports_0_cache_0_1_allowWrite;
7460:  reg                 MmuPlugin_ports_0_cache_0_1_allowExecute;
7461:  reg                 MmuPlugin_ports_0_cache_0_1_allowUser;
7462:  reg                 MmuPlugin_ports_0_cache_1_0_valid;
7463:  reg                 MmuPlugin_ports_0_cache_1_0_exception;
7464:  reg                 MmuPlugin_ports_0_cache_1_0_superPage;
7465:  reg        [9:0]    MmuPlugin_ports_0_cache_1_0_virtualAddress_0;
7466:  reg        [9:0]    MmuPlugin_ports_0_cache_1_0_virtualAddress_1;
7467:  reg        [9:0]    MmuPlugin_ports_0_cache_1_0_physicalAddress_0;
7468:  reg        [9:0]    MmuPlugin_ports_0_cache_1_0_physicalAddress_1;
7469:  reg                 MmuPlugin_ports_0_cache_1_0_allowRead;
7470:  reg                 MmuPlugin_ports_0_cache_1_0_allowWrite;
7471:  reg                 MmuPlugin_ports_0_cache_1_0_allowExecute;
7472:  reg                 MmuPlugin_ports_0_cache_1_0_allowUser;
7473:  reg                 MmuPlugin_ports_0_cache_1_1_valid;
7474:  reg                 MmuPlugin_ports_0_cache_1_1_exception;
7475:  reg                 MmuPlugin_ports_0_cache_1_1_superPage;
7476:  reg        [9:0]    MmuPlugin_ports_0_cache_1_1_virtualAddress_0;
7477:  reg        [9:0]    MmuPlugin_ports_0_cache_1_1_virtualAddress_1;
7478:  reg        [9:0]    MmuPlugin_ports_0_cache_1_1_physicalAddress_0;
7479:  reg        [9:0]    MmuPlugin_ports_0_cache_1_1_physicalAddress_1;
7480:  reg                 MmuPlugin_ports_0_cache_1_1_allowRead;
7481:  reg                 MmuPlugin_ports_0_cache_1_1_allowWrite;
7482:  reg                 MmuPlugin_ports_0_cache_1_1_allowExecute;
7483:  reg                 MmuPlugin_ports_0_cache_1_1_allowUser;
7491:  reg        [0:0]    MmuPlugin_ports_0_setIndexCalc;
7530:  reg                 MmuPlugin_ports_1_cache_0_0_valid;
7531:  reg                 MmuPlugin_ports_1_cache_0_0_exception;
7532:  reg                 MmuPlugin_ports_1_cache_0_0_superPage;
7533:  reg        [9:0]    MmuPlugin_ports_1_cache_0_0_virtualAddress_0;
7534:  reg        [9:0]    MmuPlugin_ports_1_cache_0_0_virtualAddress_1;
7535:  reg        [9:0]    MmuPlugin_ports_1_cache_0_0_physicalAddress_0;
7536:  reg        [9:0]    MmuPlugin_ports_1_cache_0_0_physicalAddress_1;
7537:  reg                 MmuPlugin_ports_1_cache_0_0_allowRead;
7538:  reg                 MmuPlugin_ports_1_cache_0_0_allowWrite;
7539:  reg                 MmuPlugin_ports_1_cache_0_0_allowExecute;
7540:  reg                 MmuPlugin_ports_1_cache_0_0_allowUser;
7541:  reg                 MmuPlugin_ports_1_cache_0_1_valid;
7542:  reg                 MmuPlugin_ports_1_cache_0_1_exception;
7543:  reg                 MmuPlugin_ports_1_cache_0_1_superPage;
7544:  reg        [9:0]    MmuPlugin_ports_1_cache_0_1_virtualAddress_0;
7545:  reg        [9:0]    MmuPlugin_ports_1_cache_0_1_virtualAddress_1;
7546:  reg        [9:0]    MmuPlugin_ports_1_cache_0_1_physicalAddress_0;
7547:  reg        [9:0]    MmuPlugin_ports_1_cache_0_1_physicalAddress_1;
7548:  reg                 MmuPlugin_ports_1_cache_0_1_allowRead;
7549:  reg                 MmuPlugin_ports_1_cache_0_1_allowWrite;
7550:  reg                 MmuPlugin_ports_1_cache_0_1_allowExecute;
7551:  reg                 MmuPlugin_ports_1_cache_0_1_allowUser;
7552:  reg                 MmuPlugin_ports_1_cache_1_0_valid;
7553:  reg                 MmuPlugin_ports_1_cache_1_0_exception;
7554:  reg                 MmuPlugin_ports_1_cache_1_0_superPage;
7555:  reg        [9:0]    MmuPlugin_ports_1_cache_1_0_virtualAddress_0;
7556:  reg        [9:0]    MmuPlugin_ports_1_cache_1_0_virtualAddress_1;
7557:  reg        [9:0]    MmuPlugin_ports_1_cache_1_0_physicalAddress_0;
7558:  reg        [9:0]    MmuPlugin_ports_1_cache_1_0_physicalAddress_1;
7559:  reg                 MmuPlugin_ports_1_cache_1_0_allowRead;
7560:  reg                 MmuPlugin_ports_1_cache_1_0_allowWrite;
7561:  reg                 MmuPlugin_ports_1_cache_1_0_allowExecute;
7562:  reg                 MmuPlugin_ports_1_cache_1_0_allowUser;
7563:  reg                 MmuPlugin_ports_1_cache_1_1_valid;
7564:  reg                 MmuPlugin_ports_1_cache_1_1_exception;
7565:  reg                 MmuPlugin_ports_1_cache_1_1_superPage;
7566:  reg        [9:0]    MmuPlugin_ports_1_cache_1_1_virtualAddress_0;
7567:  reg        [9:0]    MmuPlugin_ports_1_cache_1_1_virtualAddress_1;
7568:  reg        [9:0]    MmuPlugin_ports_1_cache_1_1_physicalAddress_0;
7569:  reg        [9:0]    MmuPlugin_ports_1_cache_1_1_physicalAddress_1;
7570:  reg                 MmuPlugin_ports_1_cache_1_1_allowRead;
7571:  reg                 MmuPlugin_ports_1_cache_1_1_allowWrite;
7572:  reg                 MmuPlugin_ports_1_cache_1_1_allowExecute;
7573:  reg                 MmuPlugin_ports_1_cache_1_1_allowUser;
7582:  reg        [0:0]    MmuPlugin_ports_1_setIndexCalc;
7674:  wire                _zz_MmuPlugin_ports_0_cache_0_0_exception;
7675:  wire       [9:0]    _zz_MmuPlugin_ports_0_cache_0_0_physicalAddress_1;
7676:  wire                _zz_MmuPlugin_ports_0_cache_0_0_allowWrite;
7677:  wire                _zz_MmuPlugin_ports_0_cache_0_0_superPage;
7679:  wire                _zz_MmuPlugin_ports_0_cache_0_1_exception;
7680:  wire       [9:0]    _zz_MmuPlugin_ports_0_cache_0_1_physicalAddress_1;
7681:  wire                _zz_MmuPlugin_ports_0_cache_0_1_allowWrite;
7682:  wire                _zz_MmuPlugin_ports_0_cache_0_1_superPage;
7693:  wire                _zz_MmuPlugin_ports_1_cache_0_0_exception;
7694:  wire       [9:0]    _zz_MmuPlugin_ports_1_cache_0_0_physicalAddress_1;
7695:  wire                _zz_MmuPlugin_ports_1_cache_0_0_allowWrite;
7696:  wire                _zz_MmuPlugin_ports_1_cache_0_0_superPage;
7698:  wire                _zz_MmuPlugin_ports_1_cache_0_1_exception;
7699:  wire       [9:0]    _zz_MmuPlugin_ports_1_cache_0_1_physicalAddress_1;
7700:  wire                _zz_MmuPlugin_ports_1_cache_0_1_allowWrite;
7701:  wire                _zz_MmuPlugin_ports_1_cache_0_1_superPage;
8542:  assign _zz_MmuPlugin_ports_0_setIndexCalc = (_zz_MmuPlugin_ports_0_setIndexCalc_1 + _zz_MmuPlugin_ports_0_setIndexCalc_6);
8543:  assign _zz_MmuPlugin_ports_0_setIndexCalc_1 = (_zz_MmuPlugin_ports_0_setIndexCalc_2 + _zz_MmuPlugin_ports_0_setIndexCalc_4);
8544:  assign _zz_MmuPlugin_ports_0_setIndexCalc_3 = 1'b1;
8545:  assign _zz_MmuPlugin_ports_0_setIndexCalc_2 = {1'd0, _zz_MmuPlugin_ports_0_setIndexCalc_3};
8546:  assign _zz_MmuPlugin_ports_0_setIndexCalc_4 = (_zz_MmuPlugin_ports_0_setIndexCalc_5 * 1'b1);
8547:  assign _zz_MmuPlugin_ports_0_setIndexCalc_5 = (MmuPlugin_partition_currentSid - 1'b1);
8548:  assign _zz_MmuPlugin_ports_0_setIndexCalc_7 = 1'b0;
8549:  assign _zz_MmuPlugin_ports_0_setIndexCalc_6 = {1'd0, _zz_MmuPlugin_ports_0_setIndexCalc_7};
8556:  assign _zz_MmuPlugin_ports_1_setIndexCalc = (_zz_MmuPlugin_ports_1_setIndexCalc_1 + _zz_MmuPlugin_ports_1_setIndexCalc_6);
8557:  assign _zz_MmuPlugin_ports_1_setIndexCalc_1 = (_zz_MmuPlugin_ports_1_setIndexCalc_2 + _zz_MmuPlugin_ports_1_setIndexCalc_4);
8558:  assign _zz_MmuPlugin_ports_1_setIndexCalc_3 = 1'b1;
8559:  assign _zz_MmuPlugin_ports_1_setIndexCalc_2 = {1'd0, _zz_MmuPlugin_ports_1_setIndexCalc_3};
8560:  assign _zz_MmuPlugin_ports_1_setIndexCalc_4 = (_zz_MmuPlugin_ports_1_setIndexCalc_5 * 1'b1);
8561:  assign _zz_MmuPlugin_ports_1_setIndexCalc_5 = (MmuPlugin_partition_currentSid - 1'b1);
8562:  assign _zz_MmuPlugin_ports_1_setIndexCalc_7 = 1'b0;
8563:  assign _zz_MmuPlugin_ports_1_setIndexCalc_6 = {1'd0, _zz_MmuPlugin_ports_1_setIndexCalc_7};
8941:    case(MmuPlugin_ports_0_setIndexCalc)
8943:        _zz_MmuPlugin_ports_0_cacheHitsCalc = MmuPlugin_ports_0_cache_0_1_valid;
8944:        _zz_MmuPlugin_ports_0_cacheHitsCalc_1 = MmuPlugin_ports_0_cache_0_1_virtualAddress_1;
8945:        _zz_MmuPlugin_ports_0_cacheHitsCalc_2 = MmuPlugin_ports_0_cache_0_1_superPage;
8946:        _zz_MmuPlugin_ports_0_cacheHitsCalc_3 = MmuPlugin_ports_0_cache_0_1_virtualAddress_0;
8947:        _zz_MmuPlugin_ports_0_cacheHitsCalc_4 = MmuPlugin_ports_0_cache_0_0_valid;
8948:        _zz_MmuPlugin_ports_0_cacheHitsCalc_5 = MmuPlugin_ports_0_cache_0_0_virtualAddress_1;
8949:        _zz_MmuPlugin_ports_0_cacheHitsCalc_6 = MmuPlugin_ports_0_cache_0_0_superPage;
8950:        _zz_MmuPlugin_ports_0_cacheHitsCalc_7 = MmuPlugin_ports_0_cache_0_0_virtualAddress_0;
8953:        _zz_MmuPlugin_ports_0_cacheHitsCalc = MmuPlugin_ports_0_cache_1_1_valid;
8954:        _zz_MmuPlugin_ports_0_cacheHitsCalc_1 = MmuPlugin_ports_0_cache_1_1_virtualAddress_1;
8955:        _zz_MmuPlugin_ports_0_cacheHitsCalc_2 = MmuPlugin_ports_0_cache_1_1_superPage;
8956:        _zz_MmuPlugin_ports_0_cacheHitsCalc_3 = MmuPlugin_ports_0_cache_1_1_virtualAddress_0;
8957:        _zz_MmuPlugin_ports_0_cacheHitsCalc_4 = MmuPlugin_ports_0_cache_1_0_valid;
8958:        _zz_MmuPlugin_ports_0_cacheHitsCalc_5 = MmuPlugin_ports_0_cache_1_0_virtualAddress_1;
8959:        _zz_MmuPlugin_ports_0_cacheHitsCalc_6 = MmuPlugin_ports_0_cache_1_0_superPage;
8960:        _zz_MmuPlugin_ports_0_cacheHitsCalc_7 = MmuPlugin_ports_0_cache_1_0_virtualAddress_0;
8968:        _zz__zz_IBusCachedPlugin_mmuBus_rsp_ways_0_physical = MmuPlugin_ports_0_cache_0_0_superPage;
8969:        _zz__zz_IBusCachedPlugin_mmuBus_rsp_ways_0_physical_1 = MmuPlugin_ports_0_cache_0_0_physicalAddress_0;
8970:        _zz__zz_IBusCachedPlugin_mmuBus_rsp_ways_0_physical_2 = MmuPlugin_ports_0_cache_0_0_physicalAddress_1;
8971:        _zz__zz_IBusCachedPlugin_mmuBus_rsp_ways_1_physical = MmuPlugin_ports_0_cache_0_1_superPage;
8972:        _zz__zz_IBusCachedPlugin_mmuBus_rsp_ways_1_physical_1 = MmuPlugin_ports_0_cache_0_1_physicalAddress_0;
8973:        _zz__zz_IBusCachedPlugin_mmuBus_rsp_ways_1_physical_2 = MmuPlugin_ports_0_cache_0_1_physicalAddress_1;
8974:        _zz_MmuPlugin_ports_0_cacheLine_valid_1 = MmuPlugin_ports_0_cache_0_0_valid;
8975:        _zz_MmuPlugin_ports_0_cacheLine_valid_2 = MmuPlugin_ports_0_cache_0_1_valid;
8976:        _zz_MmuPlugin_ports_0_cacheLine_exception = MmuPlugin_ports_0_cache_0_0_exception;
8977:        _zz_MmuPlugin_ports_0_cacheLine_exception_1 = MmuPlugin_ports_0_cache_0_1_exception;
8978:        _zz_MmuPlugin_ports_0_cacheLine_virtualAddress_0 = MmuPlugin_ports_0_cache_0_0_virtualAddress_0;
8979:        _zz_MmuPlugin_ports_0_cacheLine_virtualAddress_0_1 = MmuPlugin_ports_0_cache_0_1_virtualAddress_0;
8980:        _zz_MmuPlugin_ports_0_cacheLine_virtualAddress_1 = MmuPlugin_ports_0_cache_0_0_virtualAddress_1;
8981:        _zz_MmuPlugin_ports_0_cacheLine_virtualAddress_1_1 = MmuPlugin_ports_0_cache_0_1_virtualAddress_1;
8982:        _zz_MmuPlugin_ports_0_cacheLine_allowRead = MmuPlugin_ports_0_cache_0_0_allowRead;
8983:        _zz_MmuPlugin_ports_0_cacheLine_allowRead_1 = MmuPlugin_ports_0_cache_0_1_allowRead;
8984:        _zz_MmuPlugin_ports_0_cacheLine_allowWrite = MmuPlugin_ports_0_cache_0_0_allowWrite;
8985:        _zz_MmuPlugin_ports_0_cacheLine_allowWrite_1 = MmuPlugin_ports_0_cache_0_1_allowWrite;
8986:        _zz_MmuPlugin_ports_0_cacheLine_allowExecute = MmuPlugin_ports_0_cache_0_0_allowExecute;
8987:        _zz_MmuPlugin_ports_0_cacheLine_allowExecute_1 = MmuPlugin_ports_0_cache_0_1_allowExecute;
8988:        _zz_MmuPlugin_ports_0_cacheLine_allowUser = MmuPlugin_ports_0_cache_0_0_allowUser;
8989:        _zz_MmuPlugin_ports_0_cacheLine_allowUser_1 = MmuPlugin_ports_0_cache_0_1_allowUser;
8992:        _zz__zz_IBusCachedPlugin_mmuBus_rsp_ways_0_physical = MmuPlugin_ports_0_cache_1_0_superPage;
8993:        _zz__zz_IBusCachedPlugin_mmuBus_rsp_ways_0_physical_1 = MmuPlugin_ports_0_cache_1_0_physicalAddress_0;
8994:        _zz__zz_IBusCachedPlugin_mmuBus_rsp_ways_0_physical_2 = MmuPlugin_ports_0_cache_1_0_physicalAddress_1;
8995:        _zz__zz_IBusCachedPlugin_mmuBus_rsp_ways_1_physical = MmuPlugin_ports_0_cache_1_1_superPage;
8996:        _zz__zz_IBusCachedPlugin_mmuBus_rsp_ways_1_physical_1 = MmuPlugin_ports_0_cache_1_1_physicalAddress_0;
8997:        _zz__zz_IBusCachedPlugin_mmuBus_rsp_ways_1_physical_2 = MmuPlugin_ports_0_cache_1_1_physicalAddress_1;
8998:        _zz_MmuPlugin_ports_0_cacheLine_valid_1 = MmuPlugin_ports_0_cache_1_0_valid;
8999:        _zz_MmuPlugin_ports_0_cacheLine_valid_2 = MmuPlugin_ports_0_cache_1_1_valid;
9000:        _zz_MmuPlugin_ports_0_cacheLine_exception = MmuPlugin_ports_0_cache_1_0_exception;
9001:        _zz_MmuPlugin_ports_0_cacheLine_exception_1 = MmuPlugin_ports_0_cache_1_1_exception;
9002:        _zz_MmuPlugin_ports_0_cacheLine_virtualAddress_0 = MmuPlugin_ports_0_cache_1_0_virtualAddress_0;
9003:        _zz_MmuPlugin_ports_0_cacheLine_virtualAddress_0_1 = MmuPlugin_ports_0_cache_1_1_virtualAddress_0;
9004:        _zz_MmuPlugin_ports_0_cacheLine_virtualAddress_1 = MmuPlugin_ports_0_cache_1_0_virtualAddress_1;
9005:        _zz_MmuPlugin_ports_0_cacheLine_virtualAddress_1_1 = MmuPlugin_ports_0_cache_1_1_virtualAddress_1;
9006:        _zz_MmuPlugin_ports_0_cacheLine_allowRead = MmuPlugin_ports_0_cache_1_0_allowRead;
9007:        _zz_MmuPlugin_ports_0_cacheLine_allowRead_1 = MmuPlugin_ports_0_cache_1_1_allowRead;
9008:        _zz_MmuPlugin_ports_0_cacheLine_allowWrite = MmuPlugin_ports_0_cache_1_0_allowWrite;
9009:        _zz_MmuPlugin_ports_0_cacheLine_allowWrite_1 = MmuPlugin_ports_0_cache_1_1_allowWrite;
9010:        _zz_MmuPlugin_ports_0_cacheLine_allowExecute = MmuPlugin_ports_0_cache_1_0_allowExecute;
9011:        _zz_MmuPlugin_ports_0_cacheLine_allowExecute_1 = MmuPlugin_ports_0_cache_1_1_allowExecute;
9012:        _zz_MmuPlugin_ports_0_cacheLine_allowUser = MmuPlugin_ports_0_cache_1_0_allowUser;
9013:        _zz_MmuPlugin_ports_0_cacheLine_allowUser_1 = MmuPlugin_ports_0_cache_1_1_allowUser;
9019:    case(MmuPlugin_ports_1_setIndexCalc)
9021:        _zz_MmuPlugin_ports_1_cacheHitsCalc = MmuPlugin_ports_1_cache_0_1_valid;
9022:        _zz_MmuPlugin_ports_1_cacheHitsCalc_1 = MmuPlugin_ports_1_cache_0_1_virtualAddress_1;
9023:        _zz_MmuPlugin_ports_1_cacheHitsCalc_2 = MmuPlugin_ports_1_cache_0_1_superPage;
9024:        _zz_MmuPlugin_ports_1_cacheHitsCalc_3 = MmuPlugin_ports_1_cache_0_1_virtualAddress_0;
9025:        _zz_MmuPlugin_ports_1_cacheHitsCalc_4 = MmuPlugin_ports_1_cache_0_0_valid;
9026:        _zz_MmuPlugin_ports_1_cacheHitsCalc_5 = MmuPlugin_ports_1_cache_0_0_virtualAddress_1;
9027:        _zz_MmuPlugin_ports_1_cacheHitsCalc_6 = MmuPlugin_ports_1_cache_0_0_superPage;
9028:        _zz_MmuPlugin_ports_1_cacheHitsCalc_7 = MmuPlugin_ports_1_cache_0_0_virtualAddress_0;
9031:        _zz_MmuPlugin_ports_1_cacheHitsCalc = MmuPlugin_ports_1_cache_1_1_valid;
9032:        _zz_MmuPlugin_ports_1_cacheHitsCalc_1 = MmuPlugin_ports_1_cache_1_1_virtualAddress_1;
9033:        _zz_MmuPlugin_ports_1_cacheHitsCalc_2 = MmuPlugin_ports_1_cache_1_1_superPage;
9034:        _zz_MmuPlugin_ports_1_cacheHitsCalc_3 = MmuPlugin_ports_1_cache_1_1_virtualAddress_0;
9035:        _zz_MmuPlugin_ports_1_cacheHitsCalc_4 = MmuPlugin_ports_1_cache_1_0_valid;
9036:        _zz_MmuPlugin_ports_1_cacheHitsCalc_5 = MmuPlugin_ports_1_cache_1_0_virtualAddress_1;
9037:        _zz_MmuPlugin_ports_1_cacheHitsCalc_6 = MmuPlugin_ports_1_cache_1_0_superPage;
9038:        _zz_MmuPlugin_ports_1_cacheHitsCalc_7 = MmuPlugin_ports_1_cache_1_0_virtualAddress_0;
9046:        _zz__zz_DBusCachedPlugin_mmuBus_rsp_ways_0_physical = MmuPlugin_ports_1_cache_0_0_superPage;
9047:        _zz__zz_DBusCachedPlugin_mmuBus_rsp_ways_0_physical_1 = MmuPlugin_ports_1_cache_0_0_physicalAddress_0;
9048:        _zz__zz_DBusCachedPlugin_mmuBus_rsp_ways_0_physical_2 = MmuPlugin_ports_1_cache_0_0_physicalAddress_1;
9049:        _zz__zz_DBusCachedPlugin_mmuBus_rsp_ways_1_physical = MmuPlugin_ports_1_cache_0_1_superPage;
9050:        _zz__zz_DBusCachedPlugin_mmuBus_rsp_ways_1_physical_1 = MmuPlugin_ports_1_cache_0_1_physicalAddress_0;
9051:        _zz__zz_DBusCachedPlugin_mmuBus_rsp_ways_1_physical_2 = MmuPlugin_ports_1_cache_0_1_physicalAddress_1;
9052:        _zz_MmuPlugin_ports_1_cacheLine_valid_1 = MmuPlugin_ports_1_cache_0_0_valid;
9053:        _zz_MmuPlugin_ports_1_cacheLine_valid_2 = MmuPlugin_ports_1_cache_0_1_valid;
9054:        _zz_MmuPlugin_ports_1_cacheLine_exception = MmuPlugin_ports_1_cache_0_0_exception;
9055:        _zz_MmuPlugin_ports_1_cacheLine_exception_1 = MmuPlugin_ports_1_cache_0_1_exception;
9056:        _zz_MmuPlugin_ports_1_cacheLine_virtualAddress_0 = MmuPlugin_ports_1_cache_0_0_virtualAddress_0;
9057:        _zz_MmuPlugin_ports_1_cacheLine_virtualAddress_0_1 = MmuPlugin_ports_1_cache_0_1_virtualAddress_0;
9058:        _zz_MmuPlugin_ports_1_cacheLine_virtualAddress_1 = MmuPlugin_ports_1_cache_0_0_virtualAddress_1;
9059:        _zz_MmuPlugin_ports_1_cacheLine_virtualAddress_1_1 = MmuPlugin_ports_1_cache_0_1_virtualAddress_1;
9060:        _zz_MmuPlugin_ports_1_cacheLine_allowRead = MmuPlugin_ports_1_cache_0_0_allowRead;
9061:        _zz_MmuPlugin_ports_1_cacheLine_allowRead_1 = MmuPlugin_ports_1_cache_0_1_allowRead;
9062:        _zz_MmuPlugin_ports_1_cacheLine_allowWrite = MmuPlugin_ports_1_cache_0_0_allowWrite;
9063:        _zz_MmuPlugin_ports_1_cacheLine_allowWrite_1 = MmuPlugin_ports_1_cache_0_1_allowWrite;
9064:        _zz_MmuPlugin_ports_1_cacheLine_allowExecute = MmuPlugin_ports_1_cache_0_0_allowExecute;
9065:        _zz_MmuPlugin_ports_1_cacheLine_allowExecute_1 = MmuPlugin_ports_1_cache_0_1_allowExecute;
9066:        _zz_MmuPlugin_ports_1_cacheLine_allowUser = MmuPlugin_ports_1_cache_0_0_allowUser;
9067:        _zz_MmuPlugin_ports_1_cacheLine_allowUser_1 = MmuPlugin_ports_1_cache_0_1_allowUser;
9070:        _zz__zz_DBusCachedPlugin_mmuBus_rsp_ways_0_physical = MmuPlugin_ports_1_cache_1_0_superPage;
9071:        _zz__zz_DBusCachedPlugin_mmuBus_rsp_ways_0_physical_1 = MmuPlugin_ports_1_cache_1_0_physicalAddress_0;
9072:        _zz__zz_DBusCachedPlugin_mmuBus_rsp_ways_0_physical_2 = MmuPlugin_ports_1_cache_1_0_physicalAddress_1;
9073:        _zz__zz_DBusCachedPlugin_mmuBus_rsp_ways_1_physical = MmuPlugin_ports_1_cache_1_1_superPage;
9074:        _zz__zz_DBusCachedPlugin_mmuBus_rsp_ways_1_physical_1 = MmuPlugin_ports_1_cache_1_1_physicalAddress_0;
9075:        _zz__zz_DBusCachedPlugin_mmuBus_rsp_ways_1_physical_2 = MmuPlugin_ports_1_cache_1_1_physicalAddress_1;
9076:        _zz_MmuPlugin_ports_1_cacheLine_valid_1 = MmuPlugin_ports_1_cache_1_0_valid;
9077:        _zz_MmuPlugin_ports_1_cacheLine_valid_2 = MmuPlugin_ports_1_cache_1_1_valid;
9078:        _zz_MmuPlugin_ports_1_cacheLine_exception = MmuPlugin_ports_1_cache_1_0_exception;
9079:        _zz_MmuPlugin_ports_1_cacheLine_exception_1 = MmuPlugin_ports_1_cache_1_1_exception;
9080:        _zz_MmuPlugin_ports_1_cacheLine_virtualAddress_0 = MmuPlugin_ports_1_cache_1_0_virtualAddress_0;
9081:        _zz_MmuPlugin_ports_1_cacheLine_virtualAddress_0_1 = MmuPlugin_ports_1_cache_1_1_virtualAddress_0;
9082:        _zz_MmuPlugin_ports_1_cacheLine_virtualAddress_1 = MmuPlugin_ports_1_cache_1_0_virtualAddress_1;
9083:        _zz_MmuPlugin_ports_1_cacheLine_virtualAddress_1_1 = MmuPlugin_ports_1_cache_1_1_virtualAddress_1;
9084:        _zz_MmuPlugin_ports_1_cacheLine_allowRead = MmuPlugin_ports_1_cache_1_0_allowRead;
9085:        _zz_MmuPlugin_ports_1_cacheLine_allowRead_1 = MmuPlugin_ports_1_cache_1_1_allowRead;
9086:        _zz_MmuPlugin_ports_1_cacheLine_allowWrite = MmuPlugin_ports_1_cache_1_0_allowWrite;
9087:        _zz_MmuPlugin_ports_1_cacheLine_allowWrite_1 = MmuPlugin_ports_1_cache_1_1_allowWrite;
9088:        _zz_MmuPlugin_ports_1_cacheLine_allowExecute = MmuPlugin_ports_1_cache_1_0_allowExecute;
9089:        _zz_MmuPlugin_ports_1_cacheLine_allowExecute_1 = MmuPlugin_ports_1_cache_1_1_allowExecute;
9090:        _zz_MmuPlugin_ports_1_cacheLine_allowUser = MmuPlugin_ports_1_cache_1_0_allowUser;
9091:        _zz_MmuPlugin_ports_1_cacheLine_allowUser_1 = MmuPlugin_ports_1_cache_1_1_allowUser;
10444:    MmuPlugin_ports_0_setIndexCalc = 1'b0;
10446:      MmuPlugin_ports_0_setIndexCalc = _zz_MmuPlugin_ports_0_setIndexCalc[0:0];
10562:    MmuPlugin_ports_1_setIndexCalc = 1'b0;
10564:      MmuPlugin_ports_1_setIndexCalc = _zz_MmuPlugin_ports_1_setIndexCalc[0:0];
10754:  assign _zz_MmuPlugin_ports_0_cache_0_0_exception = ((MmuPlugin_shared_dBusRsp_exception || ((MmuPlugin_shared_state_1 == MmuPlugin_shared_State_L1_RSP) && (MmuPlugin_shared_dBusRsp_pte_PPN0 != 10'h0))) || (! MmuPlugin_shared_dBusRsp_pte_A));
10755:  assign _zz_MmuPlugin_ports_0_cache_0_0_physicalAddress_1 = MmuPlugin_shared_dBusRsp_pte_PPN1[9 : 0];
10756:  assign _zz_MmuPlugin_ports_0_cache_0_0_allowWrite = (MmuPlugin_shared_dBusRsp_pte_W && MmuPlugin_shared_dBusRsp_pte_D);
10757:  assign _zz_MmuPlugin_ports_0_cache_0_0_superPage = (MmuPlugin_shared_state_1 == MmuPlugin_shared_State_L1_RSP);
10759:  assign _zz_MmuPlugin_ports_0_cache_0_1_exception = ((MmuPlugin_shared_dBusRsp_exception || ((MmuPlugin_shared_state_1 == MmuPlugin_shared_State_L1_RSP) && (MmuPlugin_shared_dBusRsp_pte_PPN0 != 10'h0))) || (! MmuPlugin_shared_dBusRsp_pte_A));
10760:  assign _zz_MmuPlugin_ports_0_cache_0_1_physicalAddress_1 = MmuPlugin_shared_dBusRsp_pte_PPN1[9 : 0];
10761:  assign _zz_MmuPlugin_ports_0_cache_0_1_allowWrite = (MmuPlugin_shared_dBusRsp_pte_W && MmuPlugin_shared_dBusRsp_pte_D);
10762:  assign _zz_MmuPlugin_ports_0_cache_0_1_superPage = (MmuPlugin_shared_state_1 == MmuPlugin_shared_State_L1_RSP);
10781:  assign _zz_MmuPlugin_ports_1_cache_0_0_exception = ((MmuPlugin_shared_dBusRsp_exception || ((MmuPlugin_shared_state_1 == MmuPlugin_shared_State_L1_RSP) && (MmuPlugin_shared_dBusRsp_pte_PPN0 != 10'h0))) || (! MmuPlugin_shared_dBusRsp_pte_A));
10782:  assign _zz_MmuPlugin_ports_1_cache_0_0_physicalAddress_1 = MmuPlugin_shared_dBusRsp_pte_PPN1[9 : 0];
10783:  assign _zz_MmuPlugin_ports_1_cache_0_0_allowWrite = (MmuPlugin_shared_dBusRsp_pte_W && MmuPlugin_shared_dBusRsp_pte_D);
10784:  assign _zz_MmuPlugin_ports_1_cache_0_0_superPage = (MmuPlugin_shared_state_1 == MmuPlugin_shared_State_L1_RSP);
10786:  assign _zz_MmuPlugin_ports_1_cache_0_1_exception = ((MmuPlugin_shared_dBusRsp_exception || ((MmuPlugin_shared_state_1 == MmuPlugin_shared_State_L1_RSP) && (MmuPlugin_shared_dBusRsp_pte_PPN0 != 10'h0))) || (! MmuPlugin_shared_dBusRsp_pte_A));
10787:  assign _zz_MmuPlugin_ports_1_cache_0_1_physicalAddress_1 = MmuPlugin_shared_dBusRsp_pte_PPN1[9 : 0];
10788:  assign _zz_MmuPlugin_ports_1_cache_0_1_allowWrite = (MmuPlugin_shared_dBusRsp_pte_W && MmuPlugin_shared_dBusRsp_pte_D);
10789:  assign _zz_MmuPlugin_ports_1_cache_0_1_superPage = (MmuPlugin_shared_state_1 == MmuPlugin_shared_State_L1_RSP);
12882:      MmuPlugin_ports_0_cache_0_0_valid <= 1'b0;
12883:      MmuPlugin_ports_0_cache_0_1_valid <= 1'b0;
12884:      MmuPlugin_ports_0_cache_1_0_valid <= 1'b0;
12885:      MmuPlugin_ports_0_cache_1_1_valid <= 1'b0;
12891:      MmuPlugin_ports_1_cache_0_0_valid <= 1'b0;
12892:      MmuPlugin_ports_1_cache_0_1_valid <= 1'b0;
12893:      MmuPlugin_ports_1_cache_1_0_valid <= 1'b0;
12894:      MmuPlugin_ports_1_cache_1_1_valid <= 1'b0;
12988:          MmuPlugin_ports_0_cache_1_0_valid <= 1'b0;
12989:          MmuPlugin_ports_0_cache_1_1_valid <= 1'b0;
12997:          MmuPlugin_ports_0_cache_1_0_valid <= 1'b0;
12998:          MmuPlugin_ports_0_cache_1_1_valid <= 1'b0;
13004:          MmuPlugin_ports_0_cache_1_0_valid <= 1'b0;
13005:          MmuPlugin_ports_0_cache_1_1_valid <= 1'b0;
13010:        if(MmuPlugin_ports_0_cache_0_0_exception) begin
13011:          MmuPlugin_ports_0_cache_0_0_valid <= 1'b0;
13013:        if(MmuPlugin_ports_0_cache_0_1_exception) begin
13014:          MmuPlugin_ports_0_cache_0_1_valid <= 1'b0;
13016:        if(MmuPlugin_ports_0_cache_1_0_exception) begin
13017:          MmuPlugin_ports_0_cache_1_0_valid <= 1'b0;
13019:        if(MmuPlugin_ports_0_cache_1_1_exception) begin
13020:          MmuPlugin_ports_0_cache_1_1_valid <= 1'b0;
13030:          MmuPlugin_ports_1_cache_1_0_valid <= 1'b0;
13031:          MmuPlugin_ports_1_cache_1_1_valid <= 1'b0;
13038:          MmuPlugin_ports_1_cache_1_0_valid <= 1'b0;
13039:          MmuPlugin_ports_1_cache_1_1_valid <= 1'b0;
13044:          MmuPlugin_ports_1_cache_1_0_valid <= 1'b0;
13045:          MmuPlugin_ports_1_cache_1_1_valid <= 1'b0;
13049:        if(MmuPlugin_ports_1_cache_0_0_exception) begin
13050:          MmuPlugin_ports_1_cache_0_0_valid <= 1'b0;
13052:        if(MmuPlugin_ports_1_cache_0_1_exception) begin
13053:          MmuPlugin_ports_1_cache_0_1_valid <= 1'b0;
13055:        if(MmuPlugin_ports_1_cache_1_0_exception) begin
13056:          MmuPlugin_ports_1_cache_1_0_valid <= 1'b0;
13058:        if(MmuPlugin_ports_1_cache_1_1_exception) begin
13059:          MmuPlugin_ports_1_cache_1_1_valid <= 1'b0;
13111:              MmuPlugin_ports_0_cache_0_0_valid <= 1'b1;
13114:              MmuPlugin_ports_0_cache_1_0_valid <= 1'b1;
13119:              MmuPlugin_ports_0_cache_0_1_valid <= 1'b1;
13122:              MmuPlugin_ports_0_cache_1_1_valid <= 1'b1;
13136:              MmuPlugin_ports_1_cache_0_0_valid <= 1'b1;
13139:              MmuPlugin_ports_1_cache_1_0_valid <= 1'b1;
13144:              MmuPlugin_ports_1_cache_0_1_valid <= 1'b1;
13147:              MmuPlugin_ports_1_cache_1_1_valid <= 1'b1;
13153:        MmuPlugin_ports_0_cache_0_0_valid <= 1'b0;
13154:        MmuPlugin_ports_0_cache_0_1_valid <= 1'b0;
13155:        MmuPlugin_ports_0_cache_1_0_valid <= 1'b0;
13156:        MmuPlugin_ports_0_cache_1_1_valid <= 1'b0;
13157:        MmuPlugin_ports_1_cache_0_0_valid <= 1'b0;
13158:        MmuPlugin_ports_1_cache_0_1_valid <= 1'b0;
13159:        MmuPlugin_ports_1_cache_1_0_valid <= 1'b0;
13160:        MmuPlugin_ports_1_cache_1_1_valid <= 1'b0;
13163:        MmuPlugin_ports_0_cache_0_0_valid <= 1'b0;
13164:        MmuPlugin_ports_0_cache_0_1_valid <= 1'b0;
13165:        MmuPlugin_ports_0_cache_1_0_valid <= 1'b0;
13166:        MmuPlugin_ports_0_cache_1_1_valid <= 1'b0;
13167:        MmuPlugin_ports_1_cache_0_0_valid <= 1'b0;
13168:        MmuPlugin_ports_1_cache_0_1_valid <= 1'b0;
13169:        MmuPlugin_ports_1_cache_1_0_valid <= 1'b0;
13170:        MmuPlugin_ports_1_cache_1_1_valid <= 1'b0;
13485:          MmuPlugin_ports_0_cache_0_0_valid <= 1'b0;
13486:          MmuPlugin_ports_0_cache_0_1_valid <= 1'b0;
13487:          MmuPlugin_ports_0_cache_1_0_valid <= 1'b0;
13488:          MmuPlugin_ports_0_cache_1_1_valid <= 1'b0;
13489:          MmuPlugin_ports_1_cache_0_0_valid <= 1'b0;
13490:          MmuPlugin_ports_1_cache_0_1_valid <= 1'b0;
13491:          MmuPlugin_ports_1_cache_1_0_valid <= 1'b0;
13492:          MmuPlugin_ports_1_cache_1_1_valid <= 1'b0;
13587:      MmuPlugin_ports_0_setIndex <= MmuPlugin_ports_0_setIndexCalc;
13596:      MmuPlugin_ports_1_setIndex <= MmuPlugin_ports_1_setIndexCalc;
13635:            MmuPlugin_ports_0_cache_0_0_exception <= _zz_MmuPlugin_ports_0_cache_0_0_exception;
13638:            MmuPlugin_ports_0_cache_1_0_exception <= _zz_MmuPlugin_ports_0_cache_0_0_exception;
13641:            MmuPlugin_ports_0_cache_0_0_virtualAddress_0 <= MmuPlugin_shared_vpn_0;
13644:            MmuPlugin_ports_0_cache_1_0_virtualAddress_0 <= MmuPlugin_shared_vpn_0;
13647:            MmuPlugin_ports_0_cache_0_0_virtualAddress_1 <= MmuPlugin_shared_vpn_1;
13650:            MmuPlugin_ports_0_cache_1_0_virtualAddress_1 <= MmuPlugin_shared_vpn_1;
13653:            MmuPlugin_ports_0_cache_0_0_physicalAddress_0 <= MmuPlugin_shared_dBusRsp_pte_PPN0;
13656:            MmuPlugin_ports_0_cache_1_0_physicalAddress_0 <= MmuPlugin_shared_dBusRsp_pte_PPN0;
13659:            MmuPlugin_ports_0_cache_0_0_physicalAddress_1 <= _zz_MmuPlugin_ports_0_cache_0_0_physicalAddress_1;
13662:            MmuPlugin_ports_0_cache_1_0_physicalAddress_1 <= _zz_MmuPlugin_ports_0_cache_0_0_physicalAddress_1;
13665:            MmuPlugin_ports_0_cache_0_0_allowRead <= MmuPlugin_shared_dBusRsp_pte_R;
13668:            MmuPlugin_ports_0_cache_1_0_allowRead <= MmuPlugin_shared_dBusRsp_pte_R;
13671:            MmuPlugin_ports_0_cache_0_0_allowWrite <= _zz_MmuPlugin_ports_0_cache_0_0_allowWrite;
13674:            MmuPlugin_ports_0_cache_1_0_allowWrite <= _zz_MmuPlugin_ports_0_cache_0_0_allowWrite;
13677:            MmuPlugin_ports_0_cache_0_0_allowExecute <= MmuPlugin_shared_dBusRsp_pte_X;
13680:            MmuPlugin_ports_0_cache_1_0_allowExecute <= MmuPlugin_shared_dBusRsp_pte_X;
13683:            MmuPlugin_ports_0_cache_0_0_allowUser <= MmuPlugin_shared_dBusRsp_pte_U;
13686:            MmuPlugin_ports_0_cache_1_0_allowUser <= MmuPlugin_shared_dBusRsp_pte_U;
13689:            MmuPlugin_ports_0_cache_0_0_superPage <= _zz_MmuPlugin_ports_0_cache_0_0_superPage;
13692:            MmuPlugin_ports_0_cache_1_0_superPage <= _zz_MmuPlugin_ports_0_cache_0_0_superPage;
13697:            MmuPlugin_ports_0_cache_0_1_exception <= _zz_MmuPlugin_ports_0_cache_0_1_exception;
13700:            MmuPlugin_ports_0_cache_1_1_exception <= _zz_MmuPlugin_ports_0_cache_0_1_exception;
13703:            MmuPlugin_ports_0_cache_0_1_virtualAddress_0 <= MmuPlugin_shared_vpn_0;
13706:            MmuPlugin_ports_0_cache_1_1_virtualAddress_0 <= MmuPlugin_shared_vpn_0;
13709:            MmuPlugin_ports_0_cache_0_1_virtualAddress_1 <= MmuPlugin_shared_vpn_1;
13712:            MmuPlugin_ports_0_cache_1_1_virtualAddress_1 <= MmuPlugin_shared_vpn_1;
13715:            MmuPlugin_ports_0_cache_0_1_physicalAddress_0 <= MmuPlugin_shared_dBusRsp_pte_PPN0;
13718:            MmuPlugin_ports_0_cache_1_1_physicalAddress_0 <= MmuPlugin_shared_dBusRsp_pte_PPN0;
13721:            MmuPlugin_ports_0_cache_0_1_physicalAddress_1 <= _zz_MmuPlugin_ports_0_cache_0_1_physicalAddress_1;
13724:            MmuPlugin_ports_0_cache_1_1_physicalAddress_1 <= _zz_MmuPlugin_ports_0_cache_0_1_physicalAddress_1;
13727:            MmuPlugin_ports_0_cache_0_1_allowRead <= MmuPlugin_shared_dBusRsp_pte_R;
13730:            MmuPlugin_ports_0_cache_1_1_allowRead <= MmuPlugin_shared_dBusRsp_pte_R;
13733:            MmuPlugin_ports_0_cache_0_1_allowWrite <= _zz_MmuPlugin_ports_0_cache_0_1_allowWrite;
13736:            MmuPlugin_ports_0_cache_1_1_allowWrite <= _zz_MmuPlugin_ports_0_cache_0_1_allowWrite;
13739:            MmuPlugin_ports_0_cache_0_1_allowExecute <= MmuPlugin_shared_dBusRsp_pte_X;
13742:            MmuPlugin_ports_0_cache_1_1_allowExecute <= MmuPlugin_shared_dBusRsp_pte_X;
13745:            MmuPlugin_ports_0_cache_0_1_allowUser <= MmuPlugin_shared_dBusRsp_pte_U;
13748:            MmuPlugin_ports_0_cache_1_1_allowUser <= MmuPlugin_shared_dBusRsp_pte_U;
13751:            MmuPlugin_ports_0_cache_0_1_superPage <= _zz_MmuPlugin_ports_0_cache_0_1_superPage;
13754:            MmuPlugin_ports_0_cache_1_1_superPage <= _zz_MmuPlugin_ports_0_cache_0_1_superPage;
13761:            MmuPlugin_ports_1_cache_0_0_exception <= _zz_MmuPlugin_ports_1_cache_0_0_exception;
13764:            MmuPlugin_ports_1_cache_1_0_exception <= _zz_MmuPlugin_ports_1_cache_0_0_exception;
13767:            MmuPlugin_ports_1_cache_0_0_virtualAddress_0 <= MmuPlugin_shared_vpn_0;
13770:            MmuPlugin_ports_1_cache_1_0_virtualAddress_0 <= MmuPlugin_shared_vpn_0;
13773:            MmuPlugin_ports_1_cache_0_0_virtualAddress_1 <= MmuPlugin_shared_vpn_1;
13776:            MmuPlugin_ports_1_cache_1_0_virtualAddress_1 <= MmuPlugin_shared_vpn_1;
13779:            MmuPlugin_ports_1_cache_0_0_physicalAddress_0 <= MmuPlugin_shared_dBusRsp_pte_PPN0;
13782:            MmuPlugin_ports_1_cache_1_0_physicalAddress_0 <= MmuPlugin_shared_dBusRsp_pte_PPN0;
13785:            MmuPlugin_ports_1_cache_0_0_physicalAddress_1 <= _zz_MmuPlugin_ports_1_cache_0_0_physicalAddress_1;
13788:            MmuPlugin_ports_1_cache_1_0_physicalAddress_1 <= _zz_MmuPlugin_ports_1_cache_0_0_physicalAddress_1;
13791:            MmuPlugin_ports_1_cache_0_0_allowRead <= MmuPlugin_shared_dBusRsp_pte_R;
13794:            MmuPlugin_ports_1_cache_1_0_allowRead <= MmuPlugin_shared_dBusRsp_pte_R;
13797:            MmuPlugin_ports_1_cache_0_0_allowWrite <= _zz_MmuPlugin_ports_1_cache_0_0_allowWrite;
13800:            MmuPlugin_ports_1_cache_1_0_allowWrite <= _zz_MmuPlugin_ports_1_cache_0_0_allowWrite;
13803:            MmuPlugin_ports_1_cache_0_0_allowExecute <= MmuPlugin_shared_dBusRsp_pte_X;
13806:            MmuPlugin_ports_1_cache_1_0_allowExecute <= MmuPlugin_shared_dBusRsp_pte_X;
13809:            MmuPlugin_ports_1_cache_0_0_allowUser <= MmuPlugin_shared_dBusRsp_pte_U;
13812:            MmuPlugin_ports_1_cache_1_0_allowUser <= MmuPlugin_shared_dBusRsp_pte_U;
13815:            MmuPlugin_ports_1_cache_0_0_superPage <= _zz_MmuPlugin_ports_1_cache_0_0_superPage;
13818:            MmuPlugin_ports_1_cache_1_0_superPage <= _zz_MmuPlugin_ports_1_cache_0_0_superPage;
13823:            MmuPlugin_ports_1_cache_0_1_exception <= _zz_MmuPlugin_ports_1_cache_0_1_exception;
13826:            MmuPlugin_ports_1_cache_1_1_exception <= _zz_MmuPlugin_ports_1_cache_0_1_exception;
13829:            MmuPlugin_ports_1_cache_0_1_virtualAddress_0 <= MmuPlugin_shared_vpn_0;
13832:            MmuPlugin_ports_1_cache_1_1_virtualAddress_0 <= MmuPlugin_shared_vpn_0;
13835:            MmuPlugin_ports_1_cache_0_1_virtualAddress_1 <= MmuPlugin_shared_vpn_1;
13838:            MmuPlugin_ports_1_cache_1_1_virtualAddress_1 <= MmuPlugin_shared_vpn_1;
13841:            MmuPlugin_ports_1_cache_0_1_physicalAddress_0 <= MmuPlugin_shared_dBusRsp_pte_PPN0;
13844:            MmuPlugin_ports_1_cache_1_1_physicalAddress_0 <= MmuPlugin_shared_dBusRsp_pte_PPN0;
13847:            MmuPlugin_ports_1_cache_0_1_physicalAddress_1 <= _zz_MmuPlugin_ports_1_cache_0_1_physicalAddress_1;
13850:            MmuPlugin_ports_1_cache_1_1_physicalAddress_1 <= _zz_MmuPlugin_ports_1_cache_0_1_physicalAddress_1;
13853:            MmuPlugin_ports_1_cache_0_1_allowRead <= MmuPlugin_shared_dBusRsp_pte_R;
13856:            MmuPlugin_ports_1_cache_1_1_allowRead <= MmuPlugin_shared_dBusRsp_pte_R;
13859:            MmuPlugin_ports_1_cache_0_1_allowWrite <= _zz_MmuPlugin_ports_1_cache_0_1_allowWrite;
13862:            MmuPlugin_ports_1_cache_1_1_allowWrite <= _zz_MmuPlugin_ports_1_cache_0_1_allowWrite;
13865:            MmuPlugin_ports_1_cache_0_1_allowExecute <= MmuPlugin_shared_dBusRsp_pte_X;
13868:            MmuPlugin_ports_1_cache_1_1_allowExecute <= MmuPlugin_shared_dBusRsp_pte_X;
13871:            MmuPlugin_ports_1_cache_0_1_allowUser <= MmuPlugin_shared_dBusRsp_pte_U;
13874:            MmuPlugin_ports_1_cache_1_1_allowUser <= MmuPlugin_shared_dBusRsp_pte_U;
13877:            MmuPlugin_ports_1_cache_0_1_superPage <= _zz_MmuPlugin_ports_1_cache_0_1_superPage;
13880:            MmuPlugin_ports_1_cache_1_1_superPage <= _zz_MmuPlugin_ports_1_cache_0_1_superPage;
```