

================================================================
== Vitis HLS Report for 'RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP'
================================================================
* Date:           Mon Mar 18 18:56:08 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.991 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_LAYER_NEURONS_LOOP  |       33|       33|         4|          2|          1|    16|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     90|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     87|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      35|    177|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_132_p2    |         +|   0|  0|  13|           5|           1|
    |newFirst10_fu_174_p2  |         +|   0|  0|  15|           8|           8|
    |newFirst12_fu_180_p2  |         +|   0|  0|   8|           8|           8|
    |newFirst_fu_169_p2    |         +|   0|  0|  15|           8|           8|
    |newSecond_fu_186_p2   |         -|   0|  0|   8|           8|           8|
    |icmp_ln51_fu_126_p2   |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln57_fu_192_p2   |      icmp|   0|  0|  15|           8|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  90|          51|          46|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |NEURONS_MEMBRANE_address0         |  14|          3|    6|         18|
    |NEURONS_MEMBRANE_d0               |  14|          3|    8|         24|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_neurons_index_1  |   9|          2|    5|         10|
    |neurons_index_fu_58               |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  87|         19|   28|         71|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |NEURONS_MEMBRANE_addr_reg_233                |  5|   0|    6|          1|
    |NEURONS_MEMBRANE_addr_reg_233_pp0_iter1_reg  |  5|   0|    6|          1|
    |ap_CS_fsm                                    |  2|   0|    2|          0|
    |ap_done_reg                                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |  1|   0|    1|          0|
    |icmp_ln51_reg_224                            |  1|   0|    1|          0|
    |icmp_ln57_reg_245                            |  1|   0|    1|          0|
    |neurons_index_cast_reg_228                   |  5|   0|   64|         59|
    |neurons_index_fu_58                          |  5|   0|    5|          0|
    |newSecond_reg_239                            |  8|   0|    8|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        | 35|   0|   96|         61|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP|  return value|
|input_list_0_1_reload      |   in|    8|     ap_none|                  input_list_0_1_reload|        scalar|
|input_list_1_1_reload      |   in|    6|     ap_none|                  input_list_1_1_reload|        scalar|
|input_list_2_1_reload      |   in|    7|     ap_none|                  input_list_2_1_reload|        scalar|
|input_list_3_1_reload      |   in|    7|     ap_none|                  input_list_3_1_reload|        scalar|
|NEURONS_MEMBRANE_address0  |  out|    6|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_we0       |  out|    1|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_d0        |  out|    8|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_address1  |  out|    6|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce1       |  out|    1|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q1        |   in|    8|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_STATE_address0     |  out|    6|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_STATE_ce0          |  out|    1|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_STATE_we0          |  out|    1|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_STATE_d0           |  out|    1|   ap_memory|                          NEURONS_STATE|         array|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

