{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port C1_SYS_CLK -pg 1 -lvl 0 -x -90 -y 390 -defaultsOSRD
preplace port M_AXI_LITE_TO_HLS_PR_NORTH -pg 1 -lvl 6 -x 3750 -y 1510 -defaultsOSRD
preplace port M_AXI_MM_TO_HLS_PR_NORTH -pg 1 -lvl 6 -x 3750 -y 2110 -defaultsOSRD
preplace port S_AXI_MM_FROM_HLS_PR_NORTH -pg 1 -lvl 0 -x -90 -y 1460 -defaultsOSRD
preplace port c1_ddr4 -pg 1 -lvl 6 -x 3750 -y 360 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 6 -x 3750 -y 2200 -defaultsOSRD
preplace port DDR4_sys_rst -pg 1 -lvl 0 -x -90 -y 470 -defaultsOSRD
preplace port c1_init_calib_complete -pg 1 -lvl 6 -x 3750 -y 380 -defaultsOSRD
preplace port clk_out_125M -pg 1 -lvl 6 -x 3750 -y 740 -defaultsOSRD
preplace port clk_out_250M -pg 1 -lvl 6 -x 3750 -y 2180 -defaultsOSRD
preplace port clk_out_PROG -pg 1 -lvl 6 -x 3750 -y 220 -defaultsOSRD
preplace port clk_out_PROG_locked -pg 1 -lvl 6 -x 3750 -y 240 -defaultsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x -90 -y 2180 -defaultsOSRD
preplace port sys_clk_gt -pg 1 -lvl 0 -x -90 -y 2200 -defaultsOSRD
preplace port sys_rst_n -pg 1 -lvl 0 -x -90 -y 2220 -defaultsOSRD
preplace portBus axi_reset_n_out -pg 1 -lvl 6 -x 3750 -y 2220 -defaultsOSRD
preplace portBus ker_active_count_L -pg 1 -lvl 0 -x -90 -y 1670 -defaultsOSRD
preplace portBus ker_active_count_U -pg 1 -lvl 0 -x -90 -y 1690 -defaultsOSRD
preplace portBus status_gpio_in -pg 1 -lvl 0 -x -90 -y 1880 -defaultsOSRD
preplace inst FROM_SH_AXI_LITE_NORTH -pg 1 -lvl 4 -x 3230 -y 1510 -defaultsOSRD
preplace inst FROM_SH_AXI_MM_NORTH -pg 1 -lvl 4 -x 3230 -y 2110 -defaultsOSRD
preplace inst TO_SH_AXI_MM_NORTH -pg 1 -lvl 2 -x 480 -y 1490 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 3230 -y 80 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -x 3600 -y 80 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 3230 -y 1150 -defaultsOSRD
preplace inst axi_gpio_KER_ACTIVE_COUNT -pg 1 -lvl 4 -x 3230 -y 1310 -defaultsOSRD
preplace inst axi_gpio_status -pg 1 -lvl 4 -x 3230 -y 1960 -defaultsOSRD
preplace inst axi_hwicap_0 -pg 1 -lvl 4 -x 3230 -y 980 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 2750 -y 1550 -defaultsOSRD
preplace inst axi_pcie3_0_axi_periph -pg 1 -lvl 3 -x 2750 -y 1170 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 3230 -y 810 -defaultsOSRD
preplace inst clk_wiz_PROG -pg 1 -lvl 4 -x 3230 -y 230 -defaultsOSRD
preplace inst ddr4_1 -pg 1 -lvl 4 -x 3230 -y 430 -defaultsOSRD
preplace inst rst_125M -pg 1 -lvl 4 -x 3230 -y 2300 -defaultsOSRD
preplace inst rst_ddr4_0_300M -pg 1 -lvl 2 -x 480 -y 680 -defaultsOSRD
preplace inst system_ila_AXIL -pg 1 -lvl 3 -x 2750 -y 1970 -defaultsOSRD
preplace inst system_ila_AXI_MM -pg 1 -lvl 4 -x 3230 -y 660 -defaultsOSRD
preplace inst system_management_wiz_0 -pg 1 -lvl 4 -x 3230 -y 1720 -defaultsOSRD
preplace inst xDMA_SUBSYS -pg 1 -lvl 2 -x 480 -y 2300 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 100 -y 2280 -defaultsOSRD
preplace inst xDMA_SUBSYS|pcie4_uscale_plus_0 -pg 1 -lvl 1 -x 650 -y 2410 -defaultsOSRD
preplace inst xDMA_SUBSYS|xdma_0 -pg 1 -lvl 2 -x 1180 -y 2400 -defaultsOSRD
preplace inst xDMA_SUBSYS|xlconstant_0 -pg 1 -lvl 1 -x 650 -y 2670 -defaultsOSRD
preplace netloc axi_pcie3_0_axi_aclk 1 1 5 210 1570 1640 2140 2910 2190 3450J 2180 NJ
preplace netloc axi_pcie3_0_axi_aresetn 1 1 3 220 1580 1650 2100 2900
preplace netloc clk_wiz_0_clk_out_125M 1 2 4 1660 880 2970 1400 3470 740 NJ
preplace netloc clk_wiz_0_clk_out_62_5M 1 3 2 2990 880 3440
preplace netloc clk_wiz_1_clk_out1 1 4 2 NJ 220 NJ
preplace netloc clk_wiz_PROG_locked 1 4 2 NJ 240 NJ
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 1 4 230 580 1620 580 2990 560 3470
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 1 4 220 570 NJ 570 NJ 570 3460
preplace netloc ddr4_1_addn_ui_clkout1 1 3 2 2990 740 3440
preplace netloc ddr4_1_c0_init_calib_complete 1 4 2 NJ 380 NJ
preplace netloc gpio2_io_i_0_1 1 0 5 -60J 1880 NJ 1880 NJ 1880 NJ 1880 3440
preplace netloc gpio_io_i_0_1 1 0 5 NJ 1670 NJ 1670 NJ 1670 2980J 1420 3450
preplace netloc gpio_io_i_0_2 1 0 5 -70J 1870 NJ 1870 NJ 1870 NJ 1870 3430
preplace netloc rst_ddr4_0_300M1_peripheral_aresetn 1 2 4 1670 890 2940 2400 3450 2220 NJ
preplace netloc rst_ddr4_0_300M_peripheral_aresetn 1 2 2 1630 680 2980
preplace netloc sys_clk_1 1 0 2 NJ 2180 220J
preplace netloc sys_clk_gt_1 1 0 2 NJ 2200 190J
preplace netloc sys_rst_1 1 0 4 NJ 470 NJ 470 NJ 470 NJ
preplace netloc sys_rst_n_1 1 0 2 NJ 2220 180J
preplace netloc xdma_0_user_lnk_up 1 2 2 NJ 2800 2980
preplace netloc xlconstant_0_dout 1 1 3 200 870 NJ 870 2980
preplace netloc xlslice_0_Dout 1 1 4 230 1680 NJ 1680 2990 1410 3460
preplace netloc C0_SYS_CLK_1 1 0 4 NJ 390 NJ 390 NJ 390 NJ
preplace netloc FROM_SH_AXI_LITE_rp_AXI_LITE_TO_HLS_PR_0 1 4 2 NJ 1510 NJ
preplace netloc M_AXI_MM_FROM_HLS_PR_0_1 1 0 2 NJ 1460 NJ
preplace netloc S00_AXI_1 1 2 1 1610 950n
preplace netloc S00_AXI_2 1 2 1 N 1490
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 70
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 N 90
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 2950 430n
preplace netloc axi_pcie3_0_axi_periph_M00_AXI 1 3 1 2920 410n
preplace netloc axi_pcie3_0_axi_periph_M01_AXI 1 3 1 2960 1110n
preplace netloc axi_pcie3_0_axi_periph_M02_AXI 1 3 1 N 1130
preplace netloc axi_pcie3_0_axi_periph_M03_AXI 1 3 1 2930 940n
preplace netloc axi_pcie3_0_axi_periph_M04_AXI 1 3 1 2910 200n
preplace netloc axi_pcie3_0_axi_periph_M05_AXI 1 3 1 2900 60n
preplace netloc axi_pcie3_0_axi_periph_M06_AXI 1 3 1 2910 1210n
preplace netloc axi_pcie3_0_axi_periph_M07_AXI 1 3 1 2920 1230n
preplace netloc axi_pcie3_0_axi_periph_M08_AXI 1 3 1 2900 1250n
preplace netloc axi_register_slice_2_M_AXI 1 4 2 NJ 2110 NJ
preplace netloc ddr4_0_C0_DDR4 1 4 2 NJ 360 NJ
preplace netloc xdma_0_M_AXI 1 2 2 1620 2080 NJ
preplace netloc xdma_0_pcie_mgt 1 2 4 1670J 2200 NJ 2200 NJ 2200 NJ
preplace netloc xDMA_SUBSYS|axi_pcie3_0_axi_aclk 1 2 1 1460 2450n
preplace netloc xDMA_SUBSYS|axi_pcie3_0_axi_aresetn 1 2 1 1450 2470n
preplace netloc xDMA_SUBSYS|pcie4_uscale_plus_0_phy_rdy_out 1 1 1 920 2480n
preplace netloc xDMA_SUBSYS|pcie4_uscale_plus_0_user_clk 1 1 1 860 2460n
preplace netloc xDMA_SUBSYS|pcie4_uscale_plus_0_user_reset 1 1 1 850 2480n
preplace netloc xDMA_SUBSYS|sys_clk_1 1 0 1 N 2440
preplace netloc xDMA_SUBSYS|sys_clk_gt_1 1 0 1 N 2460
preplace netloc xDMA_SUBSYS|sys_rst_n_1 1 0 2 390 2230 930
preplace netloc xDMA_SUBSYS|xdma_0_user_lnk_up 1 1 2 930 2800 NJ
preplace netloc xDMA_SUBSYS|xlconstant_0_dout 1 0 2 400J 2240 920
preplace netloc xDMA_SUBSYS|xlconstant_0_dout1 1 1 1 910J 2440n
preplace netloc xDMA_SUBSYS|S00_AXI_1 1 2 1 N 2330
preplace netloc xDMA_SUBSYS|pcie4_uscale_plus_0_m_axis_cq 1 1 1 850 2280n
preplace netloc xDMA_SUBSYS|pcie4_uscale_plus_0_m_axis_rc 1 1 1 860 2300n
preplace netloc xDMA_SUBSYS|pcie4_uscale_plus_0_pcie4_cfg_fc 1 1 1 890 2360n
preplace netloc xDMA_SUBSYS|pcie4_uscale_plus_0_pcie4_cfg_mesg_rcvd 1 1 1 900 2340n
preplace netloc xDMA_SUBSYS|pcie4_uscale_plus_0_pcie4_cfg_mesg_tx 1 1 1 870 2320n
preplace netloc xDMA_SUBSYS|pcie4_uscale_plus_0_pcie4_cfg_status 1 1 1 910 2360n
preplace netloc xDMA_SUBSYS|xdma_0_M_AXI 1 2 1 N 2290
preplace netloc xDMA_SUBSYS|xdma_0_pcie4_cfg_control 1 0 3 450 2580 NJ 2580 1420
preplace netloc xDMA_SUBSYS|xdma_0_pcie4_cfg_external_msix 1 0 3 430 2590 NJ 2590 1410
preplace netloc xDMA_SUBSYS|xdma_0_pcie4_cfg_interrupt 1 0 3 440 2600 NJ 2600 1400
preplace netloc xDMA_SUBSYS|xdma_0_pcie_mgt 1 1 2 880 2740 NJ
preplace netloc xDMA_SUBSYS|xdma_0_s_axis_cc 1 0 3 410 2730 NJ 2730 1440
preplace netloc xDMA_SUBSYS|xdma_0_s_axis_rq 1 0 3 420 2610 NJ 2610 1430
levelinfo -pg 1 -90 100 480 2750 3230 3600 3750
levelinfo -hier xDMA_SUBSYS * 650 1180 *
pagesize -pg 1 -db -bbox -sgen -380 0 4030 2830
pagesize -hier xDMA_SUBSYS -db -bbox -sgen 360 2220 1490 2810
"
}

