
map -a "MachXO2" -p LCMXO2-2000HC -t TQFP100 -s 6 -oc Commercial   "ber_test_impl1.ngd" -o "ber_test_impl1_map.ncd" -pr "ber_test_impl1.prf" -mp "ber_test_impl1.mrp" -lpf "/home/apurvan/GSoC/final_Eval/usb_plug_mod_ber/MachXO2/proj/impl1/ber_test_impl1.lpf" -lpf "/home/apurvan/GSoC/final_Eval/usb_plug_mod_ber/MachXO2/src/machxo2.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: ber_test_impl1.ngd
   Picdevice="LCMXO2-2000HC"

   Pictype="TQFP100"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-2000HCTQFP100, Performance used: 6.

Loading device for application map from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="FT601_RXF_N"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="deser_inst/ddrx4_inst/rx_reset"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="FT601_RXF_N"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_0_7"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_1_6"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_2_5"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_3_4"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_4_3"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_5_2"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_6_1"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="cdc_fifo_inst/async_fifo_7_0"  />



Design Summary:
   Number of registers:    387 out of  2352 (16%)
      PFU registers:          387 out of  2112 (18%)
      PIO registers:            0 out of   240 (0%)
   Number of SLICEs:       320 out of  1056 (30%)
      SLICEs as Logic/ROM:    320 out of  1056 (30%)
      SLICEs as RAM:            0 out of   792 (0%)
      SLICEs as Carry:         33 out of  1056 (3%)
   Number of LUT4s:        634 out of  2112 (30%)
      Number used as logic LUTs:        568
      Number used as distributed RAM:     0
      Number used as ripple logic:       66
      Number used as shift registers:     0
   Number of PIO sites used: 56 + 4(JTAG) out of 80 (75%)
      Number of PIO sites used for single ended IOs: 48
      Number of PIO sites used for differential IOs: 12 (represented by 6 PIO comps in NCD)
   Number of IDDR/ODDR/TDDR cells used: 5 out of 240 (2%)
      Number of IDDR cells:   5
      Number of ODDR cells:   0
      Number of TDDR cells:   0
   Number of PIO using at least one IDDR/ODDR/TDDR: 5 (5 differential)
      Number of PIO using IDDR only:        5 (5 differential)
      Number of PIO using ODDR only:        0 (0 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        0 (0 differential)
      Number of PIO using IDDR/ODDR/TDDR:   0 (0 differential)
   Number of block RAMs:  8 out of 8 (100%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  1 out of 2 (50%)
   Number of CLKDIVC:  1 out of 4 (25%)
   Number of ECLKSYNCA:  1 out of 4 (25%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  6
     Net clk_int: 12 loads, 12 rising, 0 falling (Driver: oscinst0 )
     Net sclk: 239 loads, 199 rising, 40 falling (Driver: deser_inst/ddrx4_inst/Inst7_CLKDIVC )
     Net buf_clk: 1 loads, 1 rising, 0 falling (Driver: PIO CLK_LANE )
     Net FT601_CLK_c: 9 loads, 9 rising, 0 falling (Driver: PIO FT601_CLK )
     Net deser_inst/ddrx4_inst/eclko: 7 loads, 7 rising, 0 falling (Driver: deser_inst/ddrx4_inst/Inst6_ECLKSYNCA )
     Net deser_inst/ddrx4_inst/eclki: 1 loads, 1 rising, 0 falling (Driver: deser_inst/ddrx4_inst/Inst4_DLLDELC )
   Number of Clock Enables:  12
     Net sclk_enable_230: 61 loads, 53 LSLICEs
     Net sclk_enable_104: 16 loads, 16 LSLICEs
     Net sclk_enable_231: 35 loads, 35 LSLICEs
     Net n8133: 16 loads, 0 LSLICEs
     Net deser_inst/sclk_enable_184: 10 loads, 10 LSLICEs
     Net deser_inst/sclk_enable_224: 3 loads, 3 LSLICEs
     Net deser_inst/sclk_enable_106: 1 loads, 1 LSLICEs
     Net deser_inst/sclk_enable_186: 5 loads, 5 LSLICEs
     Net deser_inst/sclk_enable_188: 5 loads, 5 LSLICEs
     Net deser_inst/sclk_enable_190: 5 loads, 5 LSLICEs
     Net deser_inst/sclk_enable_227: 1 loads, 1 LSLICEs
     Net deser_inst/ddrx4_inst/Inst5_rx_sync/N_161_I: 2 loads, 2 LSLICEs
   Number of local set/reset loads for net deser_inst/ddrx4_inst/rx_reset merged into GSR:  5
   Number of LSRs:  13
     Net sync_prng: 1 loads, 1 LSLICEs
     Net n8375: 26 loads, 26 LSLICEs
     Net n8376: 26 loads, 26 LSLICEs
     Net rx_rdy: 35 loads, 35 LSLICEs
     Net fifo_emp: 1 loads, 1 LSLICEs
     Net deser_inst/n526: 1 loads, 1 LSLICEs
     Net deser_inst/n527: 1 loads, 1 LSLICEs
     Net deser_inst/bit_slip_N_312: 1 loads, 1 LSLICEs
     Net deser_inst/n8136: 2 loads, 2 LSLICEs
     Net deser_inst/n2568: 1 loads, 1 LSLICEs
     Net deser_inst/n8134: 1 loads, 1 LSLICEs
     Net deser_inst/n3741: 25 loads, 25 LSLICEs
     Net deser_inst/ddrx4_inst/rx_reset: 1 loads, 0 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net sclk_enable_230: 65 loads
     Net ber_proc/count_bytes_26: 64 loads
     Net ber_proc/count_bytes_28: 64 loads
     Net ber_proc/n8_adj_856: 63 loads
     Net rx_rdy: 51 loads
     Net deser_inst/n525: 45 loads
     Net deser_inst/n527: 35 loads
     Net sclk_enable_231: 35 loads
     Net deser_inst/bit_slip_N_312: 33 loads
     Net deser_inst/n526: 26 loads
 

   Number of warnings:  11
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 185 MB

Dumping design to file ber_test_impl1_map.ncd.

ncd2vdb "ber_test_impl1_map.ncd" ".vdbs/ber_test_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.

mpartrce -p "ber_test_impl1.p2t" -f "ber_test_impl1.p3t" -tf "ber_test_impl1.pt" "ber_test_impl1_map.ncd" "ber_test_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "ber_test_impl1_map.ncd"
Mon Aug 26 07:59:34 2019

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/apurvan/GSoC/final_Eval/usb_plug_mod_ber/MachXO2/proj/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF ber_test_impl1_map.ncd ber_test_impl1.dir/5_1.ncd ber_test_impl1.prf
Preference file: ber_test_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file ber_test_impl1_map.ncd.
Design name: machx02_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 6
Loading device for application par from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   56+4(JTAG)/216     28% used
                  56+4(JTAG)/80      75% bonded
   IOLOGIC            5/216           2% used

   SLICE            320/1056         30% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   CLKDIV             1/4            25% used
   EBR                8/8           100% used
   DQSDLL             1/2            50% used
   DLLDEL             1/8            12% used
   ECLKSYNC           1/4            25% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
Number of Signals: 1097
Number of Connections: 3108

Pin Constraint Summary:
   50 out of 50 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    sclk (driver: deser_inst/ddrx4_inst/Inst7_CLKDIVC, clk load #: 239)
    clk_int (driver: oscinst0, clk load #: 12)


The following 8 signals are selected to use the secondary clock routing resources:
    sclk_enable_230 (driver: SLICE_298, clk load #: 0, sr load #: 0, ce load #: 61)
    rx_rdy (driver: deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_273, clk load #: 0, sr load #: 35, ce load #: 0)
    sclk_enable_231 (driver: SLICE_377, clk load #: 0, sr load #: 0, ce load #: 35)
    n8375 (driver: SLICE_299, clk load #: 0, sr load #: 26, ce load #: 0)
    n8376 (driver: SLICE_300, clk load #: 0, sr load #: 26, ce load #: 0)
    deser_inst/n3741 (driver: deser_inst/SLICE_83, clk load #: 0, sr load #: 25, ce load #: 0)
    FT601_CLK_c (driver: FT601_CLK, clk load #: 9, sr load #: 0, ce load #: 0)
    sclk_enable_104 (driver: SLICE_296, clk load #: 0, sr load #: 0, ce load #: 16)

Signal deser_inst/ddrx4_inst/rx_reset is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 4 secs 

Starting Placer Phase 1.
...................
Placer score = 433502.
Finished Placer Phase 1.  REAL time: 7 secs 

Starting Placer Phase 2.
.
Placer score =  428339
Finished Placer Phase 2.  REAL time: 8 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "sclk" from CDIVX on comp "deser_inst/ddrx4_inst/Inst7_CLKDIVC" on CLKDIV site "BCLKDIV0", clk load = 239
  PRIMARY "clk_int" from OSC on comp "oscinst0" on site "OSC", clk load = 12
  SECONDARY "sclk_enable_230" from F1 on comp "SLICE_298" on site "R9C13A", clk load = 0, ce load = 61, sr load = 0
  SECONDARY "rx_rdy" from Q0 on comp "deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_273" on site "R13C8A", clk load = 0, ce load = 0, sr load = 35
  SECONDARY "sclk_enable_231" from F0 on comp "SLICE_377" on site "R9C13D", clk load = 0, ce load = 35, sr load = 0
  SECONDARY "n8375" from F0 on comp "SLICE_299" on site "R10C15B", clk load = 0, ce load = 0, sr load = 26
  SECONDARY "n8376" from F0 on comp "SLICE_300" on site "R9C16B", clk load = 0, ce load = 0, sr load = 26
  SECONDARY "deser_inst/n3741" from F1 on comp "deser_inst/SLICE_83" on site "R13C12D", clk load = 0, ce load = 0, sr load = 25
  SECONDARY "FT601_CLK_c" from comp "FT601_CLK" on CLK_PIN site "63 (PR7A)", clk load = 9, ce load = 0, sr load = 0
  SECONDARY "sclk_enable_104" from F1 on comp "SLICE_296" on site "R10C15D", clk load = 0, ce load = 16, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  ECLK "deser_inst/ddrx4_inst/eclko": BECLK0
    - From CLK_PIN "34", driver "CLK_LANE".

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   56 + 4(JTAG) out of 216 (27.8%) PIO sites used.
   56 + 4(JTAG) out of 80 (75.0%) bonded PIO sites used.
   Number of PIO comps: 50; differential: 6.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 10 / 19 ( 52%) | 2.5V       | -         |
| 1        | 18 / 21 ( 85%) | 2.5V       | -         |
| 2        | 12 / 20 ( 60%) | 2.5V       | -         |
| 3        | 6 / 6 (100%)   | 2.5V       | -         |
| 4        | 5 / 6 ( 83%)   | 2.5V       | -         |
| 5        | 5 / 8 ( 62%)   | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 7 secs 

Dumping design to file ber_test_impl1.dir/5_1.ncd.

0 connections routed; 3108 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 10 secs 

Start NBR router at Mon Aug 26 07:59:44 IST 2019

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Mon Aug 26 07:59:44 IST 2019

Start NBR section for initial routing at Mon Aug 26 07:59:44 IST 2019
Level 1, iteration 1
42(0.03%) conflicts; 2234(71.88%) untouched conns; 2571515 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.621ns/-2571.515ns; real time: 10 secs 
Level 2, iteration 1
191(0.15%) conflicts; 1737(55.89%) untouched conns; 2117362 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.687ns/-2117.363ns; real time: 11 secs 
Level 3, iteration 1
140(0.11%) conflicts; 1084(34.88%) untouched conns; 2443255 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.824ns/-2443.256ns; real time: 11 secs 
Level 4, iteration 1
158(0.12%) conflicts; 0(0.00%) untouched conn; 2558982 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.900ns/-2558.983ns; real time: 12 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Mon Aug 26 07:59:46 IST 2019
Level 1, iteration 1
91(0.07%) conflicts; 97(3.12%) untouched conns; 2536549 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.775ns/-2536.550ns; real time: 12 secs 
Level 1, iteration 2
86(0.07%) conflicts; 119(3.83%) untouched conns; 2535398 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.775ns/-2535.399ns; real time: 12 secs 
Level 1, iteration 3
70(0.05%) conflicts; 135(4.34%) untouched conns; 2550079 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.811ns/-2550.080ns; real time: 12 secs 
Level 1, iteration 4
56(0.04%) conflicts; 147(4.73%) untouched conns; 2550079 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.811ns/-2550.080ns; real time: 12 secs 
Level 1, iteration 5
49(0.04%) conflicts; 150(4.83%) untouched conns; 2597608 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.866ns/-2597.609ns; real time: 13 secs 
Level 4, iteration 1
123(0.09%) conflicts; 0(0.00%) untouched conn; 2609363 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.900ns/-2609.363ns; real time: 13 secs 
Level 4, iteration 2
62(0.05%) conflicts; 0(0.00%) untouched conn; 2651844 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.952ns/-2651.845ns; real time: 13 secs 
Level 4, iteration 3
45(0.03%) conflicts; 0(0.00%) untouched conn; 2715691 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.020ns/-2715.692ns; real time: 13 secs 
Level 4, iteration 4
27(0.02%) conflicts; 0(0.00%) untouched conn; 2715691 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.020ns/-2715.692ns; real time: 13 secs 
Level 4, iteration 5
16(0.01%) conflicts; 0(0.00%) untouched conn; 2786142 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.177ns/-2786.143ns; real time: 14 secs 
Level 4, iteration 6
9(0.01%) conflicts; 0(0.00%) untouched conn; 2786142 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.177ns/-2786.143ns; real time: 14 secs 
Level 4, iteration 7
5(0.00%) conflicts; 0(0.00%) untouched conn; 2839150 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.177ns/-2839.151ns; real time: 14 secs 
Level 4, iteration 8
3(0.00%) conflicts; 0(0.00%) untouched conn; 2839150 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.177ns/-2839.151ns; real time: 14 secs 
Level 4, iteration 9
2(0.00%) conflicts; 0(0.00%) untouched conn; 2849693 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.177ns/-2849.694ns; real time: 14 secs 
Level 4, iteration 10
1(0.00%) conflict; 0(0.00%) untouched conn; 2849693 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.177ns/-2849.694ns; real time: 14 secs 
Level 4, iteration 11
0(0.00%) conflict; 0(0.00%) untouched conn; 2850620 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.177ns/-2850.621ns; real time: 14 secs 

Start NBR section for performance tuning (iteration 1) at Mon Aug 26 07:59:48 IST 2019
Level 4, iteration 1
5(0.00%) conflicts; 0(0.00%) untouched conn; 2817743 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.066ns/-2817.744ns; real time: 14 secs 
Level 4, iteration 2
2(0.00%) conflicts; 0(0.00%) untouched conn; 2988472 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.950ns/-2988.473ns; real time: 14 secs 

Start NBR section for re-routing at Mon Aug 26 07:59:48 IST 2019
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 2850620 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.177ns/-2850.621ns; real time: 14 secs 

Start NBR section for post-routing at Mon Aug 26 07:59:48 IST 2019

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 995 (32.01%)
  Estimated worst slack<setup> : -5.177ns
  Timing score<setup> : 16737618
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 14 secs 
Total REAL time: 15 secs 
Completely routed.
End of route.  3108 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 16737617 

Dumping design to file ber_test_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -5.177
PAR_SUMMARY::Timing score<setup/<ns>> = 16737.618
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 14 secs 
Total REAL time to completion: 15 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0
