// Code generated by rust_generator.py --inst-dir=spec/std/isa/inst --csr-dir=spec/std/isa/csr --output=gen/rust/riscv.rs --include-all; DO NOT EDIT.
//! RISC-V Architecture Definitions
//!
//! This module provides Rust definitions for RISC-V instructions, CSRs,
//! exception codes, and interrupt codes.

#![allow(non_upper_case_globals)]
#![allow(non_camel_case_types)]

/// RISC-V Instruction Opcodes
#[derive(Debug, Clone, Copy, PartialEq, Eq, Hash)]
pub enum RiscvInst {
    Add,
    Addi,
    Addiw,
    Addw,
    Aes32dsi,
    Aes32dsmi,
    Aes32esi,
    Aes32esmi,
    Aes64ds,
    Aes64dsm,
    Aes64es,
    Aes64esm,
    Aes64im,
    Aes64ks1i,
    Aes64ks2,
    Amoaddb,
    Amoaddbaq,
    Amoaddbaqrl,
    Amoaddbrl,
    Amoaddd,
    Amoadddaq,
    Amoadddaqrl,
    Amoadddrl,
    Amoaddh,
    Amoaddhaq,
    Amoaddhaqrl,
    Amoaddhrl,
    Amoaddw,
    Amoaddwaq,
    Amoaddwaqrl,
    Amoaddwrl,
    Amoandb,
    Amoandbaq,
    Amoandbaqrl,
    Amoandbrl,
    Amoandd,
    Amoanddaq,
    Amoanddaqrl,
    Amoanddrl,
    Amoandh,
    Amoandhaq,
    Amoandhaqrl,
    Amoandhrl,
    Amoandw,
    Amoandwaq,
    Amoandwaqrl,
    Amoandwrl,
    Amocasb,
    Amocasbaq,
    Amocasbaqrl,
    Amocasbrl,
    Amocasd,
    Amocasdaq,
    Amocasdaqrl,
    Amocasdrl,
    Amocash,
    Amocashaq,
    Amocashaqrl,
    Amocashrl,
    Amocasq,
    Amocasqaq,
    Amocasqaqrl,
    Amocasqrl,
    Amocasw,
    Amocaswaq,
    Amocaswaqrl,
    Amocaswrl,
    Amomaxb,
    Amomaxbaq,
    Amomaxbaqrl,
    Amomaxbrl,
    Amomaxd,
    Amomaxdaq,
    Amomaxdaqrl,
    Amomaxdrl,
    Amomaxh,
    Amomaxhaq,
    Amomaxhaqrl,
    Amomaxhrl,
    Amomaxw,
    Amomaxwaq,
    Amomaxwaqrl,
    Amomaxwrl,
    Amomaxub,
    Amomaxubaq,
    Amomaxubaqrl,
    Amomaxubrl,
    Amomaxud,
    Amomaxudaq,
    Amomaxudaqrl,
    Amomaxudrl,
    Amomaxuh,
    Amomaxuhaq,
    Amomaxuhaqrl,
    Amomaxuhrl,
    Amomaxuw,
    Amomaxuwaq,
    Amomaxuwaqrl,
    Amomaxuwrl,
    Amominb,
    Amominbaq,
    Amominbaqrl,
    Amominbrl,
    Amomind,
    Amomindaq,
    Amomindaqrl,
    Amomindrl,
    Amominh,
    Amominhaq,
    Amominhaqrl,
    Amominhrl,
    Amominw,
    Amominwaq,
    Amominwaqrl,
    Amominwrl,
    Amominub,
    Amominubaq,
    Amominubaqrl,
    Amominubrl,
    Amominud,
    Amominudaq,
    Amominudaqrl,
    Amominudrl,
    Amominuh,
    Amominuhaq,
    Amominuhaqrl,
    Amominuhrl,
    Amominuw,
    Amominuwaq,
    Amominuwaqrl,
    Amominuwrl,
    Amoorb,
    Amoorbaq,
    Amoorbaqrl,
    Amoorbrl,
    Amoord,
    Amoordaq,
    Amoordaqrl,
    Amoordrl,
    Amoorh,
    Amoorhaq,
    Amoorhaqrl,
    Amoorhrl,
    Amoorw,
    Amoorwaq,
    Amoorwaqrl,
    Amoorwrl,
    Amoswapb,
    Amoswapbaq,
    Amoswapbaqrl,
    Amoswapbrl,
    Amoswapd,
    Amoswapdaq,
    Amoswapdaqrl,
    Amoswapdrl,
    Amoswaph,
    Amoswaphaq,
    Amoswaphaqrl,
    Amoswaphrl,
    Amoswapw,
    Amoswapwaq,
    Amoswapwaqrl,
    Amoswapwrl,
    Amoxorb,
    Amoxorbaq,
    Amoxorbaqrl,
    Amoxorbrl,
    Amoxord,
    Amoxordaq,
    Amoxordaqrl,
    Amoxordrl,
    Amoxorh,
    Amoxorhaq,
    Amoxorhaqrl,
    Amoxorhrl,
    Amoxorw,
    Amoxorwaq,
    Amoxorwaqrl,
    Amoxorwrl,
    And,
    Andi,
    Auipc,
    Bclr,
    Bclri,
    Beq,
    Bext,
    Bexti,
    Bge,
    Bgeu,
    Binv,
    Binvi,
    Blt,
    Bltu,
    Bne,
    Brev8,
    Bset,
    Bseti,
    Cadd,
    Caddi,
    Caddi16sp,
    Caddi4spn,
    Caddiw,
    Caddw,
    Cand,
    Candi,
    Cbeqz,
    Cbnez,
    Cebreak,
    Cfld,
    Cfldsp,
    Cflw,
    Cflwsp,
    Cfsd,
    Cfsdsp,
    Cfsw,
    Cfswsp,
    Cj,
    Cjal,
    Cjalr,
    Cjr,
    Clbu,
    Cld,
    Cldsp,
    Clh,
    Clhu,
    Cli,
    Clui,
    Clw,
    Clwsp,
    Cmopn,
    Cmul,
    Cmv,
    Cnop,
    Cnot,
    Cntlall,
    Cntlp1,
    Cntlpall,
    Cntls1,
    Cor,
    Csb,
    Csd,
    Csdsp,
    Csextb,
    Csexth,
    Csh,
    Cslli,
    Csrai,
    Csrli,
    Csub,
    Csubw,
    Csw,
    Cswsp,
    Cxor,
    Czextb,
    Czexth,
    Czextw,
    Cboclean,
    Cboflush,
    Cboinval,
    Cbozero,
    Clmulr,
    Clz,
    Clzw,
    Cmjalt,
    Cmjt,
    Cmmva01s,
    Cmmvsa01,
    Cmpop,
    Cmpopret,
    Cmpopretz,
    Cmpush,
    Cpop,
    Cpopw,
    Csrrc,
    Csrrci,
    Csrrs,
    Csrrsi,
    Csrrw,
    Csrrwi,
    Ctz,
    Ctzw,
    Czeroeqz,
    Czeronez,
    Div,
    Divu,
    Divuw,
    Divw,
    Dret,
    Ebreak,
    Ecall,
    Faddd,
    Faddh,
    Faddq,
    Fadds,
    Fclassd,
    Fclassh,
    Fclassq,
    Fclasss,
    Fcvtbf16s,
    Fcvtdh,
    Fcvtdl,
    Fcvtdlu,
    Fcvtdq,
    Fcvtds,
    Fcvtdw,
    Fcvtdwu,
    Fcvthd,
    Fcvthl,
    Fcvthlu,
    Fcvthq,
    Fcvths,
    Fcvthw,
    Fcvthwu,
    Fcvtld,
    Fcvtlh,
    Fcvtlq,
    Fcvtls,
    Fcvtlud,
    Fcvtluh,
    Fcvtluq,
    Fcvtlus,
    Fcvtqd,
    Fcvtqh,
    Fcvtql,
    Fcvtqlu,
    Fcvtqs,
    Fcvtqw,
    Fcvtqwu,
    Fcvtsbf16,
    Fcvtsd,
    Fcvtsh,
    Fcvtsl,
    Fcvtslu,
    Fcvtsq,
    Fcvtsw,
    Fcvtswu,
    Fcvtwd,
    Fcvtwh,
    Fcvtwq,
    Fcvtws,
    Fcvtwud,
    Fcvtwuh,
    Fcvtwuq,
    Fcvtwus,
    Fcvtmodwd,
    Fdivd,
    Fdivh,
    Fdivq,
    Fdivs,
    Fence,
    Fencei,
    Fencetso,
    Feqd,
    Feqh,
    Feqq,
    Feqs,
    Fld,
    Fled,
    Fleh,
    Fleq,
    Fles,
    Fleqd,
    Fleqh,
    Fleqq,
    Fleqs,
    Flh,
    Flid,
    Flih,
    Fliq,
    Flis,
    Flq,
    Fltd,
    Flth,
    Fltq,
    Flts,
    Fltqd,
    Fltqh,
    Fltqq,
    Fltqs,
    Flw,
    Fmaddd,
    Fmaddh,
    Fmaddq,
    Fmadds,
    Fmaxd,
    Fmaxh,
    Fmaxq,
    Fmaxs,
    Fmaxmd,
    Fmaxmh,
    Fmaxmq,
    Fmaxms,
    Fmind,
    Fminh,
    Fminq,
    Fmins,
    Fminmd,
    Fminmh,
    Fminmq,
    Fminms,
    Fmsubd,
    Fmsubh,
    Fmsubq,
    Fmsubs,
    Fmuld,
    Fmulh,
    Fmulq,
    Fmuls,
    Fmvdx,
    Fmvhx,
    Fmvwx,
    Fmvxd,
    Fmvxh,
    Fmvxw,
    Fmvhxd,
    Fmvhxq,
    Fmvpdx,
    Fmvpqx,
    Fnmaddd,
    Fnmaddh,
    Fnmaddq,
    Fnmadds,
    Fnmsubd,
    Fnmsubh,
    Fnmsubq,
    Fnmsubs,
    Froundd,
    Froundh,
    Froundq,
    Frounds,
    Froundnxd,
    Froundnxh,
    Froundnxq,
    Froundnxs,
    Fsd,
    Fsgnjd,
    Fsgnjh,
    Fsgnjq,
    Fsgnjs,
    Fsgnjnd,
    Fsgnjnh,
    Fsgnjnq,
    Fsgnjns,
    Fsgnjxd,
    Fsgnjxh,
    Fsgnjxq,
    Fsgnjxs,
    Fsh,
    Fsq,
    Fsqrtd,
    Fsqrth,
    Fsqrtq,
    Fsqrts,
    Fsubd,
    Fsubh,
    Fsubq,
    Fsubs,
    Fsw,
    Hfencegvma,
    Hfencevvma,
    Hinvalgvma,
    Hinvalvvma,
    Hlvb,
    Hlvbu,
    Hlvd,
    Hlvh,
    Hlvhu,
    Hlvw,
    Hlvwu,
    Hlvxhu,
    Hlvxwu,
    Hsvb,
    Hsvd,
    Hsvh,
    Hsvw,
    Jal,
    Jalr,
    Lb,
    Lbaq,
    Lbu,
    Ld,
    Ldaq,
    Lh,
    Lhaq,
    Lhu,
    Lpad,
    Lrd,
    Lrw,
    Lui,
    Lw,
    Lwaq,
    Lwu,
    Max,
    Maxu,
    Min,
    Minu,
    Mnret,
    Moprn,
    Moprrn,
    Mret,
    Mul,
    Mulh,
    Mulhsu,
    Mulhu,
    Mulw,
    Ntlall,
    Ntlp1,
    Ntlpall,
    Ntls1,
    Or,
    Orcb,
    Ori,
    Pack,
    Packh,
    Packw,
    Pause,
    Prefetchi,
    Prefetchr,
    Prefetchw,
    Rem,
    Remu,
    Remuw,
    Remw,
    Rev8,
    Rori,
    Roriw,
    Sb,
    Sbrl,
    Scd,
    Scw,
    Sctrclr,
    Sd,
    Sdrl,
    Sextb,
    Sexth,
    Sfenceinvalir,
    Sfencevma,
    Sfencewinval,
    Sh,
    Shrl,
    Sh1add,
    Sh1adduw,
    Sh2add,
    Sh2adduw,
    Sh3add,
    Sh3adduw,
    Sha256sig0,
    Sha256sig1,
    Sha256sum0,
    Sha256sum1,
    Sha512sig0,
    Sha512sig0h,
    Sha512sig0l,
    Sha512sig1,
    Sha512sig1h,
    Sha512sig1l,
    Sha512sum0,
    Sha512sum0r,
    Sha512sum1,
    Sha512sum1r,
    Sinvalvma,
    Sll,
    Slli,
    Slliuw,
    Slliw,
    Sllw,
    Slt,
    Slti,
    Sltiu,
    Sltu,
    Sm3p0,
    Sm3p1,
    Sm4ed,
    Sm4ks,
    Sra,
    Srai,
    Sraiw,
    Sraw,
    Sret,
    Srl,
    Srli,
    Srliw,
    Srlw,
    Ssamoswapd,
    Ssamoswapw,
    Sspopchkx1,
    Sspopchkx5,
    Sspushx1,
    Sspushx5,
    Ssrdp,
    Sub,
    Subw,
    Sw,
    Swrl,
    Unzip,
    Vaaddvv,
    Vaaddvx,
    Vaadduvv,
    Vaadduvx,
    Vadcvim,
    Vadcvvm,
    Vadcvxm,
    Vaddvi,
    Vaddvv,
    Vaddvx,
    Vaesdfvs,
    Vaesdfvv,
    Vaesdmvs,
    Vaesdmvv,
    Vaesefvs,
    Vaesefvv,
    Vaesemvs,
    Vaesemvv,
    Vaeskf1vi,
    Vaeskf2vi,
    Vaeszvs,
    Vandvi,
    Vandvv,
    Vandvx,
    Vandnvv,
    Vandnvx,
    Vasubvv,
    Vasubvx,
    Vasubuvv,
    Vasubuvx,
    Vbrevv,
    Vbrev8v,
    Vclmulvv,
    Vclmulvx,
    Vclmulhvv,
    Vclmulhvx,
    Vclzv,
    Vcompressvm,
    Vcpopm,
    Vcpopv,
    Vctzv,
    Vdivvv,
    Vdivvx,
    Vdivuvv,
    Vdivuvx,
    Vfaddvf,
    Vfaddvv,
    Vfclassv,
    Vfcvtfxv,
    Vfcvtfxuv,
    Vfcvtrtzxfv,
    Vfcvtrtzxufv,
    Vfcvtxfv,
    Vfcvtxufv,
    Vfdivvf,
    Vfdivvv,
    Vfirstm,
    Vfmaccvf,
    Vfmaccvv,
    Vfmaddvf,
    Vfmaddvv,
    Vfmaxvf,
    Vfmaxvv,
    Vfmergevfm,
    Vfminvf,
    Vfminvv,
    Vfmsacvf,
    Vfmsacvv,
    Vfmsubvf,
    Vfmsubvv,
    Vfmulvf,
    Vfmulvv,
    Vfmvfs,
    Vfmvsf,
    Vfmvvf,
    Vfncvtffw,
    Vfncvtfxw,
    Vfncvtfxuw,
    Vfncvtrodffw,
    Vfncvtrtzxfw,
    Vfncvtrtzxufw,
    Vfncvtxfw,
    Vfncvtxufw,
    Vfncvtbf16ffw,
    Vfnmaccvf,
    Vfnmaccvv,
    Vfnmaddvf,
    Vfnmaddvv,
    Vfnmsacvf,
    Vfnmsacvv,
    Vfnmsubvf,
    Vfnmsubvv,
    Vfrdivvf,
    Vfrec7v,
    Vfredmaxvs,
    Vfredminvs,
    Vfredosumvs,
    Vfredusumvs,
    Vfrsqrt7v,
    Vfrsubvf,
    Vfsgnjvf,
    Vfsgnjvv,
    Vfsgnjnvf,
    Vfsgnjnvv,
    Vfsgnjxvf,
    Vfsgnjxvv,
    Vfslide1downvf,
    Vfslide1upvf,
    Vfsqrtv,
    Vfsubvf,
    Vfsubvv,
    Vfwaddvf,
    Vfwaddvv,
    Vfwaddwf,
    Vfwaddwv,
    Vfwcvtffv,
    Vfwcvtfxv,
    Vfwcvtfxuv,
    Vfwcvtrtzxfv,
    Vfwcvtrtzxufv,
    Vfwcvtxfv,
    Vfwcvtxufv,
    Vfwcvtbf16ffv,
    Vfwmaccvf,
    Vfwmaccvv,
    Vfwmaccbf16vf,
    Vfwmaccbf16vv,
    Vfwmsacvf,
    Vfwmsacvv,
    Vfwmulvf,
    Vfwmulvv,
    Vfwnmaccvf,
    Vfwnmaccvv,
    Vfwnmsacvf,
    Vfwnmsacvv,
    Vfwredosumvs,
    Vfwredusumvs,
    Vfwsubvf,
    Vfwsubvv,
    Vfwsubwf,
    Vfwsubwv,
    Vghshvv,
    Vgmulvv,
    Vidv,
    Viotam,
    Vl1re16v,
    Vl1re32v,
    Vl1re64v,
    Vl1re8v,
    Vl2re16v,
    Vl2re32v,
    Vl2re64v,
    Vl2re8v,
    Vl4re16v,
    Vl4re32v,
    Vl4re64v,
    Vl4re8v,
    Vl8re16v,
    Vl8re32v,
    Vl8re64v,
    Vl8re8v,
    Vle16v,
    Vle16ffv,
    Vle32v,
    Vle32ffv,
    Vle64v,
    Vle64ffv,
    Vle8v,
    Vle8ffv,
    Vlmv,
    Vloxei16v,
    Vloxei32v,
    Vloxei64v,
    Vloxei8v,
    Vloxseg2ei16v,
    Vloxseg2ei32v,
    Vloxseg2ei64v,
    Vloxseg2ei8v,
    Vloxseg3ei16v,
    Vloxseg3ei32v,
    Vloxseg3ei64v,
    Vloxseg3ei8v,
    Vloxseg4ei16v,
    Vloxseg4ei32v,
    Vloxseg4ei64v,
    Vloxseg4ei8v,
    Vloxseg5ei16v,
    Vloxseg5ei32v,
    Vloxseg5ei64v,
    Vloxseg5ei8v,
    Vloxseg6ei16v,
    Vloxseg6ei32v,
    Vloxseg6ei64v,
    Vloxseg6ei8v,
    Vloxseg7ei16v,
    Vloxseg7ei32v,
    Vloxseg7ei64v,
    Vloxseg7ei8v,
    Vloxseg8ei16v,
    Vloxseg8ei32v,
    Vloxseg8ei64v,
    Vloxseg8ei8v,
    Vlse16v,
    Vlse32v,
    Vlse64v,
    Vlse8v,
    Vlseg2e16v,
    Vlseg2e16ffv,
    Vlseg2e32v,
    Vlseg2e32ffv,
    Vlseg2e64v,
    Vlseg2e64ffv,
    Vlseg2e8v,
    Vlseg2e8ffv,
    Vlseg3e16v,
    Vlseg3e16ffv,
    Vlseg3e32v,
    Vlseg3e32ffv,
    Vlseg3e64v,
    Vlseg3e64ffv,
    Vlseg3e8v,
    Vlseg3e8ffv,
    Vlseg4e16v,
    Vlseg4e16ffv,
    Vlseg4e32v,
    Vlseg4e32ffv,
    Vlseg4e64v,
    Vlseg4e64ffv,
    Vlseg4e8v,
    Vlseg4e8ffv,
    Vlseg5e16v,
    Vlseg5e16ffv,
    Vlseg5e32v,
    Vlseg5e32ffv,
    Vlseg5e64v,
    Vlseg5e64ffv,
    Vlseg5e8v,
    Vlseg5e8ffv,
    Vlseg6e16v,
    Vlseg6e16ffv,
    Vlseg6e32v,
    Vlseg6e32ffv,
    Vlseg6e64v,
    Vlseg6e64ffv,
    Vlseg6e8v,
    Vlseg6e8ffv,
    Vlseg7e16v,
    Vlseg7e16ffv,
    Vlseg7e32v,
    Vlseg7e32ffv,
    Vlseg7e64v,
    Vlseg7e64ffv,
    Vlseg7e8v,
    Vlseg7e8ffv,
    Vlseg8e16v,
    Vlseg8e16ffv,
    Vlseg8e32v,
    Vlseg8e32ffv,
    Vlseg8e64v,
    Vlseg8e64ffv,
    Vlseg8e8v,
    Vlseg8e8ffv,
    Vlsseg2e16v,
    Vlsseg2e32v,
    Vlsseg2e64v,
    Vlsseg2e8v,
    Vlsseg3e16v,
    Vlsseg3e32v,
    Vlsseg3e64v,
    Vlsseg3e8v,
    Vlsseg4e16v,
    Vlsseg4e32v,
    Vlsseg4e64v,
    Vlsseg4e8v,
    Vlsseg5e16v,
    Vlsseg5e32v,
    Vlsseg5e64v,
    Vlsseg5e8v,
    Vlsseg6e16v,
    Vlsseg6e32v,
    Vlsseg6e64v,
    Vlsseg6e8v,
    Vlsseg7e16v,
    Vlsseg7e32v,
    Vlsseg7e64v,
    Vlsseg7e8v,
    Vlsseg8e16v,
    Vlsseg8e32v,
    Vlsseg8e64v,
    Vlsseg8e8v,
    Vluxei16v,
    Vluxei32v,
    Vluxei64v,
    Vluxei8v,
    Vluxseg2ei16v,
    Vluxseg2ei32v,
    Vluxseg2ei64v,
    Vluxseg2ei8v,
    Vluxseg3ei16v,
    Vluxseg3ei32v,
    Vluxseg3ei64v,
    Vluxseg3ei8v,
    Vluxseg4ei16v,
    Vluxseg4ei32v,
    Vluxseg4ei64v,
    Vluxseg4ei8v,
    Vluxseg5ei16v,
    Vluxseg5ei32v,
    Vluxseg5ei64v,
    Vluxseg5ei8v,
    Vluxseg6ei16v,
    Vluxseg6ei32v,
    Vluxseg6ei64v,
    Vluxseg6ei8v,
    Vluxseg7ei16v,
    Vluxseg7ei32v,
    Vluxseg7ei64v,
    Vluxseg7ei8v,
    Vluxseg8ei16v,
    Vluxseg8ei32v,
    Vluxseg8ei64v,
    Vluxseg8ei8v,
    Vmaccvv,
    Vmaccvx,
    Vmadcvi,
    Vmadcvim,
    Vmadcvv,
    Vmadcvvm,
    Vmadcvx,
    Vmadcvxm,
    Vmaddvv,
    Vmaddvx,
    Vmandmm,
    Vmandnmm,
    Vmaxvv,
    Vmaxvx,
    Vmaxuvv,
    Vmaxuvx,
    Vmergevim,
    Vmergevvm,
    Vmergevxm,
    Vmfeqvf,
    Vmfeqvv,
    Vmfgevf,
    Vmfgtvf,
    Vmflevf,
    Vmflevv,
    Vmfltvf,
    Vmfltvv,
    Vmfnevf,
    Vmfnevv,
    Vminvv,
    Vminvx,
    Vminuvv,
    Vminuvx,
    Vmnandmm,
    Vmnormm,
    Vmormm,
    Vmornmm,
    Vmsbcvv,
    Vmsbcvvm,
    Vmsbcvx,
    Vmsbcvxm,
    Vmsbfm,
    Vmseqvi,
    Vmseqvv,
    Vmseqvx,
    Vmsgtvi,
    Vmsgtvx,
    Vmsgtuvi,
    Vmsgtuvx,
    Vmsifm,
    Vmslevi,
    Vmslevv,
    Vmslevx,
    Vmsleuvi,
    Vmsleuvv,
    Vmsleuvx,
    Vmsltvv,
    Vmsltvx,
    Vmsltuvv,
    Vmsltuvx,
    Vmsnevi,
    Vmsnevv,
    Vmsnevx,
    Vmsofm,
    Vmulvv,
    Vmulvx,
    Vmulhvv,
    Vmulhvx,
    Vmulhsuvv,
    Vmulhsuvx,
    Vmulhuvv,
    Vmulhuvx,
    Vmvsx,
    Vmvvi,
    Vmvvv,
    Vmvvx,
    Vmvxs,
    Vmv1rv,
    Vmv2rv,
    Vmv4rv,
    Vmv8rv,
    Vmxnormm,
    Vmxormm,
    Vnclipwi,
    Vnclipwv,
    Vnclipwx,
    Vnclipuwi,
    Vnclipuwv,
    Vnclipuwx,
    Vnmsacvv,
    Vnmsacvx,
    Vnmsubvv,
    Vnmsubvx,
    Vnsrawi,
    Vnsrawv,
    Vnsrawx,
    Vnsrlwi,
    Vnsrlwv,
    Vnsrlwx,
    Vorvi,
    Vorvv,
    Vorvx,
    Vredandvs,
    Vredmaxvs,
    Vredmaxuvs,
    Vredminvs,
    Vredminuvs,
    Vredorvs,
    Vredsumvs,
    Vredxorvs,
    Vremvv,
    Vremvx,
    Vremuvv,
    Vremuvx,
    Vrev8v,
    Vrgathervi,
    Vrgathervv,
    Vrgathervx,
    Vrgatherei16vv,
    Vrolvv,
    Vrolvx,
    Vrorvi,
    Vrorvv,
    Vrorvx,
    Vrsubvi,
    Vrsubvx,
    Vs1rv,
    Vs2rv,
    Vs4rv,
    Vs8rv,
    Vsaddvi,
    Vsaddvv,
    Vsaddvx,
    Vsadduvi,
    Vsadduvv,
    Vsadduvx,
    Vsbcvvm,
    Vsbcvxm,
    Vse16v,
    Vse32v,
    Vse64v,
    Vse8v,
    Vsetivli,
    Vsetvl,
    Vsetvli,
    Vsextvf2,
    Vsextvf4,
    Vsextvf8,
    Vsha2chvv,
    Vsha2clvv,
    Vsha2msvv,
    Vslide1downvx,
    Vslide1upvx,
    Vslidedownvi,
    Vslidedownvx,
    Vslideupvi,
    Vslideupvx,
    Vsllvi,
    Vsllvv,
    Vsllvx,
    Vsmv,
    Vsm3cvi,
    Vsm3mevv,
    Vsm4kvi,
    Vsm4rvs,
    Vsm4rvv,
    Vsmulvv,
    Vsmulvx,
    Vsoxei16v,
    Vsoxei32v,
    Vsoxei64v,
    Vsoxei8v,
    Vsoxseg2ei16v,
    Vsoxseg2ei32v,
    Vsoxseg2ei64v,
    Vsoxseg2ei8v,
    Vsoxseg3ei16v,
    Vsoxseg3ei32v,
    Vsoxseg3ei64v,
    Vsoxseg3ei8v,
    Vsoxseg4ei16v,
    Vsoxseg4ei32v,
    Vsoxseg4ei64v,
    Vsoxseg4ei8v,
    Vsoxseg5ei16v,
    Vsoxseg5ei32v,
    Vsoxseg5ei64v,
    Vsoxseg5ei8v,
    Vsoxseg6ei16v,
    Vsoxseg6ei32v,
    Vsoxseg6ei64v,
    Vsoxseg6ei8v,
    Vsoxseg7ei16v,
    Vsoxseg7ei32v,
    Vsoxseg7ei64v,
    Vsoxseg7ei8v,
    Vsoxseg8ei16v,
    Vsoxseg8ei32v,
    Vsoxseg8ei64v,
    Vsoxseg8ei8v,
    Vsravi,
    Vsravv,
    Vsravx,
    Vsrlvi,
    Vsrlvv,
    Vsrlvx,
    Vsse16v,
    Vsse32v,
    Vsse64v,
    Vsse8v,
    Vsseg2e16v,
    Vsseg2e32v,
    Vsseg2e64v,
    Vsseg2e8v,
    Vsseg3e16v,
    Vsseg3e32v,
    Vsseg3e64v,
    Vsseg3e8v,
    Vsseg4e16v,
    Vsseg4e32v,
    Vsseg4e64v,
    Vsseg4e8v,
    Vsseg5e16v,
    Vsseg5e32v,
    Vsseg5e64v,
    Vsseg5e8v,
    Vsseg6e16v,
    Vsseg6e32v,
    Vsseg6e64v,
    Vsseg6e8v,
    Vsseg7e16v,
    Vsseg7e32v,
    Vsseg7e64v,
    Vsseg7e8v,
    Vsseg8e16v,
    Vsseg8e32v,
    Vsseg8e64v,
    Vsseg8e8v,
    Vssravi,
    Vssravv,
    Vssravx,
    Vssrlvi,
    Vssrlvv,
    Vssrlvx,
    Vssseg2e16v,
    Vssseg2e32v,
    Vssseg2e64v,
    Vssseg2e8v,
    Vssseg3e16v,
    Vssseg3e32v,
    Vssseg3e64v,
    Vssseg3e8v,
    Vssseg4e16v,
    Vssseg4e32v,
    Vssseg4e64v,
    Vssseg4e8v,
    Vssseg5e16v,
    Vssseg5e32v,
    Vssseg5e64v,
    Vssseg5e8v,
    Vssseg6e16v,
    Vssseg6e32v,
    Vssseg6e64v,
    Vssseg6e8v,
    Vssseg7e16v,
    Vssseg7e32v,
    Vssseg7e64v,
    Vssseg7e8v,
    Vssseg8e16v,
    Vssseg8e32v,
    Vssseg8e64v,
    Vssseg8e8v,
    Vssubvv,
    Vssubvx,
    Vssubuvv,
    Vssubuvx,
    Vsubvv,
    Vsubvx,
    Vsuxei16v,
    Vsuxei32v,
    Vsuxei64v,
    Vsuxei8v,
    Vsuxseg2ei16v,
    Vsuxseg2ei32v,
    Vsuxseg2ei64v,
    Vsuxseg2ei8v,
    Vsuxseg3ei16v,
    Vsuxseg3ei32v,
    Vsuxseg3ei64v,
    Vsuxseg3ei8v,
    Vsuxseg4ei16v,
    Vsuxseg4ei32v,
    Vsuxseg4ei64v,
    Vsuxseg4ei8v,
    Vsuxseg5ei16v,
    Vsuxseg5ei32v,
    Vsuxseg5ei64v,
    Vsuxseg5ei8v,
    Vsuxseg6ei16v,
    Vsuxseg6ei32v,
    Vsuxseg6ei64v,
    Vsuxseg6ei8v,
    Vsuxseg7ei16v,
    Vsuxseg7ei32v,
    Vsuxseg7ei64v,
    Vsuxseg7ei8v,
    Vsuxseg8ei16v,
    Vsuxseg8ei32v,
    Vsuxseg8ei64v,
    Vsuxseg8ei8v,
    Vwaddvv,
    Vwaddvx,
    Vwaddwv,
    Vwaddwx,
    Vwadduvv,
    Vwadduvx,
    Vwadduwv,
    Vwadduwx,
    Vwmaccvv,
    Vwmaccvx,
    Vwmaccsuvv,
    Vwmaccsuvx,
    Vwmaccuvv,
    Vwmaccuvx,
    Vwmaccusvx,
    Vwmulvv,
    Vwmulvx,
    Vwmulsuvv,
    Vwmulsuvx,
    Vwmuluvv,
    Vwmuluvx,
    Vwredsumvs,
    Vwredsumuvs,
    Vwsllvi,
    Vwsllvv,
    Vwsllvx,
    Vwsubvv,
    Vwsubvx,
    Vwsubwv,
    Vwsubwx,
    Vwsubuvv,
    Vwsubuvx,
    Vwsubuwv,
    Vwsubuwx,
    Vxorvi,
    Vxorvv,
    Vxorvx,
    Vzextvf2,
    Vzextvf4,
    Vzextvf8,
    Wfi,
    Wrsnto,
    Wrssto,
    Xor,
    Xori,
    Xperm4,
    Xperm8,
    Zexth,
    Zip,
}

/// RISC-V Instruction Encoding
#[derive(Debug, Clone, Copy)]
pub struct InstructionEncoding {
    pub opcode: u8,
    pub funct3: Option<u8>,
    pub funct7: Option<u8>,
    pub match_pattern: u32,
}

impl InstructionEncoding {
    /// Get the encoding for a given instruction
    pub fn get(inst: RiscvInst) -> Self {
        match inst {
            RiscvInst::Add => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000033,
            },
            RiscvInst::Addi => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000013,
            },
            RiscvInst::Addiw => InstructionEncoding {
                opcode: 0x1b,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x0000001b,
            },
            RiscvInst::Addw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x0000003b,
            },
            RiscvInst::Aes32dsi => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x15),
                match_pattern: 0x2a000033,
            },
            RiscvInst::Aes32dsmi => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x17),
                match_pattern: 0x2e000033,
            },
            RiscvInst::Aes32esi => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x11),
                match_pattern: 0x22000033,
            },
            RiscvInst::Aes32esmi => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x13),
                match_pattern: 0x26000033,
            },
            RiscvInst::Aes64ds => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x1d),
                match_pattern: 0x3a000033,
            },
            RiscvInst::Aes64dsm => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x1f),
                match_pattern: 0x3e000033,
            },
            RiscvInst::Aes64es => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x19),
                match_pattern: 0x32000033,
            },
            RiscvInst::Aes64esm => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x1b),
                match_pattern: 0x36000033,
            },
            RiscvInst::Aes64im => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x18),
                match_pattern: 0x30001013,
            },
            RiscvInst::Aes64ks1i => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x18),
                match_pattern: 0x31001013,
            },
            RiscvInst::Aes64ks2 => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x3f),
                match_pattern: 0x7e000033,
            },
            RiscvInst::Amoaddb => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x0000002f,
            },
            RiscvInst::Amoaddbaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x02),
                match_pattern: 0x0400002f,
            },
            RiscvInst::Amoaddbaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x03),
                match_pattern: 0x0600002f,
            },
            RiscvInst::Amoaddbrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x01),
                match_pattern: 0x0200002f,
            },
            RiscvInst::Amoaddd => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x00),
                match_pattern: 0x0000302f,
            },
            RiscvInst::Amoadddaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x02),
                match_pattern: 0x0400302f,
            },
            RiscvInst::Amoadddaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x03),
                match_pattern: 0x0600302f,
            },
            RiscvInst::Amoadddrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x01),
                match_pattern: 0x0200302f,
            },
            RiscvInst::Amoaddh => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x0000102f,
            },
            RiscvInst::Amoaddhaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x02),
                match_pattern: 0x0400102f,
            },
            RiscvInst::Amoaddhaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x03),
                match_pattern: 0x0600102f,
            },
            RiscvInst::Amoaddhrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x01),
                match_pattern: 0x0200102f,
            },
            RiscvInst::Amoaddw => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x0000202f,
            },
            RiscvInst::Amoaddwaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x02),
                match_pattern: 0x0400202f,
            },
            RiscvInst::Amoaddwaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x03),
                match_pattern: 0x0600202f,
            },
            RiscvInst::Amoaddwrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x01),
                match_pattern: 0x0200202f,
            },
            RiscvInst::Amoandb => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x30),
                match_pattern: 0x6000002f,
            },
            RiscvInst::Amoandbaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x32),
                match_pattern: 0x6400002f,
            },
            RiscvInst::Amoandbaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x33),
                match_pattern: 0x6600002f,
            },
            RiscvInst::Amoandbrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x31),
                match_pattern: 0x6200002f,
            },
            RiscvInst::Amoandd => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x30),
                match_pattern: 0x6000302f,
            },
            RiscvInst::Amoanddaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x32),
                match_pattern: 0x6400302f,
            },
            RiscvInst::Amoanddaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x33),
                match_pattern: 0x6600302f,
            },
            RiscvInst::Amoanddrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x31),
                match_pattern: 0x6200302f,
            },
            RiscvInst::Amoandh => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x30),
                match_pattern: 0x6000102f,
            },
            RiscvInst::Amoandhaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x32),
                match_pattern: 0x6400102f,
            },
            RiscvInst::Amoandhaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x33),
                match_pattern: 0x6600102f,
            },
            RiscvInst::Amoandhrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x31),
                match_pattern: 0x6200102f,
            },
            RiscvInst::Amoandw => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x30),
                match_pattern: 0x6000202f,
            },
            RiscvInst::Amoandwaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x32),
                match_pattern: 0x6400202f,
            },
            RiscvInst::Amoandwaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x33),
                match_pattern: 0x6600202f,
            },
            RiscvInst::Amoandwrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x31),
                match_pattern: 0x6200202f,
            },
            RiscvInst::Amocasb => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x14),
                match_pattern: 0x2800002f,
            },
            RiscvInst::Amocasbaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x16),
                match_pattern: 0x2c00002f,
            },
            RiscvInst::Amocasbaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x17),
                match_pattern: 0x2e00002f,
            },
            RiscvInst::Amocasbrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x15),
                match_pattern: 0x2a00002f,
            },
            RiscvInst::Amocasd => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x14),
                match_pattern: 0x2800302f,
            },
            RiscvInst::Amocasdaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x16),
                match_pattern: 0x2c00302f,
            },
            RiscvInst::Amocasdaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x17),
                match_pattern: 0x2e00302f,
            },
            RiscvInst::Amocasdrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x15),
                match_pattern: 0x2a00302f,
            },
            RiscvInst::Amocash => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x14),
                match_pattern: 0x2800102f,
            },
            RiscvInst::Amocashaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x16),
                match_pattern: 0x2c00102f,
            },
            RiscvInst::Amocashaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x17),
                match_pattern: 0x2e00102f,
            },
            RiscvInst::Amocashrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x15),
                match_pattern: 0x2a00102f,
            },
            RiscvInst::Amocasq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x4),
                funct7: Some(0x14),
                match_pattern: 0x2800402f,
            },
            RiscvInst::Amocasqaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x4),
                funct7: Some(0x16),
                match_pattern: 0x2c00402f,
            },
            RiscvInst::Amocasqaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x4),
                funct7: Some(0x17),
                match_pattern: 0x2e00402f,
            },
            RiscvInst::Amocasqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x4),
                funct7: Some(0x15),
                match_pattern: 0x2a00402f,
            },
            RiscvInst::Amocasw => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x14),
                match_pattern: 0x2800202f,
            },
            RiscvInst::Amocaswaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x16),
                match_pattern: 0x2c00202f,
            },
            RiscvInst::Amocaswaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x17),
                match_pattern: 0x2e00202f,
            },
            RiscvInst::Amocaswrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x15),
                match_pattern: 0x2a00202f,
            },
            RiscvInst::Amomaxb => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x50),
                match_pattern: 0xa000002f,
            },
            RiscvInst::Amomaxbaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x52),
                match_pattern: 0xa400002f,
            },
            RiscvInst::Amomaxbaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x53),
                match_pattern: 0xa600002f,
            },
            RiscvInst::Amomaxbrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x51),
                match_pattern: 0xa200002f,
            },
            RiscvInst::Amomaxd => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x50),
                match_pattern: 0xa000302f,
            },
            RiscvInst::Amomaxdaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x52),
                match_pattern: 0xa400302f,
            },
            RiscvInst::Amomaxdaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x53),
                match_pattern: 0xa600302f,
            },
            RiscvInst::Amomaxdrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x51),
                match_pattern: 0xa200302f,
            },
            RiscvInst::Amomaxh => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x50),
                match_pattern: 0xa000102f,
            },
            RiscvInst::Amomaxhaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x52),
                match_pattern: 0xa400102f,
            },
            RiscvInst::Amomaxhaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x53),
                match_pattern: 0xa600102f,
            },
            RiscvInst::Amomaxhrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x51),
                match_pattern: 0xa200102f,
            },
            RiscvInst::Amomaxw => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x50),
                match_pattern: 0xa000202f,
            },
            RiscvInst::Amomaxwaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x52),
                match_pattern: 0xa400202f,
            },
            RiscvInst::Amomaxwaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x53),
                match_pattern: 0xa600202f,
            },
            RiscvInst::Amomaxwrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x51),
                match_pattern: 0xa200202f,
            },
            RiscvInst::Amomaxub => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x70),
                match_pattern: 0xe000002f,
            },
            RiscvInst::Amomaxubaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x72),
                match_pattern: 0xe400002f,
            },
            RiscvInst::Amomaxubaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x73),
                match_pattern: 0xe600002f,
            },
            RiscvInst::Amomaxubrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x71),
                match_pattern: 0xe200002f,
            },
            RiscvInst::Amomaxud => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x70),
                match_pattern: 0xe000302f,
            },
            RiscvInst::Amomaxudaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x72),
                match_pattern: 0xe400302f,
            },
            RiscvInst::Amomaxudaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x73),
                match_pattern: 0xe600302f,
            },
            RiscvInst::Amomaxudrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x71),
                match_pattern: 0xe200302f,
            },
            RiscvInst::Amomaxuh => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x70),
                match_pattern: 0xe000102f,
            },
            RiscvInst::Amomaxuhaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x72),
                match_pattern: 0xe400102f,
            },
            RiscvInst::Amomaxuhaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x73),
                match_pattern: 0xe600102f,
            },
            RiscvInst::Amomaxuhrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x71),
                match_pattern: 0xe200102f,
            },
            RiscvInst::Amomaxuw => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x70),
                match_pattern: 0xe000202f,
            },
            RiscvInst::Amomaxuwaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x72),
                match_pattern: 0xe400202f,
            },
            RiscvInst::Amomaxuwaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x73),
                match_pattern: 0xe600202f,
            },
            RiscvInst::Amomaxuwrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x71),
                match_pattern: 0xe200202f,
            },
            RiscvInst::Amominb => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x40),
                match_pattern: 0x8000002f,
            },
            RiscvInst::Amominbaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x42),
                match_pattern: 0x8400002f,
            },
            RiscvInst::Amominbaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x43),
                match_pattern: 0x8600002f,
            },
            RiscvInst::Amominbrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x41),
                match_pattern: 0x8200002f,
            },
            RiscvInst::Amomind => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x40),
                match_pattern: 0x8000302f,
            },
            RiscvInst::Amomindaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x42),
                match_pattern: 0x8400302f,
            },
            RiscvInst::Amomindaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x43),
                match_pattern: 0x8600302f,
            },
            RiscvInst::Amomindrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x41),
                match_pattern: 0x8200302f,
            },
            RiscvInst::Amominh => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x40),
                match_pattern: 0x8000102f,
            },
            RiscvInst::Amominhaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x42),
                match_pattern: 0x8400102f,
            },
            RiscvInst::Amominhaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x43),
                match_pattern: 0x8600102f,
            },
            RiscvInst::Amominhrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x41),
                match_pattern: 0x8200102f,
            },
            RiscvInst::Amominw => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x40),
                match_pattern: 0x8000202f,
            },
            RiscvInst::Amominwaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x42),
                match_pattern: 0x8400202f,
            },
            RiscvInst::Amominwaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x43),
                match_pattern: 0x8600202f,
            },
            RiscvInst::Amominwrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x41),
                match_pattern: 0x8200202f,
            },
            RiscvInst::Amominub => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x60),
                match_pattern: 0xc000002f,
            },
            RiscvInst::Amominubaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x62),
                match_pattern: 0xc400002f,
            },
            RiscvInst::Amominubaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x63),
                match_pattern: 0xc600002f,
            },
            RiscvInst::Amominubrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x61),
                match_pattern: 0xc200002f,
            },
            RiscvInst::Amominud => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x60),
                match_pattern: 0xc000302f,
            },
            RiscvInst::Amominudaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x62),
                match_pattern: 0xc400302f,
            },
            RiscvInst::Amominudaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x63),
                match_pattern: 0xc600302f,
            },
            RiscvInst::Amominudrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x61),
                match_pattern: 0xc200302f,
            },
            RiscvInst::Amominuh => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x60),
                match_pattern: 0xc000102f,
            },
            RiscvInst::Amominuhaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x62),
                match_pattern: 0xc400102f,
            },
            RiscvInst::Amominuhaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x63),
                match_pattern: 0xc600102f,
            },
            RiscvInst::Amominuhrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x61),
                match_pattern: 0xc200102f,
            },
            RiscvInst::Amominuw => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x60),
                match_pattern: 0xc000202f,
            },
            RiscvInst::Amominuwaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x62),
                match_pattern: 0xc400202f,
            },
            RiscvInst::Amominuwaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x63),
                match_pattern: 0xc600202f,
            },
            RiscvInst::Amominuwrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x61),
                match_pattern: 0xc200202f,
            },
            RiscvInst::Amoorb => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x20),
                match_pattern: 0x4000002f,
            },
            RiscvInst::Amoorbaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x22),
                match_pattern: 0x4400002f,
            },
            RiscvInst::Amoorbaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x23),
                match_pattern: 0x4600002f,
            },
            RiscvInst::Amoorbrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x21),
                match_pattern: 0x4200002f,
            },
            RiscvInst::Amoord => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x20),
                match_pattern: 0x4000302f,
            },
            RiscvInst::Amoordaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x22),
                match_pattern: 0x4400302f,
            },
            RiscvInst::Amoordaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x23),
                match_pattern: 0x4600302f,
            },
            RiscvInst::Amoordrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x21),
                match_pattern: 0x4200302f,
            },
            RiscvInst::Amoorh => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x20),
                match_pattern: 0x4000102f,
            },
            RiscvInst::Amoorhaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x22),
                match_pattern: 0x4400102f,
            },
            RiscvInst::Amoorhaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x23),
                match_pattern: 0x4600102f,
            },
            RiscvInst::Amoorhrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x21),
                match_pattern: 0x4200102f,
            },
            RiscvInst::Amoorw => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x20),
                match_pattern: 0x4000202f,
            },
            RiscvInst::Amoorwaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x22),
                match_pattern: 0x4400202f,
            },
            RiscvInst::Amoorwaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x23),
                match_pattern: 0x4600202f,
            },
            RiscvInst::Amoorwrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x21),
                match_pattern: 0x4200202f,
            },
            RiscvInst::Amoswapb => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x04),
                match_pattern: 0x0800002f,
            },
            RiscvInst::Amoswapbaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x06),
                match_pattern: 0x0c00002f,
            },
            RiscvInst::Amoswapbaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x07),
                match_pattern: 0x0e00002f,
            },
            RiscvInst::Amoswapbrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x05),
                match_pattern: 0x0a00002f,
            },
            RiscvInst::Amoswapd => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x04),
                match_pattern: 0x0800302f,
            },
            RiscvInst::Amoswapdaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x06),
                match_pattern: 0x0c00302f,
            },
            RiscvInst::Amoswapdaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x07),
                match_pattern: 0x0e00302f,
            },
            RiscvInst::Amoswapdrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x05),
                match_pattern: 0x0a00302f,
            },
            RiscvInst::Amoswaph => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x04),
                match_pattern: 0x0800102f,
            },
            RiscvInst::Amoswaphaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x06),
                match_pattern: 0x0c00102f,
            },
            RiscvInst::Amoswaphaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x07),
                match_pattern: 0x0e00102f,
            },
            RiscvInst::Amoswaphrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x05),
                match_pattern: 0x0a00102f,
            },
            RiscvInst::Amoswapw => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x04),
                match_pattern: 0x0800202f,
            },
            RiscvInst::Amoswapwaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x06),
                match_pattern: 0x0c00202f,
            },
            RiscvInst::Amoswapwaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x07),
                match_pattern: 0x0e00202f,
            },
            RiscvInst::Amoswapwrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x05),
                match_pattern: 0x0a00202f,
            },
            RiscvInst::Amoxorb => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x10),
                match_pattern: 0x2000002f,
            },
            RiscvInst::Amoxorbaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x12),
                match_pattern: 0x2400002f,
            },
            RiscvInst::Amoxorbaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x13),
                match_pattern: 0x2600002f,
            },
            RiscvInst::Amoxorbrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x11),
                match_pattern: 0x2200002f,
            },
            RiscvInst::Amoxord => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x10),
                match_pattern: 0x2000302f,
            },
            RiscvInst::Amoxordaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x12),
                match_pattern: 0x2400302f,
            },
            RiscvInst::Amoxordaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x13),
                match_pattern: 0x2600302f,
            },
            RiscvInst::Amoxordrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x11),
                match_pattern: 0x2200302f,
            },
            RiscvInst::Amoxorh => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x10),
                match_pattern: 0x2000102f,
            },
            RiscvInst::Amoxorhaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x12),
                match_pattern: 0x2400102f,
            },
            RiscvInst::Amoxorhaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x13),
                match_pattern: 0x2600102f,
            },
            RiscvInst::Amoxorhrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x11),
                match_pattern: 0x2200102f,
            },
            RiscvInst::Amoxorw => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x10),
                match_pattern: 0x2000202f,
            },
            RiscvInst::Amoxorwaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x12),
                match_pattern: 0x2400202f,
            },
            RiscvInst::Amoxorwaqrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x13),
                match_pattern: 0x2600202f,
            },
            RiscvInst::Amoxorwrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x11),
                match_pattern: 0x2200202f,
            },
            RiscvInst::And => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x7),
                funct7: Some(0x00),
                match_pattern: 0x00007033,
            },
            RiscvInst::Andi => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x7),
                funct7: Some(0x00),
                match_pattern: 0x00007013,
            },
            RiscvInst::Auipc => InstructionEncoding {
                opcode: 0x17,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000017,
            },
            RiscvInst::Bclr => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48001033,
            },
            RiscvInst::Bclri => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48001013,
            },
            RiscvInst::Beq => InstructionEncoding {
                opcode: 0x63,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000063,
            },
            RiscvInst::Bext => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x5),
                funct7: Some(0x24),
                match_pattern: 0x48005033,
            },
            RiscvInst::Bexti => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x5),
                funct7: Some(0x24),
                match_pattern: 0x48005013,
            },
            RiscvInst::Bge => InstructionEncoding {
                opcode: 0x63,
                funct3: Some(0x5),
                funct7: Some(0x00),
                match_pattern: 0x00005063,
            },
            RiscvInst::Bgeu => InstructionEncoding {
                opcode: 0x63,
                funct3: Some(0x7),
                funct7: Some(0x00),
                match_pattern: 0x00007063,
            },
            RiscvInst::Binv => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x1),
                funct7: Some(0x34),
                match_pattern: 0x68001033,
            },
            RiscvInst::Binvi => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x34),
                match_pattern: 0x68001013,
            },
            RiscvInst::Blt => InstructionEncoding {
                opcode: 0x63,
                funct3: Some(0x4),
                funct7: Some(0x00),
                match_pattern: 0x00004063,
            },
            RiscvInst::Bltu => InstructionEncoding {
                opcode: 0x63,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006063,
            },
            RiscvInst::Bne => InstructionEncoding {
                opcode: 0x63,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00001063,
            },
            RiscvInst::Brev8 => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x5),
                funct7: Some(0x34),
                match_pattern: 0x68705013,
            },
            RiscvInst::Bset => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x1),
                funct7: Some(0x14),
                match_pattern: 0x28001033,
            },
            RiscvInst::Bseti => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x14),
                match_pattern: 0x28001013,
            },
            RiscvInst::Cadd => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009002,
            },
            RiscvInst::Caddi => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000001,
            },
            RiscvInst::Caddi16sp => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006101,
            },
            RiscvInst::Caddi4spn => InstructionEncoding {
                opcode: 0x00,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000000,
            },
            RiscvInst::Caddiw => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x00002001,
            },
            RiscvInst::Caddw => InstructionEncoding {
                opcode: 0x21,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009c21,
            },
            RiscvInst::Cand => InstructionEncoding {
                opcode: 0x61,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008c61,
            },
            RiscvInst::Candi => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008801,
            },
            RiscvInst::Cbeqz => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x4),
                funct7: Some(0x00),
                match_pattern: 0x0000c001,
            },
            RiscvInst::Cbnez => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x0000e001,
            },
            RiscvInst::Cebreak => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009002,
            },
            RiscvInst::Cfld => InstructionEncoding {
                opcode: 0x00,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x00002000,
            },
            RiscvInst::Cfldsp => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x00002002,
            },
            RiscvInst::Cflw => InstructionEncoding {
                opcode: 0x00,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006000,
            },
            RiscvInst::Cflwsp => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006002,
            },
            RiscvInst::Cfsd => InstructionEncoding {
                opcode: 0x00,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x0000a000,
            },
            RiscvInst::Cfsdsp => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x0000a002,
            },
            RiscvInst::Cfsw => InstructionEncoding {
                opcode: 0x00,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x0000e000,
            },
            RiscvInst::Cfswsp => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x0000e002,
            },
            RiscvInst::Cj => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x0000a001,
            },
            RiscvInst::Cjal => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x00002001,
            },
            RiscvInst::Cjalr => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009002,
            },
            RiscvInst::Cjr => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008002,
            },
            RiscvInst::Clbu => InstructionEncoding {
                opcode: 0x00,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008000,
            },
            RiscvInst::Cld => InstructionEncoding {
                opcode: 0x00,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006000,
            },
            RiscvInst::Cldsp => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006002,
            },
            RiscvInst::Clh => InstructionEncoding {
                opcode: 0x40,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008440,
            },
            RiscvInst::Clhu => InstructionEncoding {
                opcode: 0x00,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008400,
            },
            RiscvInst::Cli => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x4),
                funct7: Some(0x00),
                match_pattern: 0x00004001,
            },
            RiscvInst::Clui => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006001,
            },
            RiscvInst::Clw => InstructionEncoding {
                opcode: 0x00,
                funct3: Some(0x4),
                funct7: Some(0x00),
                match_pattern: 0x00004000,
            },
            RiscvInst::Clwsp => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x4),
                funct7: Some(0x00),
                match_pattern: 0x00004002,
            },
            RiscvInst::Cmopn => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006081,
            },
            RiscvInst::Cmul => InstructionEncoding {
                opcode: 0x41,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009c41,
            },
            RiscvInst::Cmv => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008002,
            },
            RiscvInst::Cnop => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000001,
            },
            RiscvInst::Cnot => InstructionEncoding {
                opcode: 0x75,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009c75,
            },
            RiscvInst::Cntlall => InstructionEncoding {
                opcode: 0x16,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009016,
            },
            RiscvInst::Cntlp1 => InstructionEncoding {
                opcode: 0x0a,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x0000900a,
            },
            RiscvInst::Cntlpall => InstructionEncoding {
                opcode: 0x0e,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x0000900e,
            },
            RiscvInst::Cntls1 => InstructionEncoding {
                opcode: 0x12,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009012,
            },
            RiscvInst::Cor => InstructionEncoding {
                opcode: 0x41,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008c41,
            },
            RiscvInst::Csb => InstructionEncoding {
                opcode: 0x00,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008800,
            },
            RiscvInst::Csd => InstructionEncoding {
                opcode: 0x00,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x0000e000,
            },
            RiscvInst::Csdsp => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x0000e002,
            },
            RiscvInst::Csextb => InstructionEncoding {
                opcode: 0x65,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009c65,
            },
            RiscvInst::Csexth => InstructionEncoding {
                opcode: 0x6d,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009c6d,
            },
            RiscvInst::Csh => InstructionEncoding {
                opcode: 0x00,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008c00,
            },
            RiscvInst::Cslli => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000002,
            },
            RiscvInst::Csrai => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008401,
            },
            RiscvInst::Csrli => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008001,
            },
            RiscvInst::Csub => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008c01,
            },
            RiscvInst::Csubw => InstructionEncoding {
                opcode: 0x01,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009c01,
            },
            RiscvInst::Csw => InstructionEncoding {
                opcode: 0x00,
                funct3: Some(0x4),
                funct7: Some(0x00),
                match_pattern: 0x0000c000,
            },
            RiscvInst::Cswsp => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x4),
                funct7: Some(0x00),
                match_pattern: 0x0000c002,
            },
            RiscvInst::Cxor => InstructionEncoding {
                opcode: 0x21,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00008c21,
            },
            RiscvInst::Czextb => InstructionEncoding {
                opcode: 0x61,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009c61,
            },
            RiscvInst::Czexth => InstructionEncoding {
                opcode: 0x69,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009c69,
            },
            RiscvInst::Czextw => InstructionEncoding {
                opcode: 0x71,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00009c71,
            },
            RiscvInst::Cboclean => InstructionEncoding {
                opcode: 0x0f,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x0010200f,
            },
            RiscvInst::Cboflush => InstructionEncoding {
                opcode: 0x0f,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x0020200f,
            },
            RiscvInst::Cboinval => InstructionEncoding {
                opcode: 0x0f,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x0000200f,
            },
            RiscvInst::Cbozero => InstructionEncoding {
                opcode: 0x0f,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x0040200f,
            },
            RiscvInst::Clmulr => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x2),
                funct7: Some(0x05),
                match_pattern: 0x0a002033,
            },
            RiscvInst::Clz => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x30),
                match_pattern: 0x60001013,
            },
            RiscvInst::Clzw => InstructionEncoding {
                opcode: 0x1b,
                funct3: Some(0x1),
                funct7: Some(0x30),
                match_pattern: 0x6000101b,
            },
            RiscvInst::Cmjalt => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x0000a002,
            },
            RiscvInst::Cmjt => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x0000a002,
            },
            RiscvInst::Cmmva01s => InstructionEncoding {
                opcode: 0x62,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x0000ac62,
            },
            RiscvInst::Cmmvsa01 => InstructionEncoding {
                opcode: 0x22,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x0000ac22,
            },
            RiscvInst::Cmpop => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x3),
                funct7: Some(0x00),
                match_pattern: 0x0000ba02,
            },
            RiscvInst::Cmpopret => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x3),
                funct7: Some(0x00),
                match_pattern: 0x0000be02,
            },
            RiscvInst::Cmpopretz => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x3),
                funct7: Some(0x00),
                match_pattern: 0x0000bc02,
            },
            RiscvInst::Cmpush => InstructionEncoding {
                opcode: 0x02,
                funct3: Some(0x3),
                funct7: Some(0x00),
                match_pattern: 0x0000b802,
            },
            RiscvInst::Cpop => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x30),
                match_pattern: 0x60201013,
            },
            RiscvInst::Cpopw => InstructionEncoding {
                opcode: 0x1b,
                funct3: Some(0x1),
                funct7: Some(0x30),
                match_pattern: 0x6020101b,
            },
            RiscvInst::Csrrc => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x3),
                funct7: Some(0x00),
                match_pattern: 0x00003073,
            },
            RiscvInst::Csrrci => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x7),
                funct7: Some(0x00),
                match_pattern: 0x00007073,
            },
            RiscvInst::Csrrs => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x00002073,
            },
            RiscvInst::Csrrsi => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006073,
            },
            RiscvInst::Csrrw => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00001073,
            },
            RiscvInst::Csrrwi => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x5),
                funct7: Some(0x00),
                match_pattern: 0x00005073,
            },
            RiscvInst::Ctz => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x30),
                match_pattern: 0x60101013,
            },
            RiscvInst::Ctzw => InstructionEncoding {
                opcode: 0x1b,
                funct3: Some(0x1),
                funct7: Some(0x30),
                match_pattern: 0x6010101b,
            },
            RiscvInst::Czeroeqz => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x5),
                funct7: Some(0x07),
                match_pattern: 0x0e005033,
            },
            RiscvInst::Czeronez => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x7),
                funct7: Some(0x07),
                match_pattern: 0x0e007033,
            },
            RiscvInst::Div => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x4),
                funct7: Some(0x01),
                match_pattern: 0x02004033,
            },
            RiscvInst::Divu => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x5),
                funct7: Some(0x01),
                match_pattern: 0x02005033,
            },
            RiscvInst::Divuw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x5),
                funct7: Some(0x01),
                match_pattern: 0x0200503b,
            },
            RiscvInst::Divw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x4),
                funct7: Some(0x01),
                match_pattern: 0x0200403b,
            },
            RiscvInst::Dret => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x3d),
                match_pattern: 0x7b200073,
            },
            RiscvInst::Ebreak => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00100073,
            },
            RiscvInst::Ecall => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000073,
            },
            RiscvInst::Faddd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x01),
                match_pattern: 0x02000053,
            },
            RiscvInst::Faddh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x02),
                match_pattern: 0x04000053,
            },
            RiscvInst::Faddq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x03),
                match_pattern: 0x06000053,
            },
            RiscvInst::Fadds => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000053,
            },
            RiscvInst::Fclassd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x71),
                match_pattern: 0xe2001053,
            },
            RiscvInst::Fclassh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x72),
                match_pattern: 0xe4001053,
            },
            RiscvInst::Fclassq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x73),
                match_pattern: 0xe6001053,
            },
            RiscvInst::Fclasss => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x70),
                match_pattern: 0xe0001053,
            },
            RiscvInst::Fcvtbf16s => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x22),
                match_pattern: 0x44800053,
            },
            RiscvInst::Fcvtdh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x21),
                match_pattern: 0x42200053,
            },
            RiscvInst::Fcvtdl => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x69),
                match_pattern: 0xd2200053,
            },
            RiscvInst::Fcvtdlu => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x69),
                match_pattern: 0xd2300053,
            },
            RiscvInst::Fcvtdq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x21),
                match_pattern: 0x42300053,
            },
            RiscvInst::Fcvtds => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x21),
                match_pattern: 0x42000053,
            },
            RiscvInst::Fcvtdw => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x69),
                match_pattern: 0xd2000053,
            },
            RiscvInst::Fcvtdwu => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x69),
                match_pattern: 0xd2100053,
            },
            RiscvInst::Fcvthd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x22),
                match_pattern: 0x44100053,
            },
            RiscvInst::Fcvthl => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x6a),
                match_pattern: 0xd4200053,
            },
            RiscvInst::Fcvthlu => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x6a),
                match_pattern: 0xd4300053,
            },
            RiscvInst::Fcvthq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x22),
                match_pattern: 0x44300053,
            },
            RiscvInst::Fcvths => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x22),
                match_pattern: 0x44000053,
            },
            RiscvInst::Fcvthw => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x6a),
                match_pattern: 0xd4000053,
            },
            RiscvInst::Fcvthwu => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x6a),
                match_pattern: 0xd4100053,
            },
            RiscvInst::Fcvtld => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x61),
                match_pattern: 0xc2200053,
            },
            RiscvInst::Fcvtlh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x62),
                match_pattern: 0xc4200053,
            },
            RiscvInst::Fcvtlq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x63),
                match_pattern: 0xc6200053,
            },
            RiscvInst::Fcvtls => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x60),
                match_pattern: 0xc0200053,
            },
            RiscvInst::Fcvtlud => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x61),
                match_pattern: 0xc2300053,
            },
            RiscvInst::Fcvtluh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x62),
                match_pattern: 0xc4300053,
            },
            RiscvInst::Fcvtluq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x63),
                match_pattern: 0xc6300053,
            },
            RiscvInst::Fcvtlus => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x60),
                match_pattern: 0xc0300053,
            },
            RiscvInst::Fcvtqd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x23),
                match_pattern: 0x46100053,
            },
            RiscvInst::Fcvtqh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x23),
                match_pattern: 0x46200053,
            },
            RiscvInst::Fcvtql => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x6b),
                match_pattern: 0xd6200053,
            },
            RiscvInst::Fcvtqlu => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x6b),
                match_pattern: 0xd6300053,
            },
            RiscvInst::Fcvtqs => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x23),
                match_pattern: 0x46000053,
            },
            RiscvInst::Fcvtqw => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x6b),
                match_pattern: 0xd6000053,
            },
            RiscvInst::Fcvtqwu => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x6b),
                match_pattern: 0xd6100053,
            },
            RiscvInst::Fcvtsbf16 => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x20),
                match_pattern: 0x40600053,
            },
            RiscvInst::Fcvtsd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x20),
                match_pattern: 0x40100053,
            },
            RiscvInst::Fcvtsh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x20),
                match_pattern: 0x40200053,
            },
            RiscvInst::Fcvtsl => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x68),
                match_pattern: 0xd0200053,
            },
            RiscvInst::Fcvtslu => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x68),
                match_pattern: 0xd0300053,
            },
            RiscvInst::Fcvtsq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x20),
                match_pattern: 0x40300053,
            },
            RiscvInst::Fcvtsw => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x68),
                match_pattern: 0xd0000053,
            },
            RiscvInst::Fcvtswu => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x68),
                match_pattern: 0xd0100053,
            },
            RiscvInst::Fcvtwd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x61),
                match_pattern: 0xc2000053,
            },
            RiscvInst::Fcvtwh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x62),
                match_pattern: 0xc4000053,
            },
            RiscvInst::Fcvtwq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x63),
                match_pattern: 0xc6000053,
            },
            RiscvInst::Fcvtws => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x60),
                match_pattern: 0xc0000053,
            },
            RiscvInst::Fcvtwud => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x61),
                match_pattern: 0xc2100053,
            },
            RiscvInst::Fcvtwuh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x62),
                match_pattern: 0xc4100053,
            },
            RiscvInst::Fcvtwuq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x63),
                match_pattern: 0xc6100053,
            },
            RiscvInst::Fcvtwus => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x60),
                match_pattern: 0xc0100053,
            },
            RiscvInst::Fcvtmodwd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x61),
                match_pattern: 0xc2800053,
            },
            RiscvInst::Fdivd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x0d),
                match_pattern: 0x1a000053,
            },
            RiscvInst::Fdivh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x0e),
                match_pattern: 0x1c000053,
            },
            RiscvInst::Fdivq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x0f),
                match_pattern: 0x1e000053,
            },
            RiscvInst::Fdivs => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x0c),
                match_pattern: 0x18000053,
            },
            RiscvInst::Fence => InstructionEncoding {
                opcode: 0x0f,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x0000000f,
            },
            RiscvInst::Fencei => InstructionEncoding {
                opcode: 0x0f,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x0000100f,
            },
            RiscvInst::Fencetso => InstructionEncoding {
                opcode: 0x0f,
                funct3: Some(0x0),
                funct7: Some(0x41),
                match_pattern: 0x8330000f,
            },
            RiscvInst::Feqd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x2),
                funct7: Some(0x51),
                match_pattern: 0xa2002053,
            },
            RiscvInst::Feqh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x2),
                funct7: Some(0x52),
                match_pattern: 0xa4002053,
            },
            RiscvInst::Feqq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x2),
                funct7: Some(0x53),
                match_pattern: 0xa6002053,
            },
            RiscvInst::Feqs => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x2),
                funct7: Some(0x50),
                match_pattern: 0xa0002053,
            },
            RiscvInst::Fld => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x3),
                funct7: Some(0x00),
                match_pattern: 0x00003007,
            },
            RiscvInst::Fled => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x51),
                match_pattern: 0xa2000053,
            },
            RiscvInst::Fleh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x52),
                match_pattern: 0xa4000053,
            },
            RiscvInst::Fleq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x53),
                match_pattern: 0xa6000053,
            },
            RiscvInst::Fles => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x50),
                match_pattern: 0xa0000053,
            },
            RiscvInst::Fleqd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x4),
                funct7: Some(0x51),
                match_pattern: 0xa2004053,
            },
            RiscvInst::Fleqh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x4),
                funct7: Some(0x52),
                match_pattern: 0xa4004053,
            },
            RiscvInst::Fleqq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x4),
                funct7: Some(0x53),
                match_pattern: 0xa6004053,
            },
            RiscvInst::Fleqs => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x4),
                funct7: Some(0x50),
                match_pattern: 0xa0004053,
            },
            RiscvInst::Flh => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00001007,
            },
            RiscvInst::Flid => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x79),
                match_pattern: 0xf2100053,
            },
            RiscvInst::Flih => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x7a),
                match_pattern: 0xf4100053,
            },
            RiscvInst::Fliq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x7b),
                match_pattern: 0xf6100053,
            },
            RiscvInst::Flis => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x78),
                match_pattern: 0xf0100053,
            },
            RiscvInst::Flq => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x4),
                funct7: Some(0x00),
                match_pattern: 0x00004007,
            },
            RiscvInst::Fltd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x51),
                match_pattern: 0xa2001053,
            },
            RiscvInst::Flth => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x52),
                match_pattern: 0xa4001053,
            },
            RiscvInst::Fltq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x53),
                match_pattern: 0xa6001053,
            },
            RiscvInst::Flts => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x50),
                match_pattern: 0xa0001053,
            },
            RiscvInst::Fltqd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x5),
                funct7: Some(0x51),
                match_pattern: 0xa2005053,
            },
            RiscvInst::Fltqh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x5),
                funct7: Some(0x52),
                match_pattern: 0xa4005053,
            },
            RiscvInst::Fltqq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x5),
                funct7: Some(0x53),
                match_pattern: 0xa6005053,
            },
            RiscvInst::Fltqs => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x5),
                funct7: Some(0x50),
                match_pattern: 0xa0005053,
            },
            RiscvInst::Flw => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x00002007,
            },
            RiscvInst::Fmaddd => InstructionEncoding {
                opcode: 0x43,
                funct3: Some(0x0),
                funct7: Some(0x01),
                match_pattern: 0x02000043,
            },
            RiscvInst::Fmaddh => InstructionEncoding {
                opcode: 0x43,
                funct3: Some(0x0),
                funct7: Some(0x02),
                match_pattern: 0x04000043,
            },
            RiscvInst::Fmaddq => InstructionEncoding {
                opcode: 0x43,
                funct3: Some(0x0),
                funct7: Some(0x03),
                match_pattern: 0x06000043,
            },
            RiscvInst::Fmadds => InstructionEncoding {
                opcode: 0x43,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000043,
            },
            RiscvInst::Fmaxd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x15),
                match_pattern: 0x2a001053,
            },
            RiscvInst::Fmaxh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x16),
                match_pattern: 0x2c001053,
            },
            RiscvInst::Fmaxq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x17),
                match_pattern: 0x2e001053,
            },
            RiscvInst::Fmaxs => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x14),
                match_pattern: 0x28001053,
            },
            RiscvInst::Fmaxmd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x3),
                funct7: Some(0x15),
                match_pattern: 0x2a003053,
            },
            RiscvInst::Fmaxmh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x3),
                funct7: Some(0x16),
                match_pattern: 0x2c003053,
            },
            RiscvInst::Fmaxmq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x3),
                funct7: Some(0x17),
                match_pattern: 0x2e003053,
            },
            RiscvInst::Fmaxms => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x3),
                funct7: Some(0x14),
                match_pattern: 0x28003053,
            },
            RiscvInst::Fmind => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x15),
                match_pattern: 0x2a000053,
            },
            RiscvInst::Fminh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x16),
                match_pattern: 0x2c000053,
            },
            RiscvInst::Fminq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x17),
                match_pattern: 0x2e000053,
            },
            RiscvInst::Fmins => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x14),
                match_pattern: 0x28000053,
            },
            RiscvInst::Fminmd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x2),
                funct7: Some(0x15),
                match_pattern: 0x2a002053,
            },
            RiscvInst::Fminmh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x2),
                funct7: Some(0x16),
                match_pattern: 0x2c002053,
            },
            RiscvInst::Fminmq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x2),
                funct7: Some(0x17),
                match_pattern: 0x2e002053,
            },
            RiscvInst::Fminms => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x2),
                funct7: Some(0x14),
                match_pattern: 0x28002053,
            },
            RiscvInst::Fmsubd => InstructionEncoding {
                opcode: 0x47,
                funct3: Some(0x0),
                funct7: Some(0x01),
                match_pattern: 0x02000047,
            },
            RiscvInst::Fmsubh => InstructionEncoding {
                opcode: 0x47,
                funct3: Some(0x0),
                funct7: Some(0x02),
                match_pattern: 0x04000047,
            },
            RiscvInst::Fmsubq => InstructionEncoding {
                opcode: 0x47,
                funct3: Some(0x0),
                funct7: Some(0x03),
                match_pattern: 0x06000047,
            },
            RiscvInst::Fmsubs => InstructionEncoding {
                opcode: 0x47,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000047,
            },
            RiscvInst::Fmuld => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x09),
                match_pattern: 0x12000053,
            },
            RiscvInst::Fmulh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x0a),
                match_pattern: 0x14000053,
            },
            RiscvInst::Fmulq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x0b),
                match_pattern: 0x16000053,
            },
            RiscvInst::Fmuls => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x08),
                match_pattern: 0x10000053,
            },
            RiscvInst::Fmvdx => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x79),
                match_pattern: 0xf2000053,
            },
            RiscvInst::Fmvhx => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x7a),
                match_pattern: 0xf4000053,
            },
            RiscvInst::Fmvwx => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x78),
                match_pattern: 0xf0000053,
            },
            RiscvInst::Fmvxd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x71),
                match_pattern: 0xe2000053,
            },
            RiscvInst::Fmvxh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x72),
                match_pattern: 0xe4000053,
            },
            RiscvInst::Fmvxw => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x70),
                match_pattern: 0xe0000053,
            },
            RiscvInst::Fmvhxd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x71),
                match_pattern: 0xe2100053,
            },
            RiscvInst::Fmvhxq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x73),
                match_pattern: 0xe6100053,
            },
            RiscvInst::Fmvpdx => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x59),
                match_pattern: 0xb2000053,
            },
            RiscvInst::Fmvpqx => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x5b),
                match_pattern: 0xb6000053,
            },
            RiscvInst::Fnmaddd => InstructionEncoding {
                opcode: 0x4f,
                funct3: Some(0x0),
                funct7: Some(0x01),
                match_pattern: 0x0200004f,
            },
            RiscvInst::Fnmaddh => InstructionEncoding {
                opcode: 0x4f,
                funct3: Some(0x0),
                funct7: Some(0x02),
                match_pattern: 0x0400004f,
            },
            RiscvInst::Fnmaddq => InstructionEncoding {
                opcode: 0x4f,
                funct3: Some(0x0),
                funct7: Some(0x03),
                match_pattern: 0x0600004f,
            },
            RiscvInst::Fnmadds => InstructionEncoding {
                opcode: 0x4f,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x0000004f,
            },
            RiscvInst::Fnmsubd => InstructionEncoding {
                opcode: 0x4b,
                funct3: Some(0x0),
                funct7: Some(0x01),
                match_pattern: 0x0200004b,
            },
            RiscvInst::Fnmsubh => InstructionEncoding {
                opcode: 0x4b,
                funct3: Some(0x0),
                funct7: Some(0x02),
                match_pattern: 0x0400004b,
            },
            RiscvInst::Fnmsubq => InstructionEncoding {
                opcode: 0x4b,
                funct3: Some(0x0),
                funct7: Some(0x03),
                match_pattern: 0x0600004b,
            },
            RiscvInst::Fnmsubs => InstructionEncoding {
                opcode: 0x4b,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x0000004b,
            },
            RiscvInst::Froundd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x21),
                match_pattern: 0x42400053,
            },
            RiscvInst::Froundh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x22),
                match_pattern: 0x44400053,
            },
            RiscvInst::Froundq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x23),
                match_pattern: 0x46400053,
            },
            RiscvInst::Frounds => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x20),
                match_pattern: 0x40400053,
            },
            RiscvInst::Froundnxd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x21),
                match_pattern: 0x42500053,
            },
            RiscvInst::Froundnxh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x22),
                match_pattern: 0x44500053,
            },
            RiscvInst::Froundnxq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x23),
                match_pattern: 0x46500053,
            },
            RiscvInst::Froundnxs => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x20),
                match_pattern: 0x40500053,
            },
            RiscvInst::Fsd => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x3),
                funct7: Some(0x00),
                match_pattern: 0x00003027,
            },
            RiscvInst::Fsgnjd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x11),
                match_pattern: 0x22000053,
            },
            RiscvInst::Fsgnjh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x12),
                match_pattern: 0x24000053,
            },
            RiscvInst::Fsgnjq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x13),
                match_pattern: 0x26000053,
            },
            RiscvInst::Fsgnjs => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x10),
                match_pattern: 0x20000053,
            },
            RiscvInst::Fsgnjnd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x11),
                match_pattern: 0x22001053,
            },
            RiscvInst::Fsgnjnh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x12),
                match_pattern: 0x24001053,
            },
            RiscvInst::Fsgnjnq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x13),
                match_pattern: 0x26001053,
            },
            RiscvInst::Fsgnjns => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x1),
                funct7: Some(0x10),
                match_pattern: 0x20001053,
            },
            RiscvInst::Fsgnjxd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x2),
                funct7: Some(0x11),
                match_pattern: 0x22002053,
            },
            RiscvInst::Fsgnjxh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x2),
                funct7: Some(0x12),
                match_pattern: 0x24002053,
            },
            RiscvInst::Fsgnjxq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x2),
                funct7: Some(0x13),
                match_pattern: 0x26002053,
            },
            RiscvInst::Fsgnjxs => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x2),
                funct7: Some(0x10),
                match_pattern: 0x20002053,
            },
            RiscvInst::Fsh => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00001027,
            },
            RiscvInst::Fsq => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x4),
                funct7: Some(0x00),
                match_pattern: 0x00004027,
            },
            RiscvInst::Fsqrtd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x2d),
                match_pattern: 0x5a000053,
            },
            RiscvInst::Fsqrth => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x2e),
                match_pattern: 0x5c000053,
            },
            RiscvInst::Fsqrtq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x2f),
                match_pattern: 0x5e000053,
            },
            RiscvInst::Fsqrts => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x2c),
                match_pattern: 0x58000053,
            },
            RiscvInst::Fsubd => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x05),
                match_pattern: 0x0a000053,
            },
            RiscvInst::Fsubh => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x06),
                match_pattern: 0x0c000053,
            },
            RiscvInst::Fsubq => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x07),
                match_pattern: 0x0e000053,
            },
            RiscvInst::Fsubs => InstructionEncoding {
                opcode: 0x53,
                funct3: Some(0x0),
                funct7: Some(0x04),
                match_pattern: 0x08000053,
            },
            RiscvInst::Fsw => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x00002027,
            },
            RiscvInst::Hfencegvma => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x31),
                match_pattern: 0x62000073,
            },
            RiscvInst::Hfencevvma => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x11),
                match_pattern: 0x22000073,
            },
            RiscvInst::Hinvalgvma => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x33),
                match_pattern: 0x66000073,
            },
            RiscvInst::Hinvalvvma => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x13),
                match_pattern: 0x26000073,
            },
            RiscvInst::Hlvb => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x30),
                match_pattern: 0x60004073,
            },
            RiscvInst::Hlvbu => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x30),
                match_pattern: 0x60104073,
            },
            RiscvInst::Hlvd => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x36),
                match_pattern: 0x6c004073,
            },
            RiscvInst::Hlvh => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x32),
                match_pattern: 0x64004073,
            },
            RiscvInst::Hlvhu => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x32),
                match_pattern: 0x64104073,
            },
            RiscvInst::Hlvw => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x34),
                match_pattern: 0x68004073,
            },
            RiscvInst::Hlvwu => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x34),
                match_pattern: 0x68104073,
            },
            RiscvInst::Hlvxhu => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x32),
                match_pattern: 0x64304073,
            },
            RiscvInst::Hlvxwu => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x34),
                match_pattern: 0x68304073,
            },
            RiscvInst::Hsvb => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x31),
                match_pattern: 0x62004073,
            },
            RiscvInst::Hsvd => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x37),
                match_pattern: 0x6e004073,
            },
            RiscvInst::Hsvh => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x33),
                match_pattern: 0x66004073,
            },
            RiscvInst::Hsvw => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x35),
                match_pattern: 0x6a004073,
            },
            RiscvInst::Jal => InstructionEncoding {
                opcode: 0x6f,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x0000006f,
            },
            RiscvInst::Jalr => InstructionEncoding {
                opcode: 0x67,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000067,
            },
            RiscvInst::Lb => InstructionEncoding {
                opcode: 0x03,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000003,
            },
            RiscvInst::Lbaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x1a),
                match_pattern: 0x3400002f,
            },
            RiscvInst::Lbu => InstructionEncoding {
                opcode: 0x03,
                funct3: Some(0x4),
                funct7: Some(0x00),
                match_pattern: 0x00004003,
            },
            RiscvInst::Ld => InstructionEncoding {
                opcode: 0x03,
                funct3: Some(0x3),
                funct7: Some(0x00),
                match_pattern: 0x00003003,
            },
            RiscvInst::Ldaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x1a),
                match_pattern: 0x3400302f,
            },
            RiscvInst::Lh => InstructionEncoding {
                opcode: 0x03,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00001003,
            },
            RiscvInst::Lhaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x1a),
                match_pattern: 0x3400102f,
            },
            RiscvInst::Lhu => InstructionEncoding {
                opcode: 0x03,
                funct3: Some(0x5),
                funct7: Some(0x00),
                match_pattern: 0x00005003,
            },
            RiscvInst::Lpad => InstructionEncoding {
                opcode: 0x17,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000017,
            },
            RiscvInst::Lrd => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x08),
                match_pattern: 0x1000302f,
            },
            RiscvInst::Lrw => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x08),
                match_pattern: 0x1000202f,
            },
            RiscvInst::Lui => InstructionEncoding {
                opcode: 0x37,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000037,
            },
            RiscvInst::Lw => InstructionEncoding {
                opcode: 0x03,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x00002003,
            },
            RiscvInst::Lwaq => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x1a),
                match_pattern: 0x3400202f,
            },
            RiscvInst::Lwu => InstructionEncoding {
                opcode: 0x03,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006003,
            },
            RiscvInst::Max => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x6),
                funct7: Some(0x05),
                match_pattern: 0x0a006033,
            },
            RiscvInst::Maxu => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x7),
                funct7: Some(0x05),
                match_pattern: 0x0a007033,
            },
            RiscvInst::Min => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x4),
                funct7: Some(0x05),
                match_pattern: 0x0a004033,
            },
            RiscvInst::Minu => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x5),
                funct7: Some(0x05),
                match_pattern: 0x0a005033,
            },
            RiscvInst::Mnret => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x38),
                match_pattern: 0x70200073,
            },
            RiscvInst::Moprn => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x40),
                match_pattern: 0x81c04073,
            },
            RiscvInst::Moprrn => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x41),
                match_pattern: 0x82004073,
            },
            RiscvInst::Mret => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x18),
                match_pattern: 0x30200073,
            },
            RiscvInst::Mul => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x01),
                match_pattern: 0x02000033,
            },
            RiscvInst::Mulh => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x1),
                funct7: Some(0x01),
                match_pattern: 0x02001033,
            },
            RiscvInst::Mulhsu => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x2),
                funct7: Some(0x01),
                match_pattern: 0x02002033,
            },
            RiscvInst::Mulhu => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x3),
                funct7: Some(0x01),
                match_pattern: 0x02003033,
            },
            RiscvInst::Mulw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x0),
                funct7: Some(0x01),
                match_pattern: 0x0200003b,
            },
            RiscvInst::Ntlall => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00500033,
            },
            RiscvInst::Ntlp1 => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00200033,
            },
            RiscvInst::Ntlpall => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00300033,
            },
            RiscvInst::Ntls1 => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00400033,
            },
            RiscvInst::Or => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006033,
            },
            RiscvInst::Orcb => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x5),
                funct7: Some(0x14),
                match_pattern: 0x28705013,
            },
            RiscvInst::Ori => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006013,
            },
            RiscvInst::Pack => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x4),
                funct7: Some(0x04),
                match_pattern: 0x08004033,
            },
            RiscvInst::Packh => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x7),
                funct7: Some(0x04),
                match_pattern: 0x08007033,
            },
            RiscvInst::Packw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x4),
                funct7: Some(0x04),
                match_pattern: 0x0800403b,
            },
            RiscvInst::Pause => InstructionEncoding {
                opcode: 0x0f,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x0100000f,
            },
            RiscvInst::Prefetchi => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006013,
            },
            RiscvInst::Prefetchr => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00106013,
            },
            RiscvInst::Prefetchw => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00306013,
            },
            RiscvInst::Rem => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x6),
                funct7: Some(0x01),
                match_pattern: 0x02006033,
            },
            RiscvInst::Remu => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x7),
                funct7: Some(0x01),
                match_pattern: 0x02007033,
            },
            RiscvInst::Remuw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x7),
                funct7: Some(0x01),
                match_pattern: 0x0200703b,
            },
            RiscvInst::Remw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x6),
                funct7: Some(0x01),
                match_pattern: 0x0200603b,
            },
            RiscvInst::Rev8 => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x5),
                funct7: Some(0x35),
                match_pattern: 0x6b805013,
            },
            RiscvInst::Rori => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x5),
                funct7: Some(0x30),
                match_pattern: 0x60005013,
            },
            RiscvInst::Roriw => InstructionEncoding {
                opcode: 0x1b,
                funct3: Some(0x5),
                funct7: Some(0x30),
                match_pattern: 0x6000501b,
            },
            RiscvInst::Sb => InstructionEncoding {
                opcode: 0x23,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000023,
            },
            RiscvInst::Sbrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x0),
                funct7: Some(0x1d),
                match_pattern: 0x3a00002f,
            },
            RiscvInst::Scd => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x0c),
                match_pattern: 0x1800302f,
            },
            RiscvInst::Scw => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x0c),
                match_pattern: 0x1800202f,
            },
            RiscvInst::Sctrclr => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x08),
                match_pattern: 0x10400073,
            },
            RiscvInst::Sd => InstructionEncoding {
                opcode: 0x23,
                funct3: Some(0x3),
                funct7: Some(0x00),
                match_pattern: 0x00003023,
            },
            RiscvInst::Sdrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x1d),
                match_pattern: 0x3a00302f,
            },
            RiscvInst::Sextb => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x30),
                match_pattern: 0x60401013,
            },
            RiscvInst::Sexth => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x30),
                match_pattern: 0x60501013,
            },
            RiscvInst::Sfenceinvalir => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x0c),
                match_pattern: 0x18100073,
            },
            RiscvInst::Sfencevma => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x09),
                match_pattern: 0x12000073,
            },
            RiscvInst::Sfencewinval => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x0c),
                match_pattern: 0x18000073,
            },
            RiscvInst::Sh => InstructionEncoding {
                opcode: 0x23,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00001023,
            },
            RiscvInst::Shrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x1),
                funct7: Some(0x1d),
                match_pattern: 0x3a00102f,
            },
            RiscvInst::Sh1add => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x2),
                funct7: Some(0x10),
                match_pattern: 0x20002033,
            },
            RiscvInst::Sh1adduw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x2),
                funct7: Some(0x10),
                match_pattern: 0x2000203b,
            },
            RiscvInst::Sh2add => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x4),
                funct7: Some(0x10),
                match_pattern: 0x20004033,
            },
            RiscvInst::Sh2adduw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x4),
                funct7: Some(0x10),
                match_pattern: 0x2000403b,
            },
            RiscvInst::Sh3add => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x6),
                funct7: Some(0x10),
                match_pattern: 0x20006033,
            },
            RiscvInst::Sh3adduw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x6),
                funct7: Some(0x10),
                match_pattern: 0x2000603b,
            },
            RiscvInst::Sha256sig0 => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x08),
                match_pattern: 0x10201013,
            },
            RiscvInst::Sha256sig1 => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x08),
                match_pattern: 0x10301013,
            },
            RiscvInst::Sha256sum0 => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x08),
                match_pattern: 0x10001013,
            },
            RiscvInst::Sha256sum1 => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x08),
                match_pattern: 0x10101013,
            },
            RiscvInst::Sha512sig0 => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x08),
                match_pattern: 0x10601013,
            },
            RiscvInst::Sha512sig0h => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x2e),
                match_pattern: 0x5c000033,
            },
            RiscvInst::Sha512sig0l => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x2a),
                match_pattern: 0x54000033,
            },
            RiscvInst::Sha512sig1 => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x08),
                match_pattern: 0x10701013,
            },
            RiscvInst::Sha512sig1h => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x2f),
                match_pattern: 0x5e000033,
            },
            RiscvInst::Sha512sig1l => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x2b),
                match_pattern: 0x56000033,
            },
            RiscvInst::Sha512sum0 => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x08),
                match_pattern: 0x10401013,
            },
            RiscvInst::Sha512sum0r => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x28),
                match_pattern: 0x50000033,
            },
            RiscvInst::Sha512sum1 => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x08),
                match_pattern: 0x10501013,
            },
            RiscvInst::Sha512sum1r => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x29),
                match_pattern: 0x52000033,
            },
            RiscvInst::Sinvalvma => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x0b),
                match_pattern: 0x16000073,
            },
            RiscvInst::Sll => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00001033,
            },
            RiscvInst::Slli => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00001013,
            },
            RiscvInst::Slliuw => InstructionEncoding {
                opcode: 0x1b,
                funct3: Some(0x1),
                funct7: Some(0x04),
                match_pattern: 0x0800101b,
            },
            RiscvInst::Slliw => InstructionEncoding {
                opcode: 0x1b,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x0000101b,
            },
            RiscvInst::Sllw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x0000103b,
            },
            RiscvInst::Slt => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x00002033,
            },
            RiscvInst::Slti => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x00002013,
            },
            RiscvInst::Sltiu => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x3),
                funct7: Some(0x00),
                match_pattern: 0x00003013,
            },
            RiscvInst::Sltu => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x3),
                funct7: Some(0x00),
                match_pattern: 0x00003033,
            },
            RiscvInst::Sm3p0 => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x08),
                match_pattern: 0x10801013,
            },
            RiscvInst::Sm3p1 => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x08),
                match_pattern: 0x10901013,
            },
            RiscvInst::Sm4ed => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x18),
                match_pattern: 0x30000033,
            },
            RiscvInst::Sm4ks => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x1a),
                match_pattern: 0x34000033,
            },
            RiscvInst::Sra => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x5),
                funct7: Some(0x20),
                match_pattern: 0x40005033,
            },
            RiscvInst::Srai => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x5),
                funct7: Some(0x20),
                match_pattern: 0x40005013,
            },
            RiscvInst::Sraiw => InstructionEncoding {
                opcode: 0x1b,
                funct3: Some(0x5),
                funct7: Some(0x20),
                match_pattern: 0x4000501b,
            },
            RiscvInst::Sraw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x5),
                funct7: Some(0x20),
                match_pattern: 0x4000503b,
            },
            RiscvInst::Sret => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x08),
                match_pattern: 0x10200073,
            },
            RiscvInst::Srl => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x5),
                funct7: Some(0x00),
                match_pattern: 0x00005033,
            },
            RiscvInst::Srli => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x5),
                funct7: Some(0x00),
                match_pattern: 0x00005013,
            },
            RiscvInst::Srliw => InstructionEncoding {
                opcode: 0x1b,
                funct3: Some(0x5),
                funct7: Some(0x00),
                match_pattern: 0x0000501b,
            },
            RiscvInst::Srlw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x5),
                funct7: Some(0x00),
                match_pattern: 0x0000503b,
            },
            RiscvInst::Ssamoswapd => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x3),
                funct7: Some(0x24),
                match_pattern: 0x4800302f,
            },
            RiscvInst::Ssamoswapw => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x24),
                match_pattern: 0x4800202f,
            },
            RiscvInst::Sspopchkx1 => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x66),
                match_pattern: 0xcdc0c073,
            },
            RiscvInst::Sspopchkx5 => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x66),
                match_pattern: 0xcdc2c073,
            },
            RiscvInst::Sspushx1 => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x67),
                match_pattern: 0xce104073,
            },
            RiscvInst::Sspushx5 => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x67),
                match_pattern: 0xce504073,
            },
            RiscvInst::Ssrdp => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x4),
                funct7: Some(0x66),
                match_pattern: 0xcdc04073,
            },
            RiscvInst::Sub => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x0),
                funct7: Some(0x20),
                match_pattern: 0x40000033,
            },
            RiscvInst::Subw => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x0),
                funct7: Some(0x20),
                match_pattern: 0x4000003b,
            },
            RiscvInst::Sw => InstructionEncoding {
                opcode: 0x23,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x00002023,
            },
            RiscvInst::Swrl => InstructionEncoding {
                opcode: 0x2f,
                funct3: Some(0x2),
                funct7: Some(0x1d),
                match_pattern: 0x3a00202f,
            },
            RiscvInst::Unzip => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x5),
                funct7: Some(0x04),
                match_pattern: 0x08f05013,
            },
            RiscvInst::Vaaddvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x12),
                match_pattern: 0x24002057,
            },
            RiscvInst::Vaaddvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x12),
                match_pattern: 0x24006057,
            },
            RiscvInst::Vaadduvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x10),
                match_pattern: 0x20002057,
            },
            RiscvInst::Vaadduvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x10),
                match_pattern: 0x20006057,
            },
            RiscvInst::Vadcvim => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x20),
                match_pattern: 0x40003057,
            },
            RiscvInst::Vadcvvm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x20),
                match_pattern: 0x40000057,
            },
            RiscvInst::Vadcvxm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x20),
                match_pattern: 0x40004057,
            },
            RiscvInst::Vaddvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x00),
                match_pattern: 0x00003057,
            },
            RiscvInst::Vaddvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000057,
            },
            RiscvInst::Vaddvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x00),
                match_pattern: 0x00004057,
            },
            RiscvInst::Vaesdfvs => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x53),
                match_pattern: 0xa600a077,
            },
            RiscvInst::Vaesdfvv => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x51),
                match_pattern: 0xa200a077,
            },
            RiscvInst::Vaesdmvs => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x53),
                match_pattern: 0xa6002077,
            },
            RiscvInst::Vaesdmvv => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x51),
                match_pattern: 0xa2002077,
            },
            RiscvInst::Vaesefvs => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x53),
                match_pattern: 0xa601a077,
            },
            RiscvInst::Vaesefvv => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x51),
                match_pattern: 0xa201a077,
            },
            RiscvInst::Vaesemvs => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x53),
                match_pattern: 0xa6012077,
            },
            RiscvInst::Vaesemvv => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x51),
                match_pattern: 0xa2012077,
            },
            RiscvInst::Vaeskf1vi => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x45),
                match_pattern: 0x8a002077,
            },
            RiscvInst::Vaeskf2vi => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x55),
                match_pattern: 0xaa002077,
            },
            RiscvInst::Vaeszvs => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x53),
                match_pattern: 0xa603a077,
            },
            RiscvInst::Vandvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x12),
                match_pattern: 0x24003057,
            },
            RiscvInst::Vandvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x12),
                match_pattern: 0x24000057,
            },
            RiscvInst::Vandvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x12),
                match_pattern: 0x24004057,
            },
            RiscvInst::Vandnvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x02),
                match_pattern: 0x04000057,
            },
            RiscvInst::Vandnvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x02),
                match_pattern: 0x04004057,
            },
            RiscvInst::Vasubvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x16),
                match_pattern: 0x2c002057,
            },
            RiscvInst::Vasubvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x16),
                match_pattern: 0x2c006057,
            },
            RiscvInst::Vasubuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x14),
                match_pattern: 0x28002057,
            },
            RiscvInst::Vasubuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x14),
                match_pattern: 0x28006057,
            },
            RiscvInst::Vbrevv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x24),
                match_pattern: 0x48052057,
            },
            RiscvInst::Vbrev8v => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x24),
                match_pattern: 0x48042057,
            },
            RiscvInst::Vclmulvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x18),
                match_pattern: 0x30002057,
            },
            RiscvInst::Vclmulvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x18),
                match_pattern: 0x30006057,
            },
            RiscvInst::Vclmulhvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x1a),
                match_pattern: 0x34002057,
            },
            RiscvInst::Vclmulhvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x1a),
                match_pattern: 0x34006057,
            },
            RiscvInst::Vclzv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x24),
                match_pattern: 0x48062057,
            },
            RiscvInst::Vcompressvm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x2f),
                match_pattern: 0x5e002057,
            },
            RiscvInst::Vcpopm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x20),
                match_pattern: 0x40082057,
            },
            RiscvInst::Vcpopv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x24),
                match_pattern: 0x48072057,
            },
            RiscvInst::Vctzv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x24),
                match_pattern: 0x4806a057,
            },
            RiscvInst::Vdivvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x42),
                match_pattern: 0x84002057,
            },
            RiscvInst::Vdivvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x42),
                match_pattern: 0x84006057,
            },
            RiscvInst::Vdivuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x40),
                match_pattern: 0x80002057,
            },
            RiscvInst::Vdivuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x40),
                match_pattern: 0x80006057,
            },
            RiscvInst::Vfaddvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x00),
                match_pattern: 0x00005057,
            },
            RiscvInst::Vfaddvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x00),
                match_pattern: 0x00001057,
            },
            RiscvInst::Vfclassv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x26),
                match_pattern: 0x4c081057,
            },
            RiscvInst::Vfcvtfxv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48019057,
            },
            RiscvInst::Vfcvtfxuv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48011057,
            },
            RiscvInst::Vfcvtrtzxfv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48039057,
            },
            RiscvInst::Vfcvtrtzxufv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48031057,
            },
            RiscvInst::Vfcvtxfv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48009057,
            },
            RiscvInst::Vfcvtxufv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48001057,
            },
            RiscvInst::Vfdivvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x40),
                match_pattern: 0x80005057,
            },
            RiscvInst::Vfdivvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x40),
                match_pattern: 0x80001057,
            },
            RiscvInst::Vfirstm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x20),
                match_pattern: 0x4008a057,
            },
            RiscvInst::Vfmaccvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x58),
                match_pattern: 0xb0005057,
            },
            RiscvInst::Vfmaccvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x58),
                match_pattern: 0xb0001057,
            },
            RiscvInst::Vfmaddvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x50),
                match_pattern: 0xa0005057,
            },
            RiscvInst::Vfmaddvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x50),
                match_pattern: 0xa0001057,
            },
            RiscvInst::Vfmaxvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x0c),
                match_pattern: 0x18005057,
            },
            RiscvInst::Vfmaxvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x0c),
                match_pattern: 0x18001057,
            },
            RiscvInst::Vfmergevfm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x2e),
                match_pattern: 0x5c005057,
            },
            RiscvInst::Vfminvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x08),
                match_pattern: 0x10005057,
            },
            RiscvInst::Vfminvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x08),
                match_pattern: 0x10001057,
            },
            RiscvInst::Vfmsacvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x5c),
                match_pattern: 0xb8005057,
            },
            RiscvInst::Vfmsacvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x5c),
                match_pattern: 0xb8001057,
            },
            RiscvInst::Vfmsubvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x54),
                match_pattern: 0xa8005057,
            },
            RiscvInst::Vfmsubvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x54),
                match_pattern: 0xa8001057,
            },
            RiscvInst::Vfmulvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x48),
                match_pattern: 0x90005057,
            },
            RiscvInst::Vfmulvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x48),
                match_pattern: 0x90001057,
            },
            RiscvInst::Vfmvfs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x21),
                match_pattern: 0x42001057,
            },
            RiscvInst::Vfmvsf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x21),
                match_pattern: 0x42005057,
            },
            RiscvInst::Vfmvvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x2f),
                match_pattern: 0x5e005057,
            },
            RiscvInst::Vfncvtffw => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x480a1057,
            },
            RiscvInst::Vfncvtfxw => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48099057,
            },
            RiscvInst::Vfncvtfxuw => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48091057,
            },
            RiscvInst::Vfncvtrodffw => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x480a9057,
            },
            RiscvInst::Vfncvtrtzxfw => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x480b9057,
            },
            RiscvInst::Vfncvtrtzxufw => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x480b1057,
            },
            RiscvInst::Vfncvtxfw => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48089057,
            },
            RiscvInst::Vfncvtxufw => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48081057,
            },
            RiscvInst::Vfncvtbf16ffw => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x480e9057,
            },
            RiscvInst::Vfnmaccvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x5a),
                match_pattern: 0xb4005057,
            },
            RiscvInst::Vfnmaccvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x5a),
                match_pattern: 0xb4001057,
            },
            RiscvInst::Vfnmaddvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x52),
                match_pattern: 0xa4005057,
            },
            RiscvInst::Vfnmaddvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x52),
                match_pattern: 0xa4001057,
            },
            RiscvInst::Vfnmsacvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x5e),
                match_pattern: 0xbc005057,
            },
            RiscvInst::Vfnmsacvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x5e),
                match_pattern: 0xbc001057,
            },
            RiscvInst::Vfnmsubvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x56),
                match_pattern: 0xac005057,
            },
            RiscvInst::Vfnmsubvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x56),
                match_pattern: 0xac001057,
            },
            RiscvInst::Vfrdivvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x42),
                match_pattern: 0x84005057,
            },
            RiscvInst::Vfrec7v => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x26),
                match_pattern: 0x4c029057,
            },
            RiscvInst::Vfredmaxvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x0e),
                match_pattern: 0x1c001057,
            },
            RiscvInst::Vfredminvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x0a),
                match_pattern: 0x14001057,
            },
            RiscvInst::Vfredosumvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x06),
                match_pattern: 0x0c001057,
            },
            RiscvInst::Vfredusumvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x02),
                match_pattern: 0x04001057,
            },
            RiscvInst::Vfrsqrt7v => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x26),
                match_pattern: 0x4c021057,
            },
            RiscvInst::Vfrsubvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x4e),
                match_pattern: 0x9c005057,
            },
            RiscvInst::Vfsgnjvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x10),
                match_pattern: 0x20005057,
            },
            RiscvInst::Vfsgnjvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x10),
                match_pattern: 0x20001057,
            },
            RiscvInst::Vfsgnjnvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x12),
                match_pattern: 0x24005057,
            },
            RiscvInst::Vfsgnjnvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x12),
                match_pattern: 0x24001057,
            },
            RiscvInst::Vfsgnjxvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x14),
                match_pattern: 0x28005057,
            },
            RiscvInst::Vfsgnjxvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x14),
                match_pattern: 0x28001057,
            },
            RiscvInst::Vfslide1downvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x1e),
                match_pattern: 0x3c005057,
            },
            RiscvInst::Vfslide1upvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x1c),
                match_pattern: 0x38005057,
            },
            RiscvInst::Vfsqrtv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x26),
                match_pattern: 0x4c001057,
            },
            RiscvInst::Vfsubvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x04),
                match_pattern: 0x08005057,
            },
            RiscvInst::Vfsubvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x04),
                match_pattern: 0x08001057,
            },
            RiscvInst::Vfwaddvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x60),
                match_pattern: 0xc0005057,
            },
            RiscvInst::Vfwaddvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x60),
                match_pattern: 0xc0001057,
            },
            RiscvInst::Vfwaddwf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x68),
                match_pattern: 0xd0005057,
            },
            RiscvInst::Vfwaddwv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x68),
                match_pattern: 0xd0001057,
            },
            RiscvInst::Vfwcvtffv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48061057,
            },
            RiscvInst::Vfwcvtfxv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48059057,
            },
            RiscvInst::Vfwcvtfxuv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48051057,
            },
            RiscvInst::Vfwcvtrtzxfv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48079057,
            },
            RiscvInst::Vfwcvtrtzxufv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48071057,
            },
            RiscvInst::Vfwcvtxfv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48049057,
            },
            RiscvInst::Vfwcvtxufv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48041057,
            },
            RiscvInst::Vfwcvtbf16ffv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x24),
                match_pattern: 0x48069057,
            },
            RiscvInst::Vfwmaccvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x78),
                match_pattern: 0xf0005057,
            },
            RiscvInst::Vfwmaccvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x78),
                match_pattern: 0xf0001057,
            },
            RiscvInst::Vfwmaccbf16vf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x76),
                match_pattern: 0xec005057,
            },
            RiscvInst::Vfwmaccbf16vv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x76),
                match_pattern: 0xec001057,
            },
            RiscvInst::Vfwmsacvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x7c),
                match_pattern: 0xf8005057,
            },
            RiscvInst::Vfwmsacvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x7c),
                match_pattern: 0xf8001057,
            },
            RiscvInst::Vfwmulvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x70),
                match_pattern: 0xe0005057,
            },
            RiscvInst::Vfwmulvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x70),
                match_pattern: 0xe0001057,
            },
            RiscvInst::Vfwnmaccvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x7a),
                match_pattern: 0xf4005057,
            },
            RiscvInst::Vfwnmaccvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x7a),
                match_pattern: 0xf4001057,
            },
            RiscvInst::Vfwnmsacvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x7e),
                match_pattern: 0xfc005057,
            },
            RiscvInst::Vfwnmsacvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x7e),
                match_pattern: 0xfc001057,
            },
            RiscvInst::Vfwredosumvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x66),
                match_pattern: 0xcc001057,
            },
            RiscvInst::Vfwredusumvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x62),
                match_pattern: 0xc4001057,
            },
            RiscvInst::Vfwsubvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x64),
                match_pattern: 0xc8005057,
            },
            RiscvInst::Vfwsubvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x64),
                match_pattern: 0xc8001057,
            },
            RiscvInst::Vfwsubwf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x6c),
                match_pattern: 0xd8005057,
            },
            RiscvInst::Vfwsubwv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x6c),
                match_pattern: 0xd8001057,
            },
            RiscvInst::Vghshvv => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x59),
                match_pattern: 0xb2002077,
            },
            RiscvInst::Vgmulvv => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x51),
                match_pattern: 0xa208a077,
            },
            RiscvInst::Vidv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x28),
                match_pattern: 0x5008a057,
            },
            RiscvInst::Viotam => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x28),
                match_pattern: 0x50082057,
            },
            RiscvInst::Vl1re16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x01),
                match_pattern: 0x02805007,
            },
            RiscvInst::Vl1re32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x01),
                match_pattern: 0x02806007,
            },
            RiscvInst::Vl1re64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x01),
                match_pattern: 0x02807007,
            },
            RiscvInst::Vl1re8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x01),
                match_pattern: 0x02800007,
            },
            RiscvInst::Vl2re16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x11),
                match_pattern: 0x22805007,
            },
            RiscvInst::Vl2re32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x11),
                match_pattern: 0x22806007,
            },
            RiscvInst::Vl2re64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x11),
                match_pattern: 0x22807007,
            },
            RiscvInst::Vl2re8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x11),
                match_pattern: 0x22800007,
            },
            RiscvInst::Vl4re16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x31),
                match_pattern: 0x62805007,
            },
            RiscvInst::Vl4re32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x31),
                match_pattern: 0x62806007,
            },
            RiscvInst::Vl4re64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x31),
                match_pattern: 0x62807007,
            },
            RiscvInst::Vl4re8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x31),
                match_pattern: 0x62800007,
            },
            RiscvInst::Vl8re16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x71),
                match_pattern: 0xe2805007,
            },
            RiscvInst::Vl8re32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x71),
                match_pattern: 0xe2806007,
            },
            RiscvInst::Vl8re64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x71),
                match_pattern: 0xe2807007,
            },
            RiscvInst::Vl8re8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x71),
                match_pattern: 0xe2800007,
            },
            RiscvInst::Vle16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x00),
                match_pattern: 0x00005007,
            },
            RiscvInst::Vle16ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x00),
                match_pattern: 0x01005007,
            },
            RiscvInst::Vle32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006007,
            },
            RiscvInst::Vle32ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x01006007,
            },
            RiscvInst::Vle64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x00),
                match_pattern: 0x00007007,
            },
            RiscvInst::Vle64ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x00),
                match_pattern: 0x01007007,
            },
            RiscvInst::Vle8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000007,
            },
            RiscvInst::Vle8ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x01000007,
            },
            RiscvInst::Vlmv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x01),
                match_pattern: 0x02b00007,
            },
            RiscvInst::Vloxei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x06),
                match_pattern: 0x0c005007,
            },
            RiscvInst::Vloxei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x06),
                match_pattern: 0x0c006007,
            },
            RiscvInst::Vloxei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x06),
                match_pattern: 0x0c007007,
            },
            RiscvInst::Vloxei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x06),
                match_pattern: 0x0c000007,
            },
            RiscvInst::Vloxseg2ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x16),
                match_pattern: 0x2c005007,
            },
            RiscvInst::Vloxseg2ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x16),
                match_pattern: 0x2c006007,
            },
            RiscvInst::Vloxseg2ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x16),
                match_pattern: 0x2c007007,
            },
            RiscvInst::Vloxseg2ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x16),
                match_pattern: 0x2c000007,
            },
            RiscvInst::Vloxseg3ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x26),
                match_pattern: 0x4c005007,
            },
            RiscvInst::Vloxseg3ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x26),
                match_pattern: 0x4c006007,
            },
            RiscvInst::Vloxseg3ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x26),
                match_pattern: 0x4c007007,
            },
            RiscvInst::Vloxseg3ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x26),
                match_pattern: 0x4c000007,
            },
            RiscvInst::Vloxseg4ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x36),
                match_pattern: 0x6c005007,
            },
            RiscvInst::Vloxseg4ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x36),
                match_pattern: 0x6c006007,
            },
            RiscvInst::Vloxseg4ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x36),
                match_pattern: 0x6c007007,
            },
            RiscvInst::Vloxseg4ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x36),
                match_pattern: 0x6c000007,
            },
            RiscvInst::Vloxseg5ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x46),
                match_pattern: 0x8c005007,
            },
            RiscvInst::Vloxseg5ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x46),
                match_pattern: 0x8c006007,
            },
            RiscvInst::Vloxseg5ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x46),
                match_pattern: 0x8c007007,
            },
            RiscvInst::Vloxseg5ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x46),
                match_pattern: 0x8c000007,
            },
            RiscvInst::Vloxseg6ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x56),
                match_pattern: 0xac005007,
            },
            RiscvInst::Vloxseg6ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x56),
                match_pattern: 0xac006007,
            },
            RiscvInst::Vloxseg6ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x56),
                match_pattern: 0xac007007,
            },
            RiscvInst::Vloxseg6ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x56),
                match_pattern: 0xac000007,
            },
            RiscvInst::Vloxseg7ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x66),
                match_pattern: 0xcc005007,
            },
            RiscvInst::Vloxseg7ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x66),
                match_pattern: 0xcc006007,
            },
            RiscvInst::Vloxseg7ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x66),
                match_pattern: 0xcc007007,
            },
            RiscvInst::Vloxseg7ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x66),
                match_pattern: 0xcc000007,
            },
            RiscvInst::Vloxseg8ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x76),
                match_pattern: 0xec005007,
            },
            RiscvInst::Vloxseg8ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x76),
                match_pattern: 0xec006007,
            },
            RiscvInst::Vloxseg8ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x76),
                match_pattern: 0xec007007,
            },
            RiscvInst::Vloxseg8ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x76),
                match_pattern: 0xec000007,
            },
            RiscvInst::Vlse16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x04),
                match_pattern: 0x08005007,
            },
            RiscvInst::Vlse32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x04),
                match_pattern: 0x08006007,
            },
            RiscvInst::Vlse64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x04),
                match_pattern: 0x08007007,
            },
            RiscvInst::Vlse8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x04),
                match_pattern: 0x08000007,
            },
            RiscvInst::Vlseg2e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x10),
                match_pattern: 0x20005007,
            },
            RiscvInst::Vlseg2e16ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x10),
                match_pattern: 0x21005007,
            },
            RiscvInst::Vlseg2e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x10),
                match_pattern: 0x20006007,
            },
            RiscvInst::Vlseg2e32ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x10),
                match_pattern: 0x21006007,
            },
            RiscvInst::Vlseg2e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x10),
                match_pattern: 0x20007007,
            },
            RiscvInst::Vlseg2e64ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x10),
                match_pattern: 0x21007007,
            },
            RiscvInst::Vlseg2e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x10),
                match_pattern: 0x20000007,
            },
            RiscvInst::Vlseg2e8ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x10),
                match_pattern: 0x21000007,
            },
            RiscvInst::Vlseg3e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x20),
                match_pattern: 0x40005007,
            },
            RiscvInst::Vlseg3e16ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x20),
                match_pattern: 0x41005007,
            },
            RiscvInst::Vlseg3e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x20),
                match_pattern: 0x40006007,
            },
            RiscvInst::Vlseg3e32ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x20),
                match_pattern: 0x41006007,
            },
            RiscvInst::Vlseg3e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x20),
                match_pattern: 0x40007007,
            },
            RiscvInst::Vlseg3e64ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x20),
                match_pattern: 0x41007007,
            },
            RiscvInst::Vlseg3e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x20),
                match_pattern: 0x40000007,
            },
            RiscvInst::Vlseg3e8ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x20),
                match_pattern: 0x41000007,
            },
            RiscvInst::Vlseg4e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x30),
                match_pattern: 0x60005007,
            },
            RiscvInst::Vlseg4e16ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x30),
                match_pattern: 0x61005007,
            },
            RiscvInst::Vlseg4e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x30),
                match_pattern: 0x60006007,
            },
            RiscvInst::Vlseg4e32ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x30),
                match_pattern: 0x61006007,
            },
            RiscvInst::Vlseg4e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x30),
                match_pattern: 0x60007007,
            },
            RiscvInst::Vlseg4e64ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x30),
                match_pattern: 0x61007007,
            },
            RiscvInst::Vlseg4e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x30),
                match_pattern: 0x60000007,
            },
            RiscvInst::Vlseg4e8ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x30),
                match_pattern: 0x61000007,
            },
            RiscvInst::Vlseg5e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x40),
                match_pattern: 0x80005007,
            },
            RiscvInst::Vlseg5e16ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x40),
                match_pattern: 0x81005007,
            },
            RiscvInst::Vlseg5e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x40),
                match_pattern: 0x80006007,
            },
            RiscvInst::Vlseg5e32ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x40),
                match_pattern: 0x81006007,
            },
            RiscvInst::Vlseg5e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x40),
                match_pattern: 0x80007007,
            },
            RiscvInst::Vlseg5e64ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x40),
                match_pattern: 0x81007007,
            },
            RiscvInst::Vlseg5e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x40),
                match_pattern: 0x80000007,
            },
            RiscvInst::Vlseg5e8ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x40),
                match_pattern: 0x81000007,
            },
            RiscvInst::Vlseg6e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x50),
                match_pattern: 0xa0005007,
            },
            RiscvInst::Vlseg6e16ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x50),
                match_pattern: 0xa1005007,
            },
            RiscvInst::Vlseg6e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x50),
                match_pattern: 0xa0006007,
            },
            RiscvInst::Vlseg6e32ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x50),
                match_pattern: 0xa1006007,
            },
            RiscvInst::Vlseg6e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x50),
                match_pattern: 0xa0007007,
            },
            RiscvInst::Vlseg6e64ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x50),
                match_pattern: 0xa1007007,
            },
            RiscvInst::Vlseg6e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x50),
                match_pattern: 0xa0000007,
            },
            RiscvInst::Vlseg6e8ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x50),
                match_pattern: 0xa1000007,
            },
            RiscvInst::Vlseg7e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x60),
                match_pattern: 0xc0005007,
            },
            RiscvInst::Vlseg7e16ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x60),
                match_pattern: 0xc1005007,
            },
            RiscvInst::Vlseg7e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x60),
                match_pattern: 0xc0006007,
            },
            RiscvInst::Vlseg7e32ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x60),
                match_pattern: 0xc1006007,
            },
            RiscvInst::Vlseg7e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x60),
                match_pattern: 0xc0007007,
            },
            RiscvInst::Vlseg7e64ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x60),
                match_pattern: 0xc1007007,
            },
            RiscvInst::Vlseg7e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x60),
                match_pattern: 0xc0000007,
            },
            RiscvInst::Vlseg7e8ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x60),
                match_pattern: 0xc1000007,
            },
            RiscvInst::Vlseg8e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x70),
                match_pattern: 0xe0005007,
            },
            RiscvInst::Vlseg8e16ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x70),
                match_pattern: 0xe1005007,
            },
            RiscvInst::Vlseg8e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x70),
                match_pattern: 0xe0006007,
            },
            RiscvInst::Vlseg8e32ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x70),
                match_pattern: 0xe1006007,
            },
            RiscvInst::Vlseg8e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x70),
                match_pattern: 0xe0007007,
            },
            RiscvInst::Vlseg8e64ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x70),
                match_pattern: 0xe1007007,
            },
            RiscvInst::Vlseg8e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x70),
                match_pattern: 0xe0000007,
            },
            RiscvInst::Vlseg8e8ffv => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x70),
                match_pattern: 0xe1000007,
            },
            RiscvInst::Vlsseg2e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x14),
                match_pattern: 0x28005007,
            },
            RiscvInst::Vlsseg2e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x14),
                match_pattern: 0x28006007,
            },
            RiscvInst::Vlsseg2e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x14),
                match_pattern: 0x28007007,
            },
            RiscvInst::Vlsseg2e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x14),
                match_pattern: 0x28000007,
            },
            RiscvInst::Vlsseg3e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x24),
                match_pattern: 0x48005007,
            },
            RiscvInst::Vlsseg3e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x24),
                match_pattern: 0x48006007,
            },
            RiscvInst::Vlsseg3e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x24),
                match_pattern: 0x48007007,
            },
            RiscvInst::Vlsseg3e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x24),
                match_pattern: 0x48000007,
            },
            RiscvInst::Vlsseg4e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x34),
                match_pattern: 0x68005007,
            },
            RiscvInst::Vlsseg4e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x34),
                match_pattern: 0x68006007,
            },
            RiscvInst::Vlsseg4e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x34),
                match_pattern: 0x68007007,
            },
            RiscvInst::Vlsseg4e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x34),
                match_pattern: 0x68000007,
            },
            RiscvInst::Vlsseg5e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x44),
                match_pattern: 0x88005007,
            },
            RiscvInst::Vlsseg5e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x44),
                match_pattern: 0x88006007,
            },
            RiscvInst::Vlsseg5e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x44),
                match_pattern: 0x88007007,
            },
            RiscvInst::Vlsseg5e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x44),
                match_pattern: 0x88000007,
            },
            RiscvInst::Vlsseg6e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x54),
                match_pattern: 0xa8005007,
            },
            RiscvInst::Vlsseg6e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x54),
                match_pattern: 0xa8006007,
            },
            RiscvInst::Vlsseg6e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x54),
                match_pattern: 0xa8007007,
            },
            RiscvInst::Vlsseg6e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x54),
                match_pattern: 0xa8000007,
            },
            RiscvInst::Vlsseg7e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x64),
                match_pattern: 0xc8005007,
            },
            RiscvInst::Vlsseg7e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x64),
                match_pattern: 0xc8006007,
            },
            RiscvInst::Vlsseg7e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x64),
                match_pattern: 0xc8007007,
            },
            RiscvInst::Vlsseg7e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x64),
                match_pattern: 0xc8000007,
            },
            RiscvInst::Vlsseg8e16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x74),
                match_pattern: 0xe8005007,
            },
            RiscvInst::Vlsseg8e32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x74),
                match_pattern: 0xe8006007,
            },
            RiscvInst::Vlsseg8e64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x74),
                match_pattern: 0xe8007007,
            },
            RiscvInst::Vlsseg8e8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x74),
                match_pattern: 0xe8000007,
            },
            RiscvInst::Vluxei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x02),
                match_pattern: 0x04005007,
            },
            RiscvInst::Vluxei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x02),
                match_pattern: 0x04006007,
            },
            RiscvInst::Vluxei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x02),
                match_pattern: 0x04007007,
            },
            RiscvInst::Vluxei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x02),
                match_pattern: 0x04000007,
            },
            RiscvInst::Vluxseg2ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x12),
                match_pattern: 0x24005007,
            },
            RiscvInst::Vluxseg2ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x12),
                match_pattern: 0x24006007,
            },
            RiscvInst::Vluxseg2ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x12),
                match_pattern: 0x24007007,
            },
            RiscvInst::Vluxseg2ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x12),
                match_pattern: 0x24000007,
            },
            RiscvInst::Vluxseg3ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x22),
                match_pattern: 0x44005007,
            },
            RiscvInst::Vluxseg3ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x22),
                match_pattern: 0x44006007,
            },
            RiscvInst::Vluxseg3ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x22),
                match_pattern: 0x44007007,
            },
            RiscvInst::Vluxseg3ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x22),
                match_pattern: 0x44000007,
            },
            RiscvInst::Vluxseg4ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x32),
                match_pattern: 0x64005007,
            },
            RiscvInst::Vluxseg4ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x32),
                match_pattern: 0x64006007,
            },
            RiscvInst::Vluxseg4ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x32),
                match_pattern: 0x64007007,
            },
            RiscvInst::Vluxseg4ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x32),
                match_pattern: 0x64000007,
            },
            RiscvInst::Vluxseg5ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x42),
                match_pattern: 0x84005007,
            },
            RiscvInst::Vluxseg5ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x42),
                match_pattern: 0x84006007,
            },
            RiscvInst::Vluxseg5ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x42),
                match_pattern: 0x84007007,
            },
            RiscvInst::Vluxseg5ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x42),
                match_pattern: 0x84000007,
            },
            RiscvInst::Vluxseg6ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x52),
                match_pattern: 0xa4005007,
            },
            RiscvInst::Vluxseg6ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x52),
                match_pattern: 0xa4006007,
            },
            RiscvInst::Vluxseg6ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x52),
                match_pattern: 0xa4007007,
            },
            RiscvInst::Vluxseg6ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x52),
                match_pattern: 0xa4000007,
            },
            RiscvInst::Vluxseg7ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x62),
                match_pattern: 0xc4005007,
            },
            RiscvInst::Vluxseg7ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x62),
                match_pattern: 0xc4006007,
            },
            RiscvInst::Vluxseg7ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x62),
                match_pattern: 0xc4007007,
            },
            RiscvInst::Vluxseg7ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x62),
                match_pattern: 0xc4000007,
            },
            RiscvInst::Vluxseg8ei16v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x5),
                funct7: Some(0x72),
                match_pattern: 0xe4005007,
            },
            RiscvInst::Vluxseg8ei32v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x6),
                funct7: Some(0x72),
                match_pattern: 0xe4006007,
            },
            RiscvInst::Vluxseg8ei64v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x7),
                funct7: Some(0x72),
                match_pattern: 0xe4007007,
            },
            RiscvInst::Vluxseg8ei8v => InstructionEncoding {
                opcode: 0x07,
                funct3: Some(0x0),
                funct7: Some(0x72),
                match_pattern: 0xe4000007,
            },
            RiscvInst::Vmaccvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x5a),
                match_pattern: 0xb4002057,
            },
            RiscvInst::Vmaccvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x5a),
                match_pattern: 0xb4006057,
            },
            RiscvInst::Vmadcvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x23),
                match_pattern: 0x46003057,
            },
            RiscvInst::Vmadcvim => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x22),
                match_pattern: 0x44003057,
            },
            RiscvInst::Vmadcvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x23),
                match_pattern: 0x46000057,
            },
            RiscvInst::Vmadcvvm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x22),
                match_pattern: 0x44000057,
            },
            RiscvInst::Vmadcvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x23),
                match_pattern: 0x46004057,
            },
            RiscvInst::Vmadcvxm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x22),
                match_pattern: 0x44004057,
            },
            RiscvInst::Vmaddvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x52),
                match_pattern: 0xa4002057,
            },
            RiscvInst::Vmaddvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x52),
                match_pattern: 0xa4006057,
            },
            RiscvInst::Vmandmm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x33),
                match_pattern: 0x66002057,
            },
            RiscvInst::Vmandnmm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x31),
                match_pattern: 0x62002057,
            },
            RiscvInst::Vmaxvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x0e),
                match_pattern: 0x1c000057,
            },
            RiscvInst::Vmaxvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x0e),
                match_pattern: 0x1c004057,
            },
            RiscvInst::Vmaxuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x0c),
                match_pattern: 0x18000057,
            },
            RiscvInst::Vmaxuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x0c),
                match_pattern: 0x18004057,
            },
            RiscvInst::Vmergevim => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x2e),
                match_pattern: 0x5c003057,
            },
            RiscvInst::Vmergevvm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x2e),
                match_pattern: 0x5c000057,
            },
            RiscvInst::Vmergevxm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x2e),
                match_pattern: 0x5c004057,
            },
            RiscvInst::Vmfeqvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x30),
                match_pattern: 0x60005057,
            },
            RiscvInst::Vmfeqvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x30),
                match_pattern: 0x60001057,
            },
            RiscvInst::Vmfgevf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x3e),
                match_pattern: 0x7c005057,
            },
            RiscvInst::Vmfgtvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x3a),
                match_pattern: 0x74005057,
            },
            RiscvInst::Vmflevf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x32),
                match_pattern: 0x64005057,
            },
            RiscvInst::Vmflevv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x32),
                match_pattern: 0x64001057,
            },
            RiscvInst::Vmfltvf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x36),
                match_pattern: 0x6c005057,
            },
            RiscvInst::Vmfltvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x36),
                match_pattern: 0x6c001057,
            },
            RiscvInst::Vmfnevf => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x5),
                funct7: Some(0x38),
                match_pattern: 0x70005057,
            },
            RiscvInst::Vmfnevv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x1),
                funct7: Some(0x38),
                match_pattern: 0x70001057,
            },
            RiscvInst::Vminvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x0a),
                match_pattern: 0x14000057,
            },
            RiscvInst::Vminvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x0a),
                match_pattern: 0x14004057,
            },
            RiscvInst::Vminuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x08),
                match_pattern: 0x10000057,
            },
            RiscvInst::Vminuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x08),
                match_pattern: 0x10004057,
            },
            RiscvInst::Vmnandmm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x3b),
                match_pattern: 0x76002057,
            },
            RiscvInst::Vmnormm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x3d),
                match_pattern: 0x7a002057,
            },
            RiscvInst::Vmormm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x35),
                match_pattern: 0x6a002057,
            },
            RiscvInst::Vmornmm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x39),
                match_pattern: 0x72002057,
            },
            RiscvInst::Vmsbcvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x27),
                match_pattern: 0x4e000057,
            },
            RiscvInst::Vmsbcvvm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x26),
                match_pattern: 0x4c000057,
            },
            RiscvInst::Vmsbcvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x27),
                match_pattern: 0x4e004057,
            },
            RiscvInst::Vmsbcvxm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x26),
                match_pattern: 0x4c004057,
            },
            RiscvInst::Vmsbfm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x28),
                match_pattern: 0x5000a057,
            },
            RiscvInst::Vmseqvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x30),
                match_pattern: 0x60003057,
            },
            RiscvInst::Vmseqvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x30),
                match_pattern: 0x60000057,
            },
            RiscvInst::Vmseqvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x30),
                match_pattern: 0x60004057,
            },
            RiscvInst::Vmsgtvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x3e),
                match_pattern: 0x7c003057,
            },
            RiscvInst::Vmsgtvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x3e),
                match_pattern: 0x7c004057,
            },
            RiscvInst::Vmsgtuvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x3c),
                match_pattern: 0x78003057,
            },
            RiscvInst::Vmsgtuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x3c),
                match_pattern: 0x78004057,
            },
            RiscvInst::Vmsifm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x28),
                match_pattern: 0x5001a057,
            },
            RiscvInst::Vmslevi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x3a),
                match_pattern: 0x74003057,
            },
            RiscvInst::Vmslevv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x3a),
                match_pattern: 0x74000057,
            },
            RiscvInst::Vmslevx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x3a),
                match_pattern: 0x74004057,
            },
            RiscvInst::Vmsleuvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x38),
                match_pattern: 0x70003057,
            },
            RiscvInst::Vmsleuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x38),
                match_pattern: 0x70000057,
            },
            RiscvInst::Vmsleuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x38),
                match_pattern: 0x70004057,
            },
            RiscvInst::Vmsltvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x36),
                match_pattern: 0x6c000057,
            },
            RiscvInst::Vmsltvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x36),
                match_pattern: 0x6c004057,
            },
            RiscvInst::Vmsltuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x34),
                match_pattern: 0x68000057,
            },
            RiscvInst::Vmsltuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x34),
                match_pattern: 0x68004057,
            },
            RiscvInst::Vmsnevi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x32),
                match_pattern: 0x64003057,
            },
            RiscvInst::Vmsnevv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x32),
                match_pattern: 0x64000057,
            },
            RiscvInst::Vmsnevx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x32),
                match_pattern: 0x64004057,
            },
            RiscvInst::Vmsofm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x28),
                match_pattern: 0x50012057,
            },
            RiscvInst::Vmulvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x4a),
                match_pattern: 0x94002057,
            },
            RiscvInst::Vmulvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x4a),
                match_pattern: 0x94006057,
            },
            RiscvInst::Vmulhvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x4e),
                match_pattern: 0x9c002057,
            },
            RiscvInst::Vmulhvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x4e),
                match_pattern: 0x9c006057,
            },
            RiscvInst::Vmulhsuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x4c),
                match_pattern: 0x98002057,
            },
            RiscvInst::Vmulhsuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x4c),
                match_pattern: 0x98006057,
            },
            RiscvInst::Vmulhuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x48),
                match_pattern: 0x90002057,
            },
            RiscvInst::Vmulhuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x48),
                match_pattern: 0x90006057,
            },
            RiscvInst::Vmvsx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x21),
                match_pattern: 0x42006057,
            },
            RiscvInst::Vmvvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x2f),
                match_pattern: 0x5e003057,
            },
            RiscvInst::Vmvvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x2f),
                match_pattern: 0x5e000057,
            },
            RiscvInst::Vmvvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x2f),
                match_pattern: 0x5e004057,
            },
            RiscvInst::Vmvxs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x21),
                match_pattern: 0x42002057,
            },
            RiscvInst::Vmv1rv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x4f),
                match_pattern: 0x9e003057,
            },
            RiscvInst::Vmv2rv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x4f),
                match_pattern: 0x9e00b057,
            },
            RiscvInst::Vmv4rv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x4f),
                match_pattern: 0x9e01b057,
            },
            RiscvInst::Vmv8rv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x4f),
                match_pattern: 0x9e03b057,
            },
            RiscvInst::Vmxnormm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x3f),
                match_pattern: 0x7e002057,
            },
            RiscvInst::Vmxormm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x37),
                match_pattern: 0x6e002057,
            },
            RiscvInst::Vnclipwi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x5e),
                match_pattern: 0xbc003057,
            },
            RiscvInst::Vnclipwv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x5e),
                match_pattern: 0xbc000057,
            },
            RiscvInst::Vnclipwx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x5e),
                match_pattern: 0xbc004057,
            },
            RiscvInst::Vnclipuwi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x5c),
                match_pattern: 0xb8003057,
            },
            RiscvInst::Vnclipuwv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x5c),
                match_pattern: 0xb8000057,
            },
            RiscvInst::Vnclipuwx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x5c),
                match_pattern: 0xb8004057,
            },
            RiscvInst::Vnmsacvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x5e),
                match_pattern: 0xbc002057,
            },
            RiscvInst::Vnmsacvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x5e),
                match_pattern: 0xbc006057,
            },
            RiscvInst::Vnmsubvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x56),
                match_pattern: 0xac002057,
            },
            RiscvInst::Vnmsubvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x56),
                match_pattern: 0xac006057,
            },
            RiscvInst::Vnsrawi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x5a),
                match_pattern: 0xb4003057,
            },
            RiscvInst::Vnsrawv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x5a),
                match_pattern: 0xb4000057,
            },
            RiscvInst::Vnsrawx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x5a),
                match_pattern: 0xb4004057,
            },
            RiscvInst::Vnsrlwi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x58),
                match_pattern: 0xb0003057,
            },
            RiscvInst::Vnsrlwv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x58),
                match_pattern: 0xb0000057,
            },
            RiscvInst::Vnsrlwx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x58),
                match_pattern: 0xb0004057,
            },
            RiscvInst::Vorvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x14),
                match_pattern: 0x28003057,
            },
            RiscvInst::Vorvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x14),
                match_pattern: 0x28000057,
            },
            RiscvInst::Vorvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x14),
                match_pattern: 0x28004057,
            },
            RiscvInst::Vredandvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x02),
                match_pattern: 0x04002057,
            },
            RiscvInst::Vredmaxvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x0e),
                match_pattern: 0x1c002057,
            },
            RiscvInst::Vredmaxuvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x0c),
                match_pattern: 0x18002057,
            },
            RiscvInst::Vredminvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x0a),
                match_pattern: 0x14002057,
            },
            RiscvInst::Vredminuvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x08),
                match_pattern: 0x10002057,
            },
            RiscvInst::Vredorvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x04),
                match_pattern: 0x08002057,
            },
            RiscvInst::Vredsumvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x00),
                match_pattern: 0x00002057,
            },
            RiscvInst::Vredxorvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x06),
                match_pattern: 0x0c002057,
            },
            RiscvInst::Vremvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x46),
                match_pattern: 0x8c002057,
            },
            RiscvInst::Vremvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x46),
                match_pattern: 0x8c006057,
            },
            RiscvInst::Vremuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x44),
                match_pattern: 0x88002057,
            },
            RiscvInst::Vremuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x44),
                match_pattern: 0x88006057,
            },
            RiscvInst::Vrev8v => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x24),
                match_pattern: 0x4804a057,
            },
            RiscvInst::Vrgathervi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x18),
                match_pattern: 0x30003057,
            },
            RiscvInst::Vrgathervv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x18),
                match_pattern: 0x30000057,
            },
            RiscvInst::Vrgathervx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x18),
                match_pattern: 0x30004057,
            },
            RiscvInst::Vrgatherei16vv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x1c),
                match_pattern: 0x38000057,
            },
            RiscvInst::Vrolvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x2a),
                match_pattern: 0x54000057,
            },
            RiscvInst::Vrolvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x2a),
                match_pattern: 0x54004057,
            },
            RiscvInst::Vrorvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x28),
                match_pattern: 0x50003057,
            },
            RiscvInst::Vrorvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x28),
                match_pattern: 0x50000057,
            },
            RiscvInst::Vrorvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x28),
                match_pattern: 0x50004057,
            },
            RiscvInst::Vrsubvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x06),
                match_pattern: 0x0c003057,
            },
            RiscvInst::Vrsubvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x06),
                match_pattern: 0x0c004057,
            },
            RiscvInst::Vs1rv => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x01),
                match_pattern: 0x02800027,
            },
            RiscvInst::Vs2rv => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x11),
                match_pattern: 0x22800027,
            },
            RiscvInst::Vs4rv => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x31),
                match_pattern: 0x62800027,
            },
            RiscvInst::Vs8rv => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x71),
                match_pattern: 0xe2800027,
            },
            RiscvInst::Vsaddvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x42),
                match_pattern: 0x84003057,
            },
            RiscvInst::Vsaddvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x42),
                match_pattern: 0x84000057,
            },
            RiscvInst::Vsaddvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x42),
                match_pattern: 0x84004057,
            },
            RiscvInst::Vsadduvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x40),
                match_pattern: 0x80003057,
            },
            RiscvInst::Vsadduvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x40),
                match_pattern: 0x80000057,
            },
            RiscvInst::Vsadduvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x40),
                match_pattern: 0x80004057,
            },
            RiscvInst::Vsbcvvm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x24),
                match_pattern: 0x48000057,
            },
            RiscvInst::Vsbcvxm => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x24),
                match_pattern: 0x48004057,
            },
            RiscvInst::Vse16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x00),
                match_pattern: 0x00005027,
            },
            RiscvInst::Vse32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x00),
                match_pattern: 0x00006027,
            },
            RiscvInst::Vse64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x00),
                match_pattern: 0x00007027,
            },
            RiscvInst::Vse8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00000027,
            },
            RiscvInst::Vsetivli => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x7),
                funct7: Some(0x60),
                match_pattern: 0xc0007057,
            },
            RiscvInst::Vsetvl => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x7),
                funct7: Some(0x40),
                match_pattern: 0x80007057,
            },
            RiscvInst::Vsetvli => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x7),
                funct7: Some(0x00),
                match_pattern: 0x00007057,
            },
            RiscvInst::Vsextvf2 => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x24),
                match_pattern: 0x4803a057,
            },
            RiscvInst::Vsextvf4 => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x24),
                match_pattern: 0x4802a057,
            },
            RiscvInst::Vsextvf8 => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x24),
                match_pattern: 0x4801a057,
            },
            RiscvInst::Vsha2chvv => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x5d),
                match_pattern: 0xba002077,
            },
            RiscvInst::Vsha2clvv => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x5f),
                match_pattern: 0xbe002077,
            },
            RiscvInst::Vsha2msvv => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x5b),
                match_pattern: 0xb6002077,
            },
            RiscvInst::Vslide1downvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x1e),
                match_pattern: 0x3c006057,
            },
            RiscvInst::Vslide1upvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x1c),
                match_pattern: 0x38006057,
            },
            RiscvInst::Vslidedownvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x1e),
                match_pattern: 0x3c003057,
            },
            RiscvInst::Vslidedownvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x1e),
                match_pattern: 0x3c004057,
            },
            RiscvInst::Vslideupvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x1c),
                match_pattern: 0x38003057,
            },
            RiscvInst::Vslideupvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x1c),
                match_pattern: 0x38004057,
            },
            RiscvInst::Vsllvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x4a),
                match_pattern: 0x94003057,
            },
            RiscvInst::Vsllvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x4a),
                match_pattern: 0x94000057,
            },
            RiscvInst::Vsllvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x4a),
                match_pattern: 0x94004057,
            },
            RiscvInst::Vsmv => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x01),
                match_pattern: 0x02b00027,
            },
            RiscvInst::Vsm3cvi => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x57),
                match_pattern: 0xae002077,
            },
            RiscvInst::Vsm3mevv => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x41),
                match_pattern: 0x82002077,
            },
            RiscvInst::Vsm4kvi => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x43),
                match_pattern: 0x86002077,
            },
            RiscvInst::Vsm4rvs => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x53),
                match_pattern: 0xa6082077,
            },
            RiscvInst::Vsm4rvv => InstructionEncoding {
                opcode: 0x77,
                funct3: Some(0x2),
                funct7: Some(0x51),
                match_pattern: 0xa2082077,
            },
            RiscvInst::Vsmulvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x4e),
                match_pattern: 0x9c000057,
            },
            RiscvInst::Vsmulvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x4e),
                match_pattern: 0x9c004057,
            },
            RiscvInst::Vsoxei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x06),
                match_pattern: 0x0c005027,
            },
            RiscvInst::Vsoxei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x06),
                match_pattern: 0x0c006027,
            },
            RiscvInst::Vsoxei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x06),
                match_pattern: 0x0c007027,
            },
            RiscvInst::Vsoxei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x06),
                match_pattern: 0x0c000027,
            },
            RiscvInst::Vsoxseg2ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x16),
                match_pattern: 0x2c005027,
            },
            RiscvInst::Vsoxseg2ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x16),
                match_pattern: 0x2c006027,
            },
            RiscvInst::Vsoxseg2ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x16),
                match_pattern: 0x2c007027,
            },
            RiscvInst::Vsoxseg2ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x16),
                match_pattern: 0x2c000027,
            },
            RiscvInst::Vsoxseg3ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x26),
                match_pattern: 0x4c005027,
            },
            RiscvInst::Vsoxseg3ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x26),
                match_pattern: 0x4c006027,
            },
            RiscvInst::Vsoxseg3ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x26),
                match_pattern: 0x4c007027,
            },
            RiscvInst::Vsoxseg3ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x26),
                match_pattern: 0x4c000027,
            },
            RiscvInst::Vsoxseg4ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x36),
                match_pattern: 0x6c005027,
            },
            RiscvInst::Vsoxseg4ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x36),
                match_pattern: 0x6c006027,
            },
            RiscvInst::Vsoxseg4ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x36),
                match_pattern: 0x6c007027,
            },
            RiscvInst::Vsoxseg4ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x36),
                match_pattern: 0x6c000027,
            },
            RiscvInst::Vsoxseg5ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x46),
                match_pattern: 0x8c005027,
            },
            RiscvInst::Vsoxseg5ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x46),
                match_pattern: 0x8c006027,
            },
            RiscvInst::Vsoxseg5ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x46),
                match_pattern: 0x8c007027,
            },
            RiscvInst::Vsoxseg5ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x46),
                match_pattern: 0x8c000027,
            },
            RiscvInst::Vsoxseg6ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x56),
                match_pattern: 0xac005027,
            },
            RiscvInst::Vsoxseg6ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x56),
                match_pattern: 0xac006027,
            },
            RiscvInst::Vsoxseg6ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x56),
                match_pattern: 0xac007027,
            },
            RiscvInst::Vsoxseg6ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x56),
                match_pattern: 0xac000027,
            },
            RiscvInst::Vsoxseg7ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x66),
                match_pattern: 0xcc005027,
            },
            RiscvInst::Vsoxseg7ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x66),
                match_pattern: 0xcc006027,
            },
            RiscvInst::Vsoxseg7ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x66),
                match_pattern: 0xcc007027,
            },
            RiscvInst::Vsoxseg7ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x66),
                match_pattern: 0xcc000027,
            },
            RiscvInst::Vsoxseg8ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x76),
                match_pattern: 0xec005027,
            },
            RiscvInst::Vsoxseg8ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x76),
                match_pattern: 0xec006027,
            },
            RiscvInst::Vsoxseg8ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x76),
                match_pattern: 0xec007027,
            },
            RiscvInst::Vsoxseg8ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x76),
                match_pattern: 0xec000027,
            },
            RiscvInst::Vsravi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x52),
                match_pattern: 0xa4003057,
            },
            RiscvInst::Vsravv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x52),
                match_pattern: 0xa4000057,
            },
            RiscvInst::Vsravx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x52),
                match_pattern: 0xa4004057,
            },
            RiscvInst::Vsrlvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x50),
                match_pattern: 0xa0003057,
            },
            RiscvInst::Vsrlvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x50),
                match_pattern: 0xa0000057,
            },
            RiscvInst::Vsrlvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x50),
                match_pattern: 0xa0004057,
            },
            RiscvInst::Vsse16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x04),
                match_pattern: 0x08005027,
            },
            RiscvInst::Vsse32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x04),
                match_pattern: 0x08006027,
            },
            RiscvInst::Vsse64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x04),
                match_pattern: 0x08007027,
            },
            RiscvInst::Vsse8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x04),
                match_pattern: 0x08000027,
            },
            RiscvInst::Vsseg2e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x10),
                match_pattern: 0x20005027,
            },
            RiscvInst::Vsseg2e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x10),
                match_pattern: 0x20006027,
            },
            RiscvInst::Vsseg2e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x10),
                match_pattern: 0x20007027,
            },
            RiscvInst::Vsseg2e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x10),
                match_pattern: 0x20000027,
            },
            RiscvInst::Vsseg3e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x20),
                match_pattern: 0x40005027,
            },
            RiscvInst::Vsseg3e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x20),
                match_pattern: 0x40006027,
            },
            RiscvInst::Vsseg3e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x20),
                match_pattern: 0x40007027,
            },
            RiscvInst::Vsseg3e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x20),
                match_pattern: 0x40000027,
            },
            RiscvInst::Vsseg4e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x30),
                match_pattern: 0x60005027,
            },
            RiscvInst::Vsseg4e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x30),
                match_pattern: 0x60006027,
            },
            RiscvInst::Vsseg4e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x30),
                match_pattern: 0x60007027,
            },
            RiscvInst::Vsseg4e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x30),
                match_pattern: 0x60000027,
            },
            RiscvInst::Vsseg5e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x40),
                match_pattern: 0x80005027,
            },
            RiscvInst::Vsseg5e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x40),
                match_pattern: 0x80006027,
            },
            RiscvInst::Vsseg5e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x40),
                match_pattern: 0x80007027,
            },
            RiscvInst::Vsseg5e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x40),
                match_pattern: 0x80000027,
            },
            RiscvInst::Vsseg6e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x50),
                match_pattern: 0xa0005027,
            },
            RiscvInst::Vsseg6e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x50),
                match_pattern: 0xa0006027,
            },
            RiscvInst::Vsseg6e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x50),
                match_pattern: 0xa0007027,
            },
            RiscvInst::Vsseg6e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x50),
                match_pattern: 0xa0000027,
            },
            RiscvInst::Vsseg7e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x60),
                match_pattern: 0xc0005027,
            },
            RiscvInst::Vsseg7e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x60),
                match_pattern: 0xc0006027,
            },
            RiscvInst::Vsseg7e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x60),
                match_pattern: 0xc0007027,
            },
            RiscvInst::Vsseg7e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x60),
                match_pattern: 0xc0000027,
            },
            RiscvInst::Vsseg8e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x70),
                match_pattern: 0xe0005027,
            },
            RiscvInst::Vsseg8e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x70),
                match_pattern: 0xe0006027,
            },
            RiscvInst::Vsseg8e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x70),
                match_pattern: 0xe0007027,
            },
            RiscvInst::Vsseg8e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x70),
                match_pattern: 0xe0000027,
            },
            RiscvInst::Vssravi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x56),
                match_pattern: 0xac003057,
            },
            RiscvInst::Vssravv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x56),
                match_pattern: 0xac000057,
            },
            RiscvInst::Vssravx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x56),
                match_pattern: 0xac004057,
            },
            RiscvInst::Vssrlvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x54),
                match_pattern: 0xa8003057,
            },
            RiscvInst::Vssrlvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x54),
                match_pattern: 0xa8000057,
            },
            RiscvInst::Vssrlvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x54),
                match_pattern: 0xa8004057,
            },
            RiscvInst::Vssseg2e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x14),
                match_pattern: 0x28005027,
            },
            RiscvInst::Vssseg2e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x14),
                match_pattern: 0x28006027,
            },
            RiscvInst::Vssseg2e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x14),
                match_pattern: 0x28007027,
            },
            RiscvInst::Vssseg2e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x14),
                match_pattern: 0x28000027,
            },
            RiscvInst::Vssseg3e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x24),
                match_pattern: 0x48005027,
            },
            RiscvInst::Vssseg3e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x24),
                match_pattern: 0x48006027,
            },
            RiscvInst::Vssseg3e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x24),
                match_pattern: 0x48007027,
            },
            RiscvInst::Vssseg3e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x24),
                match_pattern: 0x48000027,
            },
            RiscvInst::Vssseg4e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x34),
                match_pattern: 0x68005027,
            },
            RiscvInst::Vssseg4e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x34),
                match_pattern: 0x68006027,
            },
            RiscvInst::Vssseg4e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x34),
                match_pattern: 0x68007027,
            },
            RiscvInst::Vssseg4e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x34),
                match_pattern: 0x68000027,
            },
            RiscvInst::Vssseg5e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x44),
                match_pattern: 0x88005027,
            },
            RiscvInst::Vssseg5e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x44),
                match_pattern: 0x88006027,
            },
            RiscvInst::Vssseg5e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x44),
                match_pattern: 0x88007027,
            },
            RiscvInst::Vssseg5e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x44),
                match_pattern: 0x88000027,
            },
            RiscvInst::Vssseg6e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x54),
                match_pattern: 0xa8005027,
            },
            RiscvInst::Vssseg6e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x54),
                match_pattern: 0xa8006027,
            },
            RiscvInst::Vssseg6e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x54),
                match_pattern: 0xa8007027,
            },
            RiscvInst::Vssseg6e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x54),
                match_pattern: 0xa8000027,
            },
            RiscvInst::Vssseg7e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x64),
                match_pattern: 0xc8005027,
            },
            RiscvInst::Vssseg7e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x64),
                match_pattern: 0xc8006027,
            },
            RiscvInst::Vssseg7e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x64),
                match_pattern: 0xc8007027,
            },
            RiscvInst::Vssseg7e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x64),
                match_pattern: 0xc8000027,
            },
            RiscvInst::Vssseg8e16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x74),
                match_pattern: 0xe8005027,
            },
            RiscvInst::Vssseg8e32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x74),
                match_pattern: 0xe8006027,
            },
            RiscvInst::Vssseg8e64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x74),
                match_pattern: 0xe8007027,
            },
            RiscvInst::Vssseg8e8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x74),
                match_pattern: 0xe8000027,
            },
            RiscvInst::Vssubvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x46),
                match_pattern: 0x8c000057,
            },
            RiscvInst::Vssubvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x46),
                match_pattern: 0x8c004057,
            },
            RiscvInst::Vssubuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x44),
                match_pattern: 0x88000057,
            },
            RiscvInst::Vssubuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x44),
                match_pattern: 0x88004057,
            },
            RiscvInst::Vsubvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x04),
                match_pattern: 0x08000057,
            },
            RiscvInst::Vsubvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x04),
                match_pattern: 0x08004057,
            },
            RiscvInst::Vsuxei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x02),
                match_pattern: 0x04005027,
            },
            RiscvInst::Vsuxei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x02),
                match_pattern: 0x04006027,
            },
            RiscvInst::Vsuxei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x02),
                match_pattern: 0x04007027,
            },
            RiscvInst::Vsuxei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x02),
                match_pattern: 0x04000027,
            },
            RiscvInst::Vsuxseg2ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x12),
                match_pattern: 0x24005027,
            },
            RiscvInst::Vsuxseg2ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x12),
                match_pattern: 0x24006027,
            },
            RiscvInst::Vsuxseg2ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x12),
                match_pattern: 0x24007027,
            },
            RiscvInst::Vsuxseg2ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x12),
                match_pattern: 0x24000027,
            },
            RiscvInst::Vsuxseg3ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x22),
                match_pattern: 0x44005027,
            },
            RiscvInst::Vsuxseg3ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x22),
                match_pattern: 0x44006027,
            },
            RiscvInst::Vsuxseg3ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x22),
                match_pattern: 0x44007027,
            },
            RiscvInst::Vsuxseg3ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x22),
                match_pattern: 0x44000027,
            },
            RiscvInst::Vsuxseg4ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x32),
                match_pattern: 0x64005027,
            },
            RiscvInst::Vsuxseg4ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x32),
                match_pattern: 0x64006027,
            },
            RiscvInst::Vsuxseg4ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x32),
                match_pattern: 0x64007027,
            },
            RiscvInst::Vsuxseg4ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x32),
                match_pattern: 0x64000027,
            },
            RiscvInst::Vsuxseg5ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x42),
                match_pattern: 0x84005027,
            },
            RiscvInst::Vsuxseg5ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x42),
                match_pattern: 0x84006027,
            },
            RiscvInst::Vsuxseg5ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x42),
                match_pattern: 0x84007027,
            },
            RiscvInst::Vsuxseg5ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x42),
                match_pattern: 0x84000027,
            },
            RiscvInst::Vsuxseg6ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x52),
                match_pattern: 0xa4005027,
            },
            RiscvInst::Vsuxseg6ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x52),
                match_pattern: 0xa4006027,
            },
            RiscvInst::Vsuxseg6ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x52),
                match_pattern: 0xa4007027,
            },
            RiscvInst::Vsuxseg6ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x52),
                match_pattern: 0xa4000027,
            },
            RiscvInst::Vsuxseg7ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x62),
                match_pattern: 0xc4005027,
            },
            RiscvInst::Vsuxseg7ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x62),
                match_pattern: 0xc4006027,
            },
            RiscvInst::Vsuxseg7ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x62),
                match_pattern: 0xc4007027,
            },
            RiscvInst::Vsuxseg7ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x62),
                match_pattern: 0xc4000027,
            },
            RiscvInst::Vsuxseg8ei16v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x5),
                funct7: Some(0x72),
                match_pattern: 0xe4005027,
            },
            RiscvInst::Vsuxseg8ei32v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x6),
                funct7: Some(0x72),
                match_pattern: 0xe4006027,
            },
            RiscvInst::Vsuxseg8ei64v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x7),
                funct7: Some(0x72),
                match_pattern: 0xe4007027,
            },
            RiscvInst::Vsuxseg8ei8v => InstructionEncoding {
                opcode: 0x27,
                funct3: Some(0x0),
                funct7: Some(0x72),
                match_pattern: 0xe4000027,
            },
            RiscvInst::Vwaddvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x62),
                match_pattern: 0xc4002057,
            },
            RiscvInst::Vwaddvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x62),
                match_pattern: 0xc4006057,
            },
            RiscvInst::Vwaddwv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x6a),
                match_pattern: 0xd4002057,
            },
            RiscvInst::Vwaddwx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x6a),
                match_pattern: 0xd4006057,
            },
            RiscvInst::Vwadduvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x60),
                match_pattern: 0xc0002057,
            },
            RiscvInst::Vwadduvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x60),
                match_pattern: 0xc0006057,
            },
            RiscvInst::Vwadduwv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x68),
                match_pattern: 0xd0002057,
            },
            RiscvInst::Vwadduwx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x68),
                match_pattern: 0xd0006057,
            },
            RiscvInst::Vwmaccvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x7a),
                match_pattern: 0xf4002057,
            },
            RiscvInst::Vwmaccvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x7a),
                match_pattern: 0xf4006057,
            },
            RiscvInst::Vwmaccsuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x7e),
                match_pattern: 0xfc002057,
            },
            RiscvInst::Vwmaccsuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x7e),
                match_pattern: 0xfc006057,
            },
            RiscvInst::Vwmaccuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x78),
                match_pattern: 0xf0002057,
            },
            RiscvInst::Vwmaccuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x78),
                match_pattern: 0xf0006057,
            },
            RiscvInst::Vwmaccusvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x7c),
                match_pattern: 0xf8006057,
            },
            RiscvInst::Vwmulvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x76),
                match_pattern: 0xec002057,
            },
            RiscvInst::Vwmulvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x76),
                match_pattern: 0xec006057,
            },
            RiscvInst::Vwmulsuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x74),
                match_pattern: 0xe8002057,
            },
            RiscvInst::Vwmulsuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x74),
                match_pattern: 0xe8006057,
            },
            RiscvInst::Vwmuluvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x70),
                match_pattern: 0xe0002057,
            },
            RiscvInst::Vwmuluvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x70),
                match_pattern: 0xe0006057,
            },
            RiscvInst::Vwredsumvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x62),
                match_pattern: 0xc4000057,
            },
            RiscvInst::Vwredsumuvs => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x60),
                match_pattern: 0xc0000057,
            },
            RiscvInst::Vwsllvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x6a),
                match_pattern: 0xd4003057,
            },
            RiscvInst::Vwsllvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x6a),
                match_pattern: 0xd4000057,
            },
            RiscvInst::Vwsllvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x6a),
                match_pattern: 0xd4004057,
            },
            RiscvInst::Vwsubvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x66),
                match_pattern: 0xcc002057,
            },
            RiscvInst::Vwsubvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x66),
                match_pattern: 0xcc006057,
            },
            RiscvInst::Vwsubwv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x6e),
                match_pattern: 0xdc002057,
            },
            RiscvInst::Vwsubwx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x6e),
                match_pattern: 0xdc006057,
            },
            RiscvInst::Vwsubuvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x64),
                match_pattern: 0xc8002057,
            },
            RiscvInst::Vwsubuvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x64),
                match_pattern: 0xc8006057,
            },
            RiscvInst::Vwsubuwv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x6c),
                match_pattern: 0xd8002057,
            },
            RiscvInst::Vwsubuwx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x6),
                funct7: Some(0x6c),
                match_pattern: 0xd8006057,
            },
            RiscvInst::Vxorvi => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x3),
                funct7: Some(0x16),
                match_pattern: 0x2c003057,
            },
            RiscvInst::Vxorvv => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x0),
                funct7: Some(0x16),
                match_pattern: 0x2c000057,
            },
            RiscvInst::Vxorvx => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x4),
                funct7: Some(0x16),
                match_pattern: 0x2c004057,
            },
            RiscvInst::Vzextvf2 => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x24),
                match_pattern: 0x48032057,
            },
            RiscvInst::Vzextvf4 => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x24),
                match_pattern: 0x48022057,
            },
            RiscvInst::Vzextvf8 => InstructionEncoding {
                opcode: 0x57,
                funct3: Some(0x2),
                funct7: Some(0x24),
                match_pattern: 0x48012057,
            },
            RiscvInst::Wfi => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x08),
                match_pattern: 0x10500073,
            },
            RiscvInst::Wrsnto => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x00d00073,
            },
            RiscvInst::Wrssto => InstructionEncoding {
                opcode: 0x73,
                funct3: Some(0x0),
                funct7: Some(0x00),
                match_pattern: 0x01d00073,
            },
            RiscvInst::Xor => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x4),
                funct7: Some(0x00),
                match_pattern: 0x00004033,
            },
            RiscvInst::Xori => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x4),
                funct7: Some(0x00),
                match_pattern: 0x00004013,
            },
            RiscvInst::Xperm4 => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x2),
                funct7: Some(0x14),
                match_pattern: 0x28002033,
            },
            RiscvInst::Xperm8 => InstructionEncoding {
                opcode: 0x33,
                funct3: Some(0x4),
                funct7: Some(0x14),
                match_pattern: 0x28004033,
            },
            RiscvInst::Zexth => InstructionEncoding {
                opcode: 0x3b,
                funct3: Some(0x4),
                funct7: Some(0x04),
                match_pattern: 0x0800403b,
            },
            RiscvInst::Zip => InstructionEncoding {
                opcode: 0x13,
                funct3: Some(0x1),
                funct7: Some(0x04),
                match_pattern: 0x08f01013,
            },
        }
    }
}


/// RISC-V Control and Status Registers (CSRs)
pub mod csr {

    /// Hypervisor Privilege Level CSRs
    pub mod hypervisor {
        pub const VSSTATUS: u16 = 0x200;
        pub const VSTVEC: u16 = 0x205;
        pub const VSEPC: u16 = 0x241;
        pub const VSCAUSE: u16 = 0x242;
        pub const VSTVAL: u16 = 0x243;
        pub const VSISELECT: u16 = 0x250;
        pub const VSIREG: u16 = 0x251;
        pub const VSIREG2: u16 = 0x252;
        pub const VSIREG3: u16 = 0x253;
        pub const VSIREG4: u16 = 0x255;
        pub const VSIREG5: u16 = 0x256;
        pub const VSIREG6: u16 = 0x257;
        pub const VSATP: u16 = 0x280;
        pub const HSTATUS: u16 = 0x600;
        pub const HEDELEG: u16 = 0x602;
        pub const HTIMEDELTA: u16 = 0x605;
        pub const HCOUNTEREN: u16 = 0x606;
        pub const HENVCFG: u16 = 0x60a;
        pub const HSTATEEN0: u16 = 0x60c;
        pub const HSTATEEN1: u16 = 0x60d;
        pub const HSTATEEN2: u16 = 0x60e;
        pub const HSTATEEN3: u16 = 0x60f;
        pub const HEDELEGH: u16 = 0x612;
        pub const HTIMEDELTAH: u16 = 0x615;
        pub const HENVCFGH: u16 = 0x61a;
        pub const HSTATEEN0H: u16 = 0x61c;
        pub const HSTATEEN1H: u16 = 0x61d;
        pub const HSTATEEN2H: u16 = 0x61e;
        pub const HSTATEEN3H: u16 = 0x61f;
        pub const HTVAL: u16 = 0x643;
        pub const HTINST: u16 = 0x64a;
        pub const HGATP: u16 = 0x680;
        pub const HCONTEXT: u16 = 0x6a8;
    }

    /// Machine Privilege Level CSRs
    pub mod machine {
        pub const MSTATUS: u16 = 0x300;
        pub const MISA: u16 = 0x301;
        pub const MEDELEG: u16 = 0x302;
        pub const MIDELEG: u16 = 0x303;
        pub const MIE: u16 = 0x304;
        pub const MTVEC: u16 = 0x305;
        pub const MCOUNTEREN: u16 = 0x306;
        pub const MENVCFG: u16 = 0x30a;
        pub const MSTATEEN0: u16 = 0x30c;
        pub const MSTATEEN1: u16 = 0x30d;
        pub const MSTATEEN2: u16 = 0x30e;
        pub const MSTATEEN3: u16 = 0x30f;
        pub const MSTATUSH: u16 = 0x310;
        pub const MEDELEGH: u16 = 0x312;
        pub const MENVCFGH: u16 = 0x31a;
        pub const MSTATEEN0H: u16 = 0x31c;
        pub const MSTATEEN1H: u16 = 0x31d;
        pub const MSTATEEN2H: u16 = 0x31e;
        pub const MSTATEEN3H: u16 = 0x31f;
        pub const MCOUNTINHIBIT: u16 = 0x320;
        pub const MCYCLECFG: u16 = 0x321;
        pub const MINSTRETCFG: u16 = 0x322;
        pub const MHPMEVENT3: u16 = 0x323;
        pub const MHPMEVENT4: u16 = 0x324;
        pub const MHPMEVENT5: u16 = 0x325;
        pub const MHPMEVENT6: u16 = 0x326;
        pub const MHPMEVENT7: u16 = 0x327;
        pub const MHPMEVENT8: u16 = 0x328;
        pub const MHPMEVENT9: u16 = 0x329;
        pub const MHPMEVENT10: u16 = 0x32a;
        pub const MHPMEVENT11: u16 = 0x32b;
        pub const MHPMEVENT12: u16 = 0x32c;
        pub const MHPMEVENT13: u16 = 0x32d;
        pub const MHPMEVENT14: u16 = 0x32e;
        pub const MHPMEVENT15: u16 = 0x32f;
        pub const MHPMEVENT16: u16 = 0x330;
        pub const MHPMEVENT17: u16 = 0x331;
        pub const MHPMEVENT18: u16 = 0x332;
        pub const MHPMEVENT19: u16 = 0x333;
        pub const MHPMEVENT20: u16 = 0x334;
        pub const MHPMEVENT21: u16 = 0x335;
        pub const MHPMEVENT22: u16 = 0x336;
        pub const MHPMEVENT23: u16 = 0x337;
        pub const MHPMEVENT24: u16 = 0x338;
        pub const MHPMEVENT25: u16 = 0x339;
        pub const MHPMEVENT26: u16 = 0x33a;
        pub const MHPMEVENT27: u16 = 0x33b;
        pub const MHPMEVENT28: u16 = 0x33c;
        pub const MHPMEVENT29: u16 = 0x33d;
        pub const MHPMEVENT30: u16 = 0x33e;
        pub const MHPMEVENT31: u16 = 0x33f;
        pub const MSCRATCH: u16 = 0x340;
        pub const MEPC: u16 = 0x341;
        pub const MCAUSE: u16 = 0x342;
        pub const MTVAL: u16 = 0x343;
        pub const MIP: u16 = 0x344;
        pub const MTINST: u16 = 0x34a;
        pub const MTVAL2: u16 = 0x34b;
        pub const MISELECT: u16 = 0x350;
        pub const MIREG: u16 = 0x351;
        pub const MIREG2: u16 = 0x352;
        pub const MIREG3: u16 = 0x353;
        pub const MIREG4: u16 = 0x355;
        pub const MIREG5: u16 = 0x356;
        pub const MIREG6: u16 = 0x357;
        pub const PMPCFG0: u16 = 0x3a0;
        pub const PMPCFG1: u16 = 0x3a1;
        pub const PMPCFG2: u16 = 0x3a2;
        pub const PMPCFG3: u16 = 0x3a3;
        pub const PMPCFG4: u16 = 0x3a4;
        pub const PMPCFG5: u16 = 0x3a5;
        pub const PMPCFG6: u16 = 0x3a6;
        pub const PMPCFG7: u16 = 0x3a7;
        pub const PMPCFG8: u16 = 0x3a8;
        pub const PMPCFG9: u16 = 0x3a9;
        pub const PMPCFG10: u16 = 0x3aa;
        pub const PMPCFG11: u16 = 0x3ab;
        pub const PMPCFG12: u16 = 0x3ac;
        pub const PMPCFG13: u16 = 0x3ad;
        pub const PMPCFG14: u16 = 0x3ae;
        pub const PMPCFG15: u16 = 0x3af;
        pub const PMPADDR0: u16 = 0x3b0;
        pub const PMPADDR1: u16 = 0x3b1;
        pub const PMPADDR2: u16 = 0x3b2;
        pub const PMPADDR3: u16 = 0x3b3;
        pub const PMPADDR4: u16 = 0x3b4;
        pub const PMPADDR5: u16 = 0x3b5;
        pub const PMPADDR6: u16 = 0x3b6;
        pub const PMPADDR7: u16 = 0x3b7;
        pub const PMPADDR8: u16 = 0x3b8;
        pub const PMPADDR9: u16 = 0x3b9;
        pub const PMPADDR10: u16 = 0x3ba;
        pub const PMPADDR11: u16 = 0x3bb;
        pub const PMPADDR12: u16 = 0x3bc;
        pub const PMPADDR13: u16 = 0x3bd;
        pub const PMPADDR14: u16 = 0x3be;
        pub const PMPADDR15: u16 = 0x3bf;
        pub const PMPADDR16: u16 = 0x3c0;
        pub const PMPADDR17: u16 = 0x3c1;
        pub const PMPADDR18: u16 = 0x3c2;
        pub const PMPADDR19: u16 = 0x3c3;
        pub const PMPADDR20: u16 = 0x3c4;
        pub const PMPADDR21: u16 = 0x3c5;
        pub const PMPADDR22: u16 = 0x3c6;
        pub const PMPADDR23: u16 = 0x3c7;
        pub const PMPADDR24: u16 = 0x3c8;
        pub const PMPADDR25: u16 = 0x3c9;
        pub const PMPADDR26: u16 = 0x3ca;
        pub const PMPADDR27: u16 = 0x3cb;
        pub const PMPADDR28: u16 = 0x3cc;
        pub const PMPADDR29: u16 = 0x3cd;
        pub const PMPADDR30: u16 = 0x3ce;
        pub const PMPADDR31: u16 = 0x3cf;
        pub const PMPADDR32: u16 = 0x3d0;
        pub const PMPADDR33: u16 = 0x3d1;
        pub const PMPADDR34: u16 = 0x3d2;
        pub const PMPADDR35: u16 = 0x3d3;
        pub const PMPADDR36: u16 = 0x3d4;
        pub const PMPADDR37: u16 = 0x3d5;
        pub const PMPADDR38: u16 = 0x3d6;
        pub const PMPADDR39: u16 = 0x3d7;
        pub const PMPADDR40: u16 = 0x3d8;
        pub const PMPADDR41: u16 = 0x3d9;
        pub const PMPADDR42: u16 = 0x3da;
        pub const PMPADDR43: u16 = 0x3db;
        pub const PMPADDR44: u16 = 0x3dc;
        pub const PMPADDR45: u16 = 0x3dd;
        pub const PMPADDR46: u16 = 0x3de;
        pub const PMPADDR47: u16 = 0x3df;
        pub const PMPADDR48: u16 = 0x3e0;
        pub const PMPADDR49: u16 = 0x3e1;
        pub const PMPADDR50: u16 = 0x3e2;
        pub const PMPADDR51: u16 = 0x3e3;
        pub const PMPADDR52: u16 = 0x3e4;
        pub const PMPADDR53: u16 = 0x3e5;
        pub const PMPADDR54: u16 = 0x3e6;
        pub const PMPADDR55: u16 = 0x3e7;
        pub const PMPADDR56: u16 = 0x3e8;
        pub const PMPADDR57: u16 = 0x3e9;
        pub const PMPADDR58: u16 = 0x3ea;
        pub const PMPADDR59: u16 = 0x3eb;
        pub const PMPADDR60: u16 = 0x3ec;
        pub const PMPADDR61: u16 = 0x3ed;
        pub const PMPADDR62: u16 = 0x3ee;
        pub const PMPADDR63: u16 = 0x3ef;
        pub const MCYCLECFGH: u16 = 0x721;
        pub const MINSTRETCFGH: u16 = 0x722;
        pub const MHPMEVENT3H: u16 = 0x723;
        pub const MHPMEVENT4H: u16 = 0x724;
        pub const MHPMEVENT5H: u16 = 0x725;
        pub const MHPMEVENT6H: u16 = 0x726;
        pub const MHPMEVENT7H: u16 = 0x727;
        pub const MHPMEVENT8H: u16 = 0x728;
        pub const MHPMEVENT9H: u16 = 0x729;
        pub const MHPMEVENT10H: u16 = 0x72a;
        pub const MHPMEVENT11H: u16 = 0x72b;
        pub const MHPMEVENT12H: u16 = 0x72c;
        pub const MHPMEVENT13H: u16 = 0x72d;
        pub const MHPMEVENT14H: u16 = 0x72e;
        pub const MHPMEVENT15H: u16 = 0x72f;
        pub const MHPMEVENT16H: u16 = 0x730;
        pub const MHPMEVENT17H: u16 = 0x731;
        pub const MHPMEVENT18H: u16 = 0x732;
        pub const MHPMEVENT19H: u16 = 0x733;
        pub const MHPMEVENT20H: u16 = 0x734;
        pub const MHPMEVENT21H: u16 = 0x735;
        pub const MHPMEVENT22H: u16 = 0x736;
        pub const MHPMEVENT23H: u16 = 0x737;
        pub const MHPMEVENT24H: u16 = 0x738;
        pub const MHPMEVENT25H: u16 = 0x739;
        pub const MHPMEVENT26H: u16 = 0x73a;
        pub const MHPMEVENT27H: u16 = 0x73b;
        pub const MHPMEVENT28H: u16 = 0x73c;
        pub const MHPMEVENT29H: u16 = 0x73d;
        pub const MHPMEVENT30H: u16 = 0x73e;
        pub const MHPMEVENT31H: u16 = 0x73f;
        pub const MNSCRATCH: u16 = 0x740;
        pub const MNEPC: u16 = 0x741;
        pub const MNCAUSE: u16 = 0x742;
        pub const MNSTATUS: u16 = 0x744;
        pub const MSECCFG: u16 = 0x747;
        pub const MSECCFGH: u16 = 0x757;
        pub const TSELECT: u16 = 0x7a0;
        pub const TDATA1: u16 = 0x7a1;
        pub const TDATA2: u16 = 0x7a2;
        pub const TDATA3: u16 = 0x7a3;
        pub const MCONTEXT: u16 = 0x7a8;
        pub const MSCONTEXT: u16 = 0x7aa;
        pub const DCSR: u16 = 0x7b0;
        pub const DPC: u16 = 0x7b1;
        pub const MCYCLE: u16 = 0xb00;
        pub const MINSTRET: u16 = 0xb02;
        pub const MHPMCOUNTER3: u16 = 0xb03;
        pub const MHPMCOUNTER4: u16 = 0xb04;
        pub const MHPMCOUNTER5: u16 = 0xb05;
        pub const MHPMCOUNTER6: u16 = 0xb06;
        pub const MHPMCOUNTER7: u16 = 0xb07;
        pub const MHPMCOUNTER8: u16 = 0xb08;
        pub const MHPMCOUNTER9: u16 = 0xb09;
        pub const MHPMCOUNTER10: u16 = 0xb0a;
        pub const MHPMCOUNTER11: u16 = 0xb0b;
        pub const MHPMCOUNTER12: u16 = 0xb0c;
        pub const MHPMCOUNTER13: u16 = 0xb0d;
        pub const MHPMCOUNTER14: u16 = 0xb0e;
        pub const MHPMCOUNTER15: u16 = 0xb0f;
        pub const MHPMCOUNTER16: u16 = 0xb10;
        pub const MHPMCOUNTER17: u16 = 0xb11;
        pub const MHPMCOUNTER18: u16 = 0xb12;
        pub const MHPMCOUNTER19: u16 = 0xb13;
        pub const MHPMCOUNTER20: u16 = 0xb14;
        pub const MHPMCOUNTER21: u16 = 0xb15;
        pub const MHPMCOUNTER22: u16 = 0xb16;
        pub const MHPMCOUNTER23: u16 = 0xb17;
        pub const MHPMCOUNTER24: u16 = 0xb18;
        pub const MHPMCOUNTER25: u16 = 0xb19;
        pub const MHPMCOUNTER26: u16 = 0xb1a;
        pub const MHPMCOUNTER27: u16 = 0xb1b;
        pub const MHPMCOUNTER28: u16 = 0xb1c;
        pub const MHPMCOUNTER29: u16 = 0xb1d;
        pub const MHPMCOUNTER30: u16 = 0xb1e;
        pub const MHPMCOUNTER31: u16 = 0xb1f;
        pub const MCYCLEH: u16 = 0xb80;
        pub const MINSTRETH: u16 = 0xb82;
        pub const MHPMCOUNTER3H: u16 = 0xb83;
        pub const MHPMCOUNTER4H: u16 = 0xb84;
        pub const MHPMCOUNTER5H: u16 = 0xb85;
        pub const MHPMCOUNTER6H: u16 = 0xb86;
        pub const MHPMCOUNTER7H: u16 = 0xb87;
        pub const MHPMCOUNTER8H: u16 = 0xb88;
        pub const MHPMCOUNTER9H: u16 = 0xb89;
        pub const MHPMCOUNTER10H: u16 = 0xb8a;
        pub const MHPMCOUNTER11H: u16 = 0xb8b;
        pub const MHPMCOUNTER12H: u16 = 0xb8c;
        pub const MHPMCOUNTER13H: u16 = 0xb8d;
        pub const MHPMCOUNTER14H: u16 = 0xb8e;
        pub const MHPMCOUNTER15H: u16 = 0xb8f;
        pub const MHPMCOUNTER16H: u16 = 0xb90;
        pub const MHPMCOUNTER17H: u16 = 0xb91;
        pub const MHPMCOUNTER18H: u16 = 0xb92;
        pub const MHPMCOUNTER19H: u16 = 0xb93;
        pub const MHPMCOUNTER20H: u16 = 0xb94;
        pub const MHPMCOUNTER21H: u16 = 0xb95;
        pub const MHPMCOUNTER22H: u16 = 0xb96;
        pub const MHPMCOUNTER23H: u16 = 0xb97;
        pub const MHPMCOUNTER24H: u16 = 0xb98;
        pub const MHPMCOUNTER25H: u16 = 0xb99;
        pub const MHPMCOUNTER26H: u16 = 0xb9a;
        pub const MHPMCOUNTER27H: u16 = 0xb9b;
        pub const MHPMCOUNTER28H: u16 = 0xb9c;
        pub const MHPMCOUNTER29H: u16 = 0xb9d;
        pub const MHPMCOUNTER30H: u16 = 0xb9e;
        pub const MHPMCOUNTER31H: u16 = 0xb9f;
        pub const MVENDORID: u16 = 0xf11;
        pub const MARCHID: u16 = 0xf12;
        pub const MIMPID: u16 = 0xf13;
        pub const MHARTID: u16 = 0xf14;
        pub const MCONFIGPTR: u16 = 0xf15;
    }

    /// Supervisor Privilege Level CSRs
    pub mod supervisor {
        pub const SSTATUS: u16 = 0x100;
        pub const STVEC: u16 = 0x105;
        pub const SCOUNTEREN: u16 = 0x106;
        pub const SENVCFG: u16 = 0x10a;
        pub const SSTATEEN0: u16 = 0x10c;
        pub const SSTATEEN1: u16 = 0x10d;
        pub const SSTATEEN2: u16 = 0x10e;
        pub const SSTATEEN3: u16 = 0x10f;
        pub const SSCRATCH: u16 = 0x140;
        pub const SEPC: u16 = 0x141;
        pub const SCAUSE: u16 = 0x142;
        pub const STVAL: u16 = 0x143;
        pub const SIP: u16 = 0x144;
        pub const SISELECT: u16 = 0x150;
        pub const SIREG: u16 = 0x151;
        pub const SIREG2: u16 = 0x152;
        pub const SIREG3: u16 = 0x153;
        pub const SIREG4: u16 = 0x155;
        pub const SIREG5: u16 = 0x156;
        pub const SIREG6: u16 = 0x157;
        pub const SATP: u16 = 0x180;
        pub const SRMCFG: u16 = 0x181;
        pub const SCONTEXT: u16 = 0x5a8;
        pub const SCOUNTOVF: u16 = 0xda0;
    }

    /// User Privilege Level CSRs
    pub mod user {
        pub const FFLAGS: u16 = 0x001;
        pub const FRM: u16 = 0x002;
        pub const FCSR: u16 = 0x003;
        pub const VSTART: u16 = 0x008;
        pub const VXSAT: u16 = 0x009;
        pub const VXRM: u16 = 0x00a;
        pub const VCSR: u16 = 0x00f;
        pub const JVT: u16 = 0x017;
        pub const CYCLE: u16 = 0xc00;
        pub const TIME: u16 = 0xc01;
        pub const INSTRET: u16 = 0xc02;
        pub const HPMCOUNTER3: u16 = 0xc03;
        pub const HPMCOUNTER4: u16 = 0xc04;
        pub const HPMCOUNTER5: u16 = 0xc05;
        pub const HPMCOUNTER6: u16 = 0xc06;
        pub const HPMCOUNTER7: u16 = 0xc07;
        pub const HPMCOUNTER8: u16 = 0xc08;
        pub const HPMCOUNTER9: u16 = 0xc09;
        pub const HPMCOUNTER10: u16 = 0xc0a;
        pub const HPMCOUNTER11: u16 = 0xc0b;
        pub const HPMCOUNTER12: u16 = 0xc0c;
        pub const HPMCOUNTER13: u16 = 0xc0d;
        pub const HPMCOUNTER14: u16 = 0xc0e;
        pub const HPMCOUNTER15: u16 = 0xc0f;
        pub const HPMCOUNTER16: u16 = 0xc10;
        pub const HPMCOUNTER17: u16 = 0xc11;
        pub const HPMCOUNTER18: u16 = 0xc12;
        pub const HPMCOUNTER19: u16 = 0xc13;
        pub const HPMCOUNTER20: u16 = 0xc14;
        pub const HPMCOUNTER21: u16 = 0xc15;
        pub const HPMCOUNTER22: u16 = 0xc16;
        pub const HPMCOUNTER23: u16 = 0xc17;
        pub const HPMCOUNTER24: u16 = 0xc18;
        pub const HPMCOUNTER25: u16 = 0xc19;
        pub const HPMCOUNTER26: u16 = 0xc1a;
        pub const HPMCOUNTER27: u16 = 0xc1b;
        pub const HPMCOUNTER28: u16 = 0xc1c;
        pub const HPMCOUNTER29: u16 = 0xc1d;
        pub const HPMCOUNTER30: u16 = 0xc1e;
        pub const HPMCOUNTER31: u16 = 0xc1f;
        pub const VL: u16 = 0xc20;
        pub const VTYPE: u16 = 0xc21;
        pub const VLENB: u16 = 0xc22;
        pub const CYCLEH: u16 = 0xc80;
        pub const TIMEH: u16 = 0xc81;
        pub const INSTRETH: u16 = 0xc82;
        pub const HPMCOUNTER3H: u16 = 0xc83;
        pub const HPMCOUNTER4H: u16 = 0xc84;
        pub const HPMCOUNTER5H: u16 = 0xc85;
        pub const HPMCOUNTER6H: u16 = 0xc86;
        pub const HPMCOUNTER7H: u16 = 0xc87;
        pub const HPMCOUNTER8H: u16 = 0xc88;
        pub const HPMCOUNTER9H: u16 = 0xc89;
        pub const HPMCOUNTER10H: u16 = 0xc8a;
        pub const HPMCOUNTER11H: u16 = 0xc8b;
        pub const HPMCOUNTER12H: u16 = 0xc8c;
        pub const HPMCOUNTER13H: u16 = 0xc8d;
        pub const HPMCOUNTER14H: u16 = 0xc8e;
        pub const HPMCOUNTER15H: u16 = 0xc8f;
        pub const HPMCOUNTER16H: u16 = 0xc90;
        pub const HPMCOUNTER17H: u16 = 0xc91;
        pub const HPMCOUNTER18H: u16 = 0xc92;
        pub const HPMCOUNTER19H: u16 = 0xc93;
        pub const HPMCOUNTER20H: u16 = 0xc94;
        pub const HPMCOUNTER21H: u16 = 0xc95;
        pub const HPMCOUNTER22H: u16 = 0xc96;
        pub const HPMCOUNTER23H: u16 = 0xc97;
        pub const HPMCOUNTER24H: u16 = 0xc98;
        pub const HPMCOUNTER25H: u16 = 0xc99;
        pub const HPMCOUNTER26H: u16 = 0xc9a;
        pub const HPMCOUNTER27H: u16 = 0xc9b;
        pub const HPMCOUNTER28H: u16 = 0xc9c;
        pub const HPMCOUNTER29H: u16 = 0xc9d;
        pub const HPMCOUNTER30H: u16 = 0xc9e;
        pub const HPMCOUNTER31H: u16 = 0xc9f;
    }

    /// CSR Address Enumeration
    #[derive(Debug, Clone, Copy, PartialEq, Eq, Hash)]
    pub enum Csr {
        CYCLE,
        CYCLEH,
        DCSR,
        DPC,
        FCSR,
        FFLAGS,
        FRM,
        HCONTEXT,
        HCOUNTEREN,
        HEDELEG,
        HEDELEGH,
        HENVCFG,
        HENVCFGH,
        HGATP,
        HPMCOUNTER10,
        HPMCOUNTER10H,
        HPMCOUNTER11,
        HPMCOUNTER11H,
        HPMCOUNTER12,
        HPMCOUNTER12H,
        HPMCOUNTER13,
        HPMCOUNTER13H,
        HPMCOUNTER14,
        HPMCOUNTER14H,
        HPMCOUNTER15,
        HPMCOUNTER15H,
        HPMCOUNTER16,
        HPMCOUNTER16H,
        HPMCOUNTER17,
        HPMCOUNTER17H,
        HPMCOUNTER18,
        HPMCOUNTER18H,
        HPMCOUNTER19,
        HPMCOUNTER19H,
        HPMCOUNTER20,
        HPMCOUNTER20H,
        HPMCOUNTER21,
        HPMCOUNTER21H,
        HPMCOUNTER22,
        HPMCOUNTER22H,
        HPMCOUNTER23,
        HPMCOUNTER23H,
        HPMCOUNTER24,
        HPMCOUNTER24H,
        HPMCOUNTER25,
        HPMCOUNTER25H,
        HPMCOUNTER26,
        HPMCOUNTER26H,
        HPMCOUNTER27,
        HPMCOUNTER27H,
        HPMCOUNTER28,
        HPMCOUNTER28H,
        HPMCOUNTER29,
        HPMCOUNTER29H,
        HPMCOUNTER3,
        HPMCOUNTER30,
        HPMCOUNTER30H,
        HPMCOUNTER31,
        HPMCOUNTER31H,
        HPMCOUNTER3H,
        HPMCOUNTER4,
        HPMCOUNTER4H,
        HPMCOUNTER5,
        HPMCOUNTER5H,
        HPMCOUNTER6,
        HPMCOUNTER6H,
        HPMCOUNTER7,
        HPMCOUNTER7H,
        HPMCOUNTER8,
        HPMCOUNTER8H,
        HPMCOUNTER9,
        HPMCOUNTER9H,
        HSTATEEN0,
        HSTATEEN0H,
        HSTATEEN1,
        HSTATEEN1H,
        HSTATEEN2,
        HSTATEEN2H,
        HSTATEEN3,
        HSTATEEN3H,
        HSTATUS,
        HTIMEDELTA,
        HTIMEDELTAH,
        HTINST,
        HTVAL,
        INSTRET,
        INSTRETH,
        JVT,
        MARCHID,
        MCAUSE,
        MCONFIGPTR,
        MCONTEXT,
        MCOUNTEREN,
        MCOUNTINHIBIT,
        MCYCLE,
        MCYCLECFG,
        MCYCLECFGH,
        MCYCLEH,
        MEDELEG,
        MEDELEGH,
        MENVCFG,
        MENVCFGH,
        MEPC,
        MHARTID,
        MHPMCOUNTER10,
        MHPMCOUNTER10H,
        MHPMCOUNTER11,
        MHPMCOUNTER11H,
        MHPMCOUNTER12,
        MHPMCOUNTER12H,
        MHPMCOUNTER13,
        MHPMCOUNTER13H,
        MHPMCOUNTER14,
        MHPMCOUNTER14H,
        MHPMCOUNTER15,
        MHPMCOUNTER15H,
        MHPMCOUNTER16,
        MHPMCOUNTER16H,
        MHPMCOUNTER17,
        MHPMCOUNTER17H,
        MHPMCOUNTER18,
        MHPMCOUNTER18H,
        MHPMCOUNTER19,
        MHPMCOUNTER19H,
        MHPMCOUNTER20,
        MHPMCOUNTER20H,
        MHPMCOUNTER21,
        MHPMCOUNTER21H,
        MHPMCOUNTER22,
        MHPMCOUNTER22H,
        MHPMCOUNTER23,
        MHPMCOUNTER23H,
        MHPMCOUNTER24,
        MHPMCOUNTER24H,
        MHPMCOUNTER25,
        MHPMCOUNTER25H,
        MHPMCOUNTER26,
        MHPMCOUNTER26H,
        MHPMCOUNTER27,
        MHPMCOUNTER27H,
        MHPMCOUNTER28,
        MHPMCOUNTER28H,
        MHPMCOUNTER29,
        MHPMCOUNTER29H,
        MHPMCOUNTER3,
        MHPMCOUNTER30,
        MHPMCOUNTER30H,
        MHPMCOUNTER31,
        MHPMCOUNTER31H,
        MHPMCOUNTER3H,
        MHPMCOUNTER4,
        MHPMCOUNTER4H,
        MHPMCOUNTER5,
        MHPMCOUNTER5H,
        MHPMCOUNTER6,
        MHPMCOUNTER6H,
        MHPMCOUNTER7,
        MHPMCOUNTER7H,
        MHPMCOUNTER8,
        MHPMCOUNTER8H,
        MHPMCOUNTER9,
        MHPMCOUNTER9H,
        MHPMEVENT10,
        MHPMEVENT10H,
        MHPMEVENT11,
        MHPMEVENT11H,
        MHPMEVENT12,
        MHPMEVENT12H,
        MHPMEVENT13,
        MHPMEVENT13H,
        MHPMEVENT14,
        MHPMEVENT14H,
        MHPMEVENT15,
        MHPMEVENT15H,
        MHPMEVENT16,
        MHPMEVENT16H,
        MHPMEVENT17,
        MHPMEVENT17H,
        MHPMEVENT18,
        MHPMEVENT18H,
        MHPMEVENT19,
        MHPMEVENT19H,
        MHPMEVENT20,
        MHPMEVENT20H,
        MHPMEVENT21,
        MHPMEVENT21H,
        MHPMEVENT22,
        MHPMEVENT22H,
        MHPMEVENT23,
        MHPMEVENT23H,
        MHPMEVENT24,
        MHPMEVENT24H,
        MHPMEVENT25,
        MHPMEVENT25H,
        MHPMEVENT26,
        MHPMEVENT26H,
        MHPMEVENT27,
        MHPMEVENT27H,
        MHPMEVENT28,
        MHPMEVENT28H,
        MHPMEVENT29,
        MHPMEVENT29H,
        MHPMEVENT3,
        MHPMEVENT30,
        MHPMEVENT30H,
        MHPMEVENT31,
        MHPMEVENT31H,
        MHPMEVENT3H,
        MHPMEVENT4,
        MHPMEVENT4H,
        MHPMEVENT5,
        MHPMEVENT5H,
        MHPMEVENT6,
        MHPMEVENT6H,
        MHPMEVENT7,
        MHPMEVENT7H,
        MHPMEVENT8,
        MHPMEVENT8H,
        MHPMEVENT9,
        MHPMEVENT9H,
        MIDELEG,
        MIE,
        MIMPID,
        MINSTRET,
        MINSTRETCFG,
        MINSTRETCFGH,
        MINSTRETH,
        MIP,
        MIREG,
        MIREG2,
        MIREG3,
        MIREG4,
        MIREG5,
        MIREG6,
        MISA,
        MISELECT,
        MNCAUSE,
        MNEPC,
        MNSCRATCH,
        MNSTATUS,
        MSCONTEXT,
        MSCRATCH,
        MSECCFG,
        MSECCFGH,
        MSTATEEN0,
        MSTATEEN0H,
        MSTATEEN1,
        MSTATEEN1H,
        MSTATEEN2,
        MSTATEEN2H,
        MSTATEEN3,
        MSTATEEN3H,
        MSTATUS,
        MSTATUSH,
        MTINST,
        MTVAL,
        MTVAL2,
        MTVEC,
        MVENDORID,
        PMPADDR0,
        PMPADDR1,
        PMPADDR10,
        PMPADDR11,
        PMPADDR12,
        PMPADDR13,
        PMPADDR14,
        PMPADDR15,
        PMPADDR16,
        PMPADDR17,
        PMPADDR18,
        PMPADDR19,
        PMPADDR2,
        PMPADDR20,
        PMPADDR21,
        PMPADDR22,
        PMPADDR23,
        PMPADDR24,
        PMPADDR25,
        PMPADDR26,
        PMPADDR27,
        PMPADDR28,
        PMPADDR29,
        PMPADDR3,
        PMPADDR30,
        PMPADDR31,
        PMPADDR32,
        PMPADDR33,
        PMPADDR34,
        PMPADDR35,
        PMPADDR36,
        PMPADDR37,
        PMPADDR38,
        PMPADDR39,
        PMPADDR4,
        PMPADDR40,
        PMPADDR41,
        PMPADDR42,
        PMPADDR43,
        PMPADDR44,
        PMPADDR45,
        PMPADDR46,
        PMPADDR47,
        PMPADDR48,
        PMPADDR49,
        PMPADDR5,
        PMPADDR50,
        PMPADDR51,
        PMPADDR52,
        PMPADDR53,
        PMPADDR54,
        PMPADDR55,
        PMPADDR56,
        PMPADDR57,
        PMPADDR58,
        PMPADDR59,
        PMPADDR6,
        PMPADDR60,
        PMPADDR61,
        PMPADDR62,
        PMPADDR63,
        PMPADDR7,
        PMPADDR8,
        PMPADDR9,
        PMPCFG0,
        PMPCFG1,
        PMPCFG10,
        PMPCFG11,
        PMPCFG12,
        PMPCFG13,
        PMPCFG14,
        PMPCFG15,
        PMPCFG2,
        PMPCFG3,
        PMPCFG4,
        PMPCFG5,
        PMPCFG6,
        PMPCFG7,
        PMPCFG8,
        PMPCFG9,
        SATP,
        SCAUSE,
        SCONTEXT,
        SCOUNTEREN,
        SCOUNTOVF,
        SENVCFG,
        SEPC,
        SIP,
        SIREG,
        SIREG2,
        SIREG3,
        SIREG4,
        SIREG5,
        SIREG6,
        SISELECT,
        SRMCFG,
        SSCRATCH,
        SSTATEEN0,
        SSTATEEN1,
        SSTATEEN2,
        SSTATEEN3,
        SSTATUS,
        STVAL,
        STVEC,
        TDATA1,
        TDATA2,
        TDATA3,
        TIME,
        TIMEH,
        TSELECT,
        VCSR,
        VL,
        VLENB,
        VSATP,
        VSCAUSE,
        VSEPC,
        VSIREG,
        VSIREG2,
        VSIREG3,
        VSIREG4,
        VSIREG5,
        VSIREG6,
        VSISELECT,
        VSSTATUS,
        VSTART,
        VSTVAL,
        VSTVEC,
        VTYPE,
        VXRM,
        VXSAT,
    }

    impl Csr {
        /// Get the CSR address
        pub fn address(self) -> u16 {
            match self {
                Csr::CYCLE => 0xc00,
                Csr::CYCLEH => 0xc80,
                Csr::DCSR => 0x7b0,
                Csr::DPC => 0x7b1,
                Csr::FCSR => 0x003,
                Csr::FFLAGS => 0x001,
                Csr::FRM => 0x002,
                Csr::HCONTEXT => 0x6a8,
                Csr::HCOUNTEREN => 0x606,
                Csr::HEDELEG => 0x602,
                Csr::HEDELEGH => 0x612,
                Csr::HENVCFG => 0x60a,
                Csr::HENVCFGH => 0x61a,
                Csr::HGATP => 0x680,
                Csr::HPMCOUNTER10 => 0xc0a,
                Csr::HPMCOUNTER10H => 0xc8a,
                Csr::HPMCOUNTER11 => 0xc0b,
                Csr::HPMCOUNTER11H => 0xc8b,
                Csr::HPMCOUNTER12 => 0xc0c,
                Csr::HPMCOUNTER12H => 0xc8c,
                Csr::HPMCOUNTER13 => 0xc0d,
                Csr::HPMCOUNTER13H => 0xc8d,
                Csr::HPMCOUNTER14 => 0xc0e,
                Csr::HPMCOUNTER14H => 0xc8e,
                Csr::HPMCOUNTER15 => 0xc0f,
                Csr::HPMCOUNTER15H => 0xc8f,
                Csr::HPMCOUNTER16 => 0xc10,
                Csr::HPMCOUNTER16H => 0xc90,
                Csr::HPMCOUNTER17 => 0xc11,
                Csr::HPMCOUNTER17H => 0xc91,
                Csr::HPMCOUNTER18 => 0xc12,
                Csr::HPMCOUNTER18H => 0xc92,
                Csr::HPMCOUNTER19 => 0xc13,
                Csr::HPMCOUNTER19H => 0xc93,
                Csr::HPMCOUNTER20 => 0xc14,
                Csr::HPMCOUNTER20H => 0xc94,
                Csr::HPMCOUNTER21 => 0xc15,
                Csr::HPMCOUNTER21H => 0xc95,
                Csr::HPMCOUNTER22 => 0xc16,
                Csr::HPMCOUNTER22H => 0xc96,
                Csr::HPMCOUNTER23 => 0xc17,
                Csr::HPMCOUNTER23H => 0xc97,
                Csr::HPMCOUNTER24 => 0xc18,
                Csr::HPMCOUNTER24H => 0xc98,
                Csr::HPMCOUNTER25 => 0xc19,
                Csr::HPMCOUNTER25H => 0xc99,
                Csr::HPMCOUNTER26 => 0xc1a,
                Csr::HPMCOUNTER26H => 0xc9a,
                Csr::HPMCOUNTER27 => 0xc1b,
                Csr::HPMCOUNTER27H => 0xc9b,
                Csr::HPMCOUNTER28 => 0xc1c,
                Csr::HPMCOUNTER28H => 0xc9c,
                Csr::HPMCOUNTER29 => 0xc1d,
                Csr::HPMCOUNTER29H => 0xc9d,
                Csr::HPMCOUNTER3 => 0xc03,
                Csr::HPMCOUNTER30 => 0xc1e,
                Csr::HPMCOUNTER30H => 0xc9e,
                Csr::HPMCOUNTER31 => 0xc1f,
                Csr::HPMCOUNTER31H => 0xc9f,
                Csr::HPMCOUNTER3H => 0xc83,
                Csr::HPMCOUNTER4 => 0xc04,
                Csr::HPMCOUNTER4H => 0xc84,
                Csr::HPMCOUNTER5 => 0xc05,
                Csr::HPMCOUNTER5H => 0xc85,
                Csr::HPMCOUNTER6 => 0xc06,
                Csr::HPMCOUNTER6H => 0xc86,
                Csr::HPMCOUNTER7 => 0xc07,
                Csr::HPMCOUNTER7H => 0xc87,
                Csr::HPMCOUNTER8 => 0xc08,
                Csr::HPMCOUNTER8H => 0xc88,
                Csr::HPMCOUNTER9 => 0xc09,
                Csr::HPMCOUNTER9H => 0xc89,
                Csr::HSTATEEN0 => 0x60c,
                Csr::HSTATEEN0H => 0x61c,
                Csr::HSTATEEN1 => 0x60d,
                Csr::HSTATEEN1H => 0x61d,
                Csr::HSTATEEN2 => 0x60e,
                Csr::HSTATEEN2H => 0x61e,
                Csr::HSTATEEN3 => 0x60f,
                Csr::HSTATEEN3H => 0x61f,
                Csr::HSTATUS => 0x600,
                Csr::HTIMEDELTA => 0x605,
                Csr::HTIMEDELTAH => 0x615,
                Csr::HTINST => 0x64a,
                Csr::HTVAL => 0x643,
                Csr::INSTRET => 0xc02,
                Csr::INSTRETH => 0xc82,
                Csr::JVT => 0x017,
                Csr::MARCHID => 0xf12,
                Csr::MCAUSE => 0x342,
                Csr::MCONFIGPTR => 0xf15,
                Csr::MCONTEXT => 0x7a8,
                Csr::MCOUNTEREN => 0x306,
                Csr::MCOUNTINHIBIT => 0x320,
                Csr::MCYCLE => 0xb00,
                Csr::MCYCLECFG => 0x321,
                Csr::MCYCLECFGH => 0x721,
                Csr::MCYCLEH => 0xb80,
                Csr::MEDELEG => 0x302,
                Csr::MEDELEGH => 0x312,
                Csr::MENVCFG => 0x30a,
                Csr::MENVCFGH => 0x31a,
                Csr::MEPC => 0x341,
                Csr::MHARTID => 0xf14,
                Csr::MHPMCOUNTER10 => 0xb0a,
                Csr::MHPMCOUNTER10H => 0xb8a,
                Csr::MHPMCOUNTER11 => 0xb0b,
                Csr::MHPMCOUNTER11H => 0xb8b,
                Csr::MHPMCOUNTER12 => 0xb0c,
                Csr::MHPMCOUNTER12H => 0xb8c,
                Csr::MHPMCOUNTER13 => 0xb0d,
                Csr::MHPMCOUNTER13H => 0xb8d,
                Csr::MHPMCOUNTER14 => 0xb0e,
                Csr::MHPMCOUNTER14H => 0xb8e,
                Csr::MHPMCOUNTER15 => 0xb0f,
                Csr::MHPMCOUNTER15H => 0xb8f,
                Csr::MHPMCOUNTER16 => 0xb10,
                Csr::MHPMCOUNTER16H => 0xb90,
                Csr::MHPMCOUNTER17 => 0xb11,
                Csr::MHPMCOUNTER17H => 0xb91,
                Csr::MHPMCOUNTER18 => 0xb12,
                Csr::MHPMCOUNTER18H => 0xb92,
                Csr::MHPMCOUNTER19 => 0xb13,
                Csr::MHPMCOUNTER19H => 0xb93,
                Csr::MHPMCOUNTER20 => 0xb14,
                Csr::MHPMCOUNTER20H => 0xb94,
                Csr::MHPMCOUNTER21 => 0xb15,
                Csr::MHPMCOUNTER21H => 0xb95,
                Csr::MHPMCOUNTER22 => 0xb16,
                Csr::MHPMCOUNTER22H => 0xb96,
                Csr::MHPMCOUNTER23 => 0xb17,
                Csr::MHPMCOUNTER23H => 0xb97,
                Csr::MHPMCOUNTER24 => 0xb18,
                Csr::MHPMCOUNTER24H => 0xb98,
                Csr::MHPMCOUNTER25 => 0xb19,
                Csr::MHPMCOUNTER25H => 0xb99,
                Csr::MHPMCOUNTER26 => 0xb1a,
                Csr::MHPMCOUNTER26H => 0xb9a,
                Csr::MHPMCOUNTER27 => 0xb1b,
                Csr::MHPMCOUNTER27H => 0xb9b,
                Csr::MHPMCOUNTER28 => 0xb1c,
                Csr::MHPMCOUNTER28H => 0xb9c,
                Csr::MHPMCOUNTER29 => 0xb1d,
                Csr::MHPMCOUNTER29H => 0xb9d,
                Csr::MHPMCOUNTER3 => 0xb03,
                Csr::MHPMCOUNTER30 => 0xb1e,
                Csr::MHPMCOUNTER30H => 0xb9e,
                Csr::MHPMCOUNTER31 => 0xb1f,
                Csr::MHPMCOUNTER31H => 0xb9f,
                Csr::MHPMCOUNTER3H => 0xb83,
                Csr::MHPMCOUNTER4 => 0xb04,
                Csr::MHPMCOUNTER4H => 0xb84,
                Csr::MHPMCOUNTER5 => 0xb05,
                Csr::MHPMCOUNTER5H => 0xb85,
                Csr::MHPMCOUNTER6 => 0xb06,
                Csr::MHPMCOUNTER6H => 0xb86,
                Csr::MHPMCOUNTER7 => 0xb07,
                Csr::MHPMCOUNTER7H => 0xb87,
                Csr::MHPMCOUNTER8 => 0xb08,
                Csr::MHPMCOUNTER8H => 0xb88,
                Csr::MHPMCOUNTER9 => 0xb09,
                Csr::MHPMCOUNTER9H => 0xb89,
                Csr::MHPMEVENT10 => 0x32a,
                Csr::MHPMEVENT10H => 0x72a,
                Csr::MHPMEVENT11 => 0x32b,
                Csr::MHPMEVENT11H => 0x72b,
                Csr::MHPMEVENT12 => 0x32c,
                Csr::MHPMEVENT12H => 0x72c,
                Csr::MHPMEVENT13 => 0x32d,
                Csr::MHPMEVENT13H => 0x72d,
                Csr::MHPMEVENT14 => 0x32e,
                Csr::MHPMEVENT14H => 0x72e,
                Csr::MHPMEVENT15 => 0x32f,
                Csr::MHPMEVENT15H => 0x72f,
                Csr::MHPMEVENT16 => 0x330,
                Csr::MHPMEVENT16H => 0x730,
                Csr::MHPMEVENT17 => 0x331,
                Csr::MHPMEVENT17H => 0x731,
                Csr::MHPMEVENT18 => 0x332,
                Csr::MHPMEVENT18H => 0x732,
                Csr::MHPMEVENT19 => 0x333,
                Csr::MHPMEVENT19H => 0x733,
                Csr::MHPMEVENT20 => 0x334,
                Csr::MHPMEVENT20H => 0x734,
                Csr::MHPMEVENT21 => 0x335,
                Csr::MHPMEVENT21H => 0x735,
                Csr::MHPMEVENT22 => 0x336,
                Csr::MHPMEVENT22H => 0x736,
                Csr::MHPMEVENT23 => 0x337,
                Csr::MHPMEVENT23H => 0x737,
                Csr::MHPMEVENT24 => 0x338,
                Csr::MHPMEVENT24H => 0x738,
                Csr::MHPMEVENT25 => 0x339,
                Csr::MHPMEVENT25H => 0x739,
                Csr::MHPMEVENT26 => 0x33a,
                Csr::MHPMEVENT26H => 0x73a,
                Csr::MHPMEVENT27 => 0x33b,
                Csr::MHPMEVENT27H => 0x73b,
                Csr::MHPMEVENT28 => 0x33c,
                Csr::MHPMEVENT28H => 0x73c,
                Csr::MHPMEVENT29 => 0x33d,
                Csr::MHPMEVENT29H => 0x73d,
                Csr::MHPMEVENT3 => 0x323,
                Csr::MHPMEVENT30 => 0x33e,
                Csr::MHPMEVENT30H => 0x73e,
                Csr::MHPMEVENT31 => 0x33f,
                Csr::MHPMEVENT31H => 0x73f,
                Csr::MHPMEVENT3H => 0x723,
                Csr::MHPMEVENT4 => 0x324,
                Csr::MHPMEVENT4H => 0x724,
                Csr::MHPMEVENT5 => 0x325,
                Csr::MHPMEVENT5H => 0x725,
                Csr::MHPMEVENT6 => 0x326,
                Csr::MHPMEVENT6H => 0x726,
                Csr::MHPMEVENT7 => 0x327,
                Csr::MHPMEVENT7H => 0x727,
                Csr::MHPMEVENT8 => 0x328,
                Csr::MHPMEVENT8H => 0x728,
                Csr::MHPMEVENT9 => 0x329,
                Csr::MHPMEVENT9H => 0x729,
                Csr::MIDELEG => 0x303,
                Csr::MIE => 0x304,
                Csr::MIMPID => 0xf13,
                Csr::MINSTRET => 0xb02,
                Csr::MINSTRETCFG => 0x322,
                Csr::MINSTRETCFGH => 0x722,
                Csr::MINSTRETH => 0xb82,
                Csr::MIP => 0x344,
                Csr::MIREG => 0x351,
                Csr::MIREG2 => 0x352,
                Csr::MIREG3 => 0x353,
                Csr::MIREG4 => 0x355,
                Csr::MIREG5 => 0x356,
                Csr::MIREG6 => 0x357,
                Csr::MISA => 0x301,
                Csr::MISELECT => 0x350,
                Csr::MNCAUSE => 0x742,
                Csr::MNEPC => 0x741,
                Csr::MNSCRATCH => 0x740,
                Csr::MNSTATUS => 0x744,
                Csr::MSCONTEXT => 0x7aa,
                Csr::MSCRATCH => 0x340,
                Csr::MSECCFG => 0x747,
                Csr::MSECCFGH => 0x757,
                Csr::MSTATEEN0 => 0x30c,
                Csr::MSTATEEN0H => 0x31c,
                Csr::MSTATEEN1 => 0x30d,
                Csr::MSTATEEN1H => 0x31d,
                Csr::MSTATEEN2 => 0x30e,
                Csr::MSTATEEN2H => 0x31e,
                Csr::MSTATEEN3 => 0x30f,
                Csr::MSTATEEN3H => 0x31f,
                Csr::MSTATUS => 0x300,
                Csr::MSTATUSH => 0x310,
                Csr::MTINST => 0x34a,
                Csr::MTVAL => 0x343,
                Csr::MTVAL2 => 0x34b,
                Csr::MTVEC => 0x305,
                Csr::MVENDORID => 0xf11,
                Csr::PMPADDR0 => 0x3b0,
                Csr::PMPADDR1 => 0x3b1,
                Csr::PMPADDR10 => 0x3ba,
                Csr::PMPADDR11 => 0x3bb,
                Csr::PMPADDR12 => 0x3bc,
                Csr::PMPADDR13 => 0x3bd,
                Csr::PMPADDR14 => 0x3be,
                Csr::PMPADDR15 => 0x3bf,
                Csr::PMPADDR16 => 0x3c0,
                Csr::PMPADDR17 => 0x3c1,
                Csr::PMPADDR18 => 0x3c2,
                Csr::PMPADDR19 => 0x3c3,
                Csr::PMPADDR2 => 0x3b2,
                Csr::PMPADDR20 => 0x3c4,
                Csr::PMPADDR21 => 0x3c5,
                Csr::PMPADDR22 => 0x3c6,
                Csr::PMPADDR23 => 0x3c7,
                Csr::PMPADDR24 => 0x3c8,
                Csr::PMPADDR25 => 0x3c9,
                Csr::PMPADDR26 => 0x3ca,
                Csr::PMPADDR27 => 0x3cb,
                Csr::PMPADDR28 => 0x3cc,
                Csr::PMPADDR29 => 0x3cd,
                Csr::PMPADDR3 => 0x3b3,
                Csr::PMPADDR30 => 0x3ce,
                Csr::PMPADDR31 => 0x3cf,
                Csr::PMPADDR32 => 0x3d0,
                Csr::PMPADDR33 => 0x3d1,
                Csr::PMPADDR34 => 0x3d2,
                Csr::PMPADDR35 => 0x3d3,
                Csr::PMPADDR36 => 0x3d4,
                Csr::PMPADDR37 => 0x3d5,
                Csr::PMPADDR38 => 0x3d6,
                Csr::PMPADDR39 => 0x3d7,
                Csr::PMPADDR4 => 0x3b4,
                Csr::PMPADDR40 => 0x3d8,
                Csr::PMPADDR41 => 0x3d9,
                Csr::PMPADDR42 => 0x3da,
                Csr::PMPADDR43 => 0x3db,
                Csr::PMPADDR44 => 0x3dc,
                Csr::PMPADDR45 => 0x3dd,
                Csr::PMPADDR46 => 0x3de,
                Csr::PMPADDR47 => 0x3df,
                Csr::PMPADDR48 => 0x3e0,
                Csr::PMPADDR49 => 0x3e1,
                Csr::PMPADDR5 => 0x3b5,
                Csr::PMPADDR50 => 0x3e2,
                Csr::PMPADDR51 => 0x3e3,
                Csr::PMPADDR52 => 0x3e4,
                Csr::PMPADDR53 => 0x3e5,
                Csr::PMPADDR54 => 0x3e6,
                Csr::PMPADDR55 => 0x3e7,
                Csr::PMPADDR56 => 0x3e8,
                Csr::PMPADDR57 => 0x3e9,
                Csr::PMPADDR58 => 0x3ea,
                Csr::PMPADDR59 => 0x3eb,
                Csr::PMPADDR6 => 0x3b6,
                Csr::PMPADDR60 => 0x3ec,
                Csr::PMPADDR61 => 0x3ed,
                Csr::PMPADDR62 => 0x3ee,
                Csr::PMPADDR63 => 0x3ef,
                Csr::PMPADDR7 => 0x3b7,
                Csr::PMPADDR8 => 0x3b8,
                Csr::PMPADDR9 => 0x3b9,
                Csr::PMPCFG0 => 0x3a0,
                Csr::PMPCFG1 => 0x3a1,
                Csr::PMPCFG10 => 0x3aa,
                Csr::PMPCFG11 => 0x3ab,
                Csr::PMPCFG12 => 0x3ac,
                Csr::PMPCFG13 => 0x3ad,
                Csr::PMPCFG14 => 0x3ae,
                Csr::PMPCFG15 => 0x3af,
                Csr::PMPCFG2 => 0x3a2,
                Csr::PMPCFG3 => 0x3a3,
                Csr::PMPCFG4 => 0x3a4,
                Csr::PMPCFG5 => 0x3a5,
                Csr::PMPCFG6 => 0x3a6,
                Csr::PMPCFG7 => 0x3a7,
                Csr::PMPCFG8 => 0x3a8,
                Csr::PMPCFG9 => 0x3a9,
                Csr::SATP => 0x180,
                Csr::SCAUSE => 0x142,
                Csr::SCONTEXT => 0x5a8,
                Csr::SCOUNTEREN => 0x106,
                Csr::SCOUNTOVF => 0xda0,
                Csr::SENVCFG => 0x10a,
                Csr::SEPC => 0x141,
                Csr::SIP => 0x144,
                Csr::SIREG => 0x151,
                Csr::SIREG2 => 0x152,
                Csr::SIREG3 => 0x153,
                Csr::SIREG4 => 0x155,
                Csr::SIREG5 => 0x156,
                Csr::SIREG6 => 0x157,
                Csr::SISELECT => 0x150,
                Csr::SRMCFG => 0x181,
                Csr::SSCRATCH => 0x140,
                Csr::SSTATEEN0 => 0x10c,
                Csr::SSTATEEN1 => 0x10d,
                Csr::SSTATEEN2 => 0x10e,
                Csr::SSTATEEN3 => 0x10f,
                Csr::SSTATUS => 0x100,
                Csr::STVAL => 0x143,
                Csr::STVEC => 0x105,
                Csr::TDATA1 => 0x7a1,
                Csr::TDATA2 => 0x7a2,
                Csr::TDATA3 => 0x7a3,
                Csr::TIME => 0xc01,
                Csr::TIMEH => 0xc81,
                Csr::TSELECT => 0x7a0,
                Csr::VCSR => 0x00f,
                Csr::VL => 0xc20,
                Csr::VLENB => 0xc22,
                Csr::VSATP => 0x280,
                Csr::VSCAUSE => 0x242,
                Csr::VSEPC => 0x241,
                Csr::VSIREG => 0x251,
                Csr::VSIREG2 => 0x252,
                Csr::VSIREG3 => 0x253,
                Csr::VSIREG4 => 0x255,
                Csr::VSIREG5 => 0x256,
                Csr::VSIREG6 => 0x257,
                Csr::VSISELECT => 0x250,
                Csr::VSSTATUS => 0x200,
                Csr::VSTART => 0x008,
                Csr::VSTVAL => 0x243,
                Csr::VSTVEC => 0x205,
                Csr::VTYPE => 0xc21,
                Csr::VXRM => 0x00a,
                Csr::VXSAT => 0x009,
            }
        }
    }
}


// No exception codes defined

// No interrupt codes defined
