
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.dcp' for cell 'design_1_i/myip_0'
INFO: [Netlist 29-17] Analyzing 995 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 518.395 ; gain = 308.535
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.817 . Memory (MB): peak = 530.609 ; gain = 12.215
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: ddb44066

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12b336875

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.987 . Memory (MB): peak = 1046.305 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 12b336875

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1046.305 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2917 unconnected nets.
INFO: [Opt 31-11] Eliminated 658 unconnected cells.
Phase 3 Sweep | Checksum: 15107d008

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1046.305 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG s00_axis_aclk_IBUF_BUFG_inst to drive 2720 load(s) on clock net s00_axis_aclk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: cd844bff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1046.305 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1046.305 ; gain = 0.000
Ending Logic Optimization Task | Checksum: cd844bff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1046.305 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cd844bff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1046.305 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1046.305 ; gain = 527.910
INFO: [Common 17-1381] The checkpoint 'C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net design_1_i/myip_0/inst/ConEng/Tff/clock_half is not driven by a Clock Buffer and has more than 512 loads. Driver(s): design_1_i/myip_0/inst/ConEng/Tff/out_reg/Q
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1046.305 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1046.305 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14be4ff9b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 217163c27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 217163c27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.012 ; gain = 30.707
Phase 1 Placer Initialization | Checksum: 217163c27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19c9bfa22

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19c9bfa22

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 251402206

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d376b241

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21574d40d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f57e6875

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f57e6875

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ec4da372

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1077.012 ; gain = 30.707
Phase 3 Detail Placement | Checksum: ec4da372

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: ec4da372

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ec4da372

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ec4da372

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1077.012 ; gain = 30.707

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 8dad6fc4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1077.012 ; gain = 30.707
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8dad6fc4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1077.012 ; gain = 30.707
Ending Placer Task | Checksum: 839c438a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1077.012 ; gain = 30.707
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1077.012 ; gain = 30.707
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1077.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1077.012 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1077.012 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1077.012 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 467c770b ConstDB: 0 ShapeSum: 3d1fcc7f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11d6f6400

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1201.652 ; gain = 123.840

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11d6f6400

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1208.168 ; gain = 130.355

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11d6f6400

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1208.168 ; gain = 130.355
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: dadd7882

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.098 ; gain = 147.285

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a05b777a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1238.699 ; gain = 160.887

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 161ede015

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1238.699 ; gain = 160.887
Phase 4 Rip-up And Reroute | Checksum: 161ede015

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1238.699 ; gain = 160.887

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 161ede015

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1238.699 ; gain = 160.887

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 161ede015

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1238.699 ; gain = 160.887
Phase 6 Post Hold Fix | Checksum: 161ede015

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1238.699 ; gain = 160.887

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.7406 %
  Global Horizontal Routing Utilization  = 2.69971 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
Phase 7 Route finalize | Checksum: 161ede015

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1238.699 ; gain = 160.887

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 161ede015

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1238.699 ; gain = 160.887

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11bd8af99

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1238.699 ; gain = 160.887
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1238.699 ; gain = 160.887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1238.699 ; gain = 161.688
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1238.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1248.250 ; gain = 9.551
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
58 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Apr 06 11:15:12 2017...
