# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../gcd_rtl_fsm_dp.vhd" \

# Do not sort compile order
nosort
