# 4-to-2 Priority Encoder in Verilog

## üìå Overview
This project implements a **4-to-2 Priority Encoder** using **Verilog HDL**.  
A priority encoder assigns priority to inputs so that if multiple inputs are high, the **highest-priority input** is reflected in the output.

**Priority Order:**  
`I3 > I2 > I1 > I0` (I3 has the highest priority)

---

## ‚öôÔ∏è Features
- Implements **combinational logic** for priority encoding
- Generates **Valid** signal to indicate active inputs
- Includes **testbench** for functional verification
- Works with standard Verilog simulators (**Icarus Verilog**, **ModelSim**, etc.)

---

## üßÆ Truth Table

| I3 | I2 | I1 | I0 | Out[1:0] | Valid |
|----|----|----|----|----------|-------|
| 0  | 0  | 0  | 0  | 00       | 0     |
| 0  | 0  | 0  | 1  | 00       | 1     |
| 0  | 0  | 1  | X  | 01       | 1     |
| 0  | 1  | X  | X  | 10       | 1     |
| 1  | X  | X  | X  | 11       | 1     |

---

## üìÇ File Descriptions
- `priority_encoder_4to2.sv` ‚Äî Verilog module for the priority encoder
- `priority_encoder_4to2_tb.sv` ‚Äî Testbench to verify functionality
- `priority_encoder_4to2_waveform.png` ‚Äî Waveform Screenshot of priority encoder

---

## üìä Expected Output

| in   | out | valid |
|------|-----|-------|
| 0000 | 00  | 0     |
| 0001 | 00  | 1     |
| 0010 | 01  | 1     |
| 0011 | 01  | 1     |
| 0100 | 10  | 1     |
| 0110 | 10  | 1     |
| 1000 | 11  | 1     |
| 1011 | 11  | 1     |
