$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire 32 % inst_o [31:0] $end
  $var wire  1 $ rst $end
  $scope module inst_fetch $end
   $var wire  1 # clk $end
   $var wire 32 % inst_o [31:0] $end
   $var wire  6 & pc [5:0] $end
   $var wire  1 ' rom_ce $end
   $var wire  1 $ rst $end
   $scope module pc_reg0 $end
    $var wire  1 ' ce $end
    $var wire  1 # clk $end
    $var wire  6 & pc [5:0] $end
    $var wire  1 $ rst $end
   $upscope $end
   $scope module rom0 $end
    $var wire  6 & addr [5:0] $end
    $var wire  1 ' ce $end
    $var wire 32 % inst [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b00000000000000000000000000000000 %
b000000 &
0'
#1
0#
#2
1#
b00010010001101000101011001111000 %
b000001 &
1'
#3
0#
#4
1#
b000000 &
#5
0#
1$
#6
1#
b00000000000000000000000000000000 %
0'
#7
0#
#8
1#
b000001 &
#9
0#
#10
1#
b000010 &
#11
0#
#12
1#
b000011 &
#13
0#
#14
1#
b000100 &
#15
0#
#16
1#
b000101 &
#17
0#
#18
1#
b000110 &
#19
0#
#20
1#
b000111 &
#21
0#
#22
1#
b001000 &
#23
0#
#24
1#
b001001 &
#25
0#
#26
1#
b001010 &
#27
0#
#28
1#
b001011 &
#29
0#
#30
1#
b001100 &
#31
0#
#32
1#
b001101 &
#33
0#
#34
1#
b001110 &
#35
0#
#36
1#
b001111 &
#37
0#
#38
1#
b010000 &
#39
0#
