// Seed: 2479724841
module module_0 (
    output tri1 id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output wand id_3,
    input  tri0 id_4,
    output tri0 id_5
);
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    input  wor  id_2,
    input  wand id_3
);
  wire id_5;
  wire id_6;
  module_0(
      id_1, id_0, id_2, id_1, id_0, id_1
  ); id_7(
      1, 1, id_2, id_3
  );
  wire id_8;
  xnor (id_1, id_0, id_6, id_5);
endmodule
module module_2 (
    input wor id_0,
    output supply1 id_1,
    output supply1 id_2
    , id_17,
    input tri0 id_3,
    input tri1 id_4,
    output uwire id_5,
    output supply1 id_6,
    input supply1 id_7,
    output uwire id_8,
    input tri id_9,
    input tri1 id_10,
    output supply1 id_11,
    input supply1 id_12,
    input supply1 id_13,
    output uwire id_14
    , id_18,
    output supply0 id_15
);
  assign id_6 = 1'b0;
  module_0(
      id_15, id_9, id_4, id_2, id_13, id_5
  );
  tri0 id_19 = id_0;
  id_20(
      .id_0(id_0)
  );
endmodule
