/*
 * Copyright (c) 2025 Renesas Electronics Corporation
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv8-m.dtsi>
#include <mem.h>
#include <freq.h>

/ {
	compatible = "renesas,r9a09g057-m33";
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m33";
			reg = <0>;
			clock-frequency = <DT_FREQ_M(200)>;
			#address-cells = <1>;
			#size-cells = <1>;

			mpu: mpu@e000ed90 {
				compatible = "arm,armv8m-mpu";
				reg = <0xe000ed90 0x40>;
			};
		};
	};

	soc {
		pinctrl: pin-controller@40410000 {
			compatible = "renesas,rzv-pinctrl";
			reg = <0x40410000 DT_SIZE_K(64)>;
			reg-names = "pinctrl";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <7>;
};
