$comment
	File created using the following command:
		vcd file HarvardArch.msim.vcd -direction
$end
$date
	Sun May 17 23:01:12 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module HarvardArch_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var wire 1 " alu_out [15] $end
$var wire 1 # alu_out [14] $end
$var wire 1 $ alu_out [13] $end
$var wire 1 % alu_out [12] $end
$var wire 1 & alu_out [11] $end
$var wire 1 ' alu_out [10] $end
$var wire 1 ( alu_out [9] $end
$var wire 1 ) alu_out [8] $end
$var wire 1 * alu_out [7] $end
$var wire 1 + alu_out [6] $end
$var wire 1 , alu_out [5] $end
$var wire 1 - alu_out [4] $end
$var wire 1 . alu_out [3] $end
$var wire 1 / alu_out [2] $end
$var wire 1 0 alu_out [1] $end
$var wire 1 1 alu_out [0] $end
$var wire 1 2 data_a [15] $end
$var wire 1 3 data_a [14] $end
$var wire 1 4 data_a [13] $end
$var wire 1 5 data_a [12] $end
$var wire 1 6 data_a [11] $end
$var wire 1 7 data_a [10] $end
$var wire 1 8 data_a [9] $end
$var wire 1 9 data_a [8] $end
$var wire 1 : data_a [7] $end
$var wire 1 ; data_a [6] $end
$var wire 1 < data_a [5] $end
$var wire 1 = data_a [4] $end
$var wire 1 > data_a [3] $end
$var wire 1 ? data_a [2] $end
$var wire 1 @ data_a [1] $end
$var wire 1 A data_a [0] $end
$var wire 1 B data_b [15] $end
$var wire 1 C data_b [14] $end
$var wire 1 D data_b [13] $end
$var wire 1 E data_b [12] $end
$var wire 1 F data_b [11] $end
$var wire 1 G data_b [10] $end
$var wire 1 H data_b [9] $end
$var wire 1 I data_b [8] $end
$var wire 1 J data_b [7] $end
$var wire 1 K data_b [6] $end
$var wire 1 L data_b [5] $end
$var wire 1 M data_b [4] $end
$var wire 1 N data_b [3] $end
$var wire 1 O data_b [2] $end
$var wire 1 P data_b [1] $end
$var wire 1 Q data_b [0] $end
$var wire 1 R ir_mux [15] $end
$var wire 1 S ir_mux [14] $end
$var wire 1 T ir_mux [13] $end
$var wire 1 U ir_mux [12] $end
$var wire 1 V ir_mux [11] $end
$var wire 1 W ir_mux [10] $end
$var wire 1 X ir_mux [9] $end
$var wire 1 Y ir_mux [8] $end
$var wire 1 Z ir_mux [7] $end
$var wire 1 [ ir_mux [6] $end
$var wire 1 \ ir_mux [5] $end
$var wire 1 ] ir_mux [4] $end
$var wire 1 ^ ir_mux [3] $end
$var wire 1 _ ir_mux [2] $end
$var wire 1 ` ir_mux [1] $end
$var wire 1 a ir_mux [0] $end
$var wire 1 b pc_out [10] $end
$var wire 1 c pc_out [9] $end
$var wire 1 d pc_out [8] $end
$var wire 1 e pc_out [7] $end
$var wire 1 f pc_out [6] $end
$var wire 1 g pc_out [5] $end
$var wire 1 h pc_out [4] $end
$var wire 1 i pc_out [3] $end
$var wire 1 j pc_out [2] $end
$var wire 1 k pc_out [1] $end
$var wire 1 l pc_out [0] $end
$var wire 1 m prog [15] $end
$var wire 1 n prog [14] $end
$var wire 1 o prog [13] $end
$var wire 1 p prog [12] $end
$var wire 1 q prog [11] $end
$var wire 1 r prog [10] $end
$var wire 1 s prog [9] $end
$var wire 1 t prog [8] $end
$var wire 1 u prog [7] $end
$var wire 1 v prog [6] $end
$var wire 1 w prog [5] $end
$var wire 1 x prog [4] $end
$var wire 1 y prog [3] $end
$var wire 1 z prog [2] $end
$var wire 1 { prog [1] $end
$var wire 1 | prog [0] $end
$var wire 1 } r0 [15] $end
$var wire 1 ~ r0 [14] $end
$var wire 1 !! r0 [13] $end
$var wire 1 "! r0 [12] $end
$var wire 1 #! r0 [11] $end
$var wire 1 $! r0 [10] $end
$var wire 1 %! r0 [9] $end
$var wire 1 &! r0 [8] $end
$var wire 1 '! r0 [7] $end
$var wire 1 (! r0 [6] $end
$var wire 1 )! r0 [5] $end
$var wire 1 *! r0 [4] $end
$var wire 1 +! r0 [3] $end
$var wire 1 ,! r0 [2] $end
$var wire 1 -! r0 [1] $end
$var wire 1 .! r0 [0] $end
$var wire 1 /! r1 [15] $end
$var wire 1 0! r1 [14] $end
$var wire 1 1! r1 [13] $end
$var wire 1 2! r1 [12] $end
$var wire 1 3! r1 [11] $end
$var wire 1 4! r1 [10] $end
$var wire 1 5! r1 [9] $end
$var wire 1 6! r1 [8] $end
$var wire 1 7! r1 [7] $end
$var wire 1 8! r1 [6] $end
$var wire 1 9! r1 [5] $end
$var wire 1 :! r1 [4] $end
$var wire 1 ;! r1 [3] $end
$var wire 1 <! r1 [2] $end
$var wire 1 =! r1 [1] $end
$var wire 1 >! r1 [0] $end
$var wire 1 ?! r2 [15] $end
$var wire 1 @! r2 [14] $end
$var wire 1 A! r2 [13] $end
$var wire 1 B! r2 [12] $end
$var wire 1 C! r2 [11] $end
$var wire 1 D! r2 [10] $end
$var wire 1 E! r2 [9] $end
$var wire 1 F! r2 [8] $end
$var wire 1 G! r2 [7] $end
$var wire 1 H! r2 [6] $end
$var wire 1 I! r2 [5] $end
$var wire 1 J! r2 [4] $end
$var wire 1 K! r2 [3] $end
$var wire 1 L! r2 [2] $end
$var wire 1 M! r2 [1] $end
$var wire 1 N! r2 [0] $end
$var wire 1 O! r3 [15] $end
$var wire 1 P! r3 [14] $end
$var wire 1 Q! r3 [13] $end
$var wire 1 R! r3 [12] $end
$var wire 1 S! r3 [11] $end
$var wire 1 T! r3 [10] $end
$var wire 1 U! r3 [9] $end
$var wire 1 V! r3 [8] $end
$var wire 1 W! r3 [7] $end
$var wire 1 X! r3 [6] $end
$var wire 1 Y! r3 [5] $end
$var wire 1 Z! r3 [4] $end
$var wire 1 [! r3 [3] $end
$var wire 1 \! r3 [2] $end
$var wire 1 ]! r3 [1] $end
$var wire 1 ^! r3 [0] $end
$var wire 1 _! state [2] $end
$var wire 1 `! state [1] $end
$var wire 1 a! state [0] $end

$scope module i1 $end
$var wire 1 b! gnd $end
$var wire 1 c! vcc $end
$var wire 1 d! unknown $end
$var tri1 1 e! devclrn $end
$var tri1 1 f! devpor $end
$var tri1 1 g! devoe $end
$var wire 1 h! CLK~input_o $end
$var wire 1 i! ~GND~combout $end
$var wire 1 j! inst3|auto_generated|counter_comb_bita0~sumout $end
$var wire 1 k! inst3|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 l! inst3|auto_generated|counter_comb_bita1~sumout $end
$var wire 1 m! inst3|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 n! inst3|auto_generated|counter_comb_bita2~sumout $end
$var wire 1 o! inst3|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 p! inst3|auto_generated|counter_comb_bita3~sumout $end
$var wire 1 q! inst3|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 r! inst3|auto_generated|counter_comb_bita4~sumout $end
$var wire 1 s! inst3|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 t! inst3|auto_generated|counter_comb_bita5~sumout $end
$var wire 1 u! inst3|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 v! inst3|auto_generated|counter_comb_bita6~sumout $end
$var wire 1 w! inst3|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 x! inst3|auto_generated|counter_comb_bita7~sumout $end
$var wire 1 y! inst3|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 z! inst3|auto_generated|counter_comb_bita8~sumout $end
$var wire 1 {! inst3|auto_generated|counter_comb_bita8~COUT $end
$var wire 1 |! inst3|auto_generated|counter_comb_bita9~sumout $end
$var wire 1 }! inst3|auto_generated|counter_comb_bita9~COUT $end
$var wire 1 ~! inst3|auto_generated|counter_comb_bita10~sumout $end
$var wire 1 !" inst10|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 "" inst2|WrEn~1_combout $end
$var wire 1 #" inst2|WrEn~0_combout $end
$var wire 1 $" inst10|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 %" inst15|Add0~1_sumout $end
$var wire 1 &" inst15|Add0~2 $end
$var wire 1 '" inst15|Add0~5_sumout $end
$var wire 1 (" inst15|Add0~6 $end
$var wire 1 )" inst15|Add0~9_sumout $end
$var wire 1 *" inst15|Add0~10 $end
$var wire 1 +" inst15|Add0~13_sumout $end
$var wire 1 ," inst15|Add0~14 $end
$var wire 1 -" inst15|Add0~17_sumout $end
$var wire 1 ." inst15|Add0~18 $end
$var wire 1 /" inst15|Add0~21_sumout $end
$var wire 1 0" inst15|Add0~22 $end
$var wire 1 1" inst15|Add0~25_sumout $end
$var wire 1 2" inst15|Add0~26 $end
$var wire 1 3" inst15|Add0~29_sumout $end
$var wire 1 4" inst15|Add0~30 $end
$var wire 1 5" inst15|Add0~33_sumout $end
$var wire 1 6" inst15|Add0~34 $end
$var wire 1 7" inst15|Add0~37_sumout $end
$var wire 1 8" inst15|Add0~38 $end
$var wire 1 9" inst15|Add0~41_sumout $end
$var wire 1 :" inst10|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 ;" inst2|ld_mux~combout $end
$var wire 1 <" inst2|acc_load~combout $end
$var wire 1 =" inst10|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 >" inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 ?" inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 @" inst12|ldr~combout $end
$var wire 1 A" inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout $end
$var wire 1 B" inst12|Add0~73_combout $end
$var wire 1 C" inst12|Add0~74_combout $end
$var wire 1 D" inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout $end
$var wire 1 E" inst12|Add0~76_combout $end
$var wire 1 F" inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout $end
$var wire 1 G" inst12|Add0~78_combout $end
$var wire 1 H" inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout $end
$var wire 1 I" inst12|Add0~80_combout $end
$var wire 1 J" inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout $end
$var wire 1 K" inst12|Add0~82_combout $end
$var wire 1 L" inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout $end
$var wire 1 M" inst12|Add0~84_combout $end
$var wire 1 N" inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout $end
$var wire 1 O" inst12|Add0~86_combout $end
$var wire 1 P" inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout $end
$var wire 1 Q" inst12|Add0~88_combout $end
$var wire 1 R" inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout $end
$var wire 1 S" inst12|Add0~90_combout $end
$var wire 1 T" inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout $end
$var wire 1 U" inst12|Add0~92_combout $end
$var wire 1 V" inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout $end
$var wire 1 W" inst12|Add0~94_combout $end
$var wire 1 X" inst12|Add0~99_combout $end
$var wire 1 Y" inst12|Add0~97_cout $end
$var wire 1 Z" inst12|Add0~61_sumout $end
$var wire 1 [" inst16|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 \" inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout $end
$var wire 1 ]" inst12|Add0~93_combout $end
$var wire 1 ^" inst12|Add0~62 $end
$var wire 1 _" inst12|Add0~57_sumout $end
$var wire 1 `" inst16|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 a" inst12|Add0~91_combout $end
$var wire 1 b" inst12|Add0~58 $end
$var wire 1 c" inst12|Add0~53_sumout $end
$var wire 1 d" inst16|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 e" inst12|Add0~89_combout $end
$var wire 1 f" inst12|Add0~54 $end
$var wire 1 g" inst12|Add0~49_sumout $end
$var wire 1 h" inst16|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 i" inst12|Add0~87_combout $end
$var wire 1 j" inst12|Add0~50 $end
$var wire 1 k" inst12|Add0~45_sumout $end
$var wire 1 l" inst16|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 m" inst12|Add0~85_combout $end
$var wire 1 n" inst12|Add0~46 $end
$var wire 1 o" inst12|Add0~41_sumout $end
$var wire 1 p" inst16|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 q" inst12|Add0~83_combout $end
$var wire 1 r" inst12|Add0~42 $end
$var wire 1 s" inst12|Add0~37_sumout $end
$var wire 1 t" inst16|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 u" inst12|Add0~81_combout $end
$var wire 1 v" inst12|Add0~38 $end
$var wire 1 w" inst12|Add0~33_sumout $end
$var wire 1 x" inst16|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 y" inst12|Add0~79_combout $end
$var wire 1 z" inst12|Add0~34 $end
$var wire 1 {" inst12|Add0~29_sumout $end
$var wire 1 |" inst16|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 }" inst12|Add0~77_combout $end
$var wire 1 ~" inst12|Add0~30 $end
$var wire 1 !# inst12|Add0~25_sumout $end
$var wire 1 "# inst16|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 ## inst12|Add0~75_combout $end
$var wire 1 $# inst12|Add0~26 $end
$var wire 1 %# inst12|Add0~21_sumout $end
$var wire 1 &# inst16|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 '# inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 (# inst11|G1~combout $end
$var wire 1 )# inst8|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 *# inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 +# inst8|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 ,# inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 -# inst8|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 .# inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 /# inst8|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 0# inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 1# inst8|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 2# inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 3# inst8|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 4# inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 5# inst8|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 6# inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 7# inst8|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 8# inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 9# inst8|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 :# inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 ;# inst8|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 <# inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 =# inst8|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 ># inst12|Add0~64_combout $end
$var wire 1 ?# inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout $end
$var wire 1 @# inst12|Add0~66_combout $end
$var wire 1 A# inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout $end
$var wire 1 B# inst12|Add0~68_combout $end
$var wire 1 C# inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout $end
$var wire 1 D# inst12|Add0~70_combout $end
$var wire 1 E# inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout $end
$var wire 1 F# inst12|Add0~72_combout $end
$var wire 1 G# inst12|Add0~22 $end
$var wire 1 H# inst12|Add0~17_sumout $end
$var wire 1 I# inst16|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 J# inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 K# inst12|Add0~71_combout $end
$var wire 1 L# inst12|Add0~18 $end
$var wire 1 M# inst12|Add0~13_sumout $end
$var wire 1 N# inst16|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 O# inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 P# inst12|Add0~69_combout $end
$var wire 1 Q# inst12|Add0~14 $end
$var wire 1 R# inst12|Add0~9_sumout $end
$var wire 1 S# inst16|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 T# inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 U# inst12|Add0~67_combout $end
$var wire 1 V# inst12|Add0~10 $end
$var wire 1 W# inst12|Add0~5_sumout $end
$var wire 1 X# inst16|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 Y# inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 Z# inst12|Add0~65_combout $end
$var wire 1 [# inst12|Add0~6 $end
$var wire 1 \# inst12|Add0~1_sumout $end
$var wire 1 ]# inst16|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 ^# inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 _# inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout $end
$var wire 1 `# inst2|pc_load~0_combout $end
$var wire 1 a# inst2|pc_load~1_combout $end
$var wire 1 b# inst2|pc_load~2_combout $end
$var wire 1 c# inst2|pc_load~3_combout $end
$var wire 1 d# inst2|pc_load~4_combout $end
$var wire 1 e# inst3|auto_generated|_~0_combout $end
$var wire 1 f# inst10|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 g# inst10|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 h# inst10|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 i# inst10|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 j# inst10|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 k# inst10|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 l# inst10|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 m# inst10|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 n# inst10|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 o# inst10|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 p# inst10|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 q# inst9|inst3~combout $end
$var wire 1 r# inst9|inst2|dffs[0]~0_combout $end
$var wire 1 s# inst10|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 t# inst12|Mux0~0_combout $end
$var wire 1 u# inst12|Mux1~0_combout $end
$var wire 1 v# inst12|Mux2~0_combout $end
$var wire 1 w# inst12|Mux3~0_combout $end
$var wire 1 x# inst12|Mux4~0_combout $end
$var wire 1 y# inst12|Mux5~0_combout $end
$var wire 1 z# inst12|Mux6~0_combout $end
$var wire 1 {# inst12|Mux7~0_combout $end
$var wire 1 |# inst12|Mux8~0_combout $end
$var wire 1 }# inst12|Mux9~0_combout $end
$var wire 1 ~# inst12|Mux10~0_combout $end
$var wire 1 !$ inst12|Mux11~0_combout $end
$var wire 1 "$ inst12|Mux12~0_combout $end
$var wire 1 #$ inst12|Mux13~0_combout $end
$var wire 1 $$ inst12|Mux14~0_combout $end
$var wire 1 %$ inst12|Mux15~0_combout $end
$var wire 1 &$ inst11|DEMUX4|auto_generated|w_anode22w [2] $end
$var wire 1 '$ inst11|DEMUX4|auto_generated|w_anode22w [1] $end
$var wire 1 ($ inst11|DEMUX4|auto_generated|w_anode22w [0] $end
$var wire 1 )$ inst11|R2|dffs [15] $end
$var wire 1 *$ inst11|R2|dffs [14] $end
$var wire 1 +$ inst11|R2|dffs [13] $end
$var wire 1 ,$ inst11|R2|dffs [12] $end
$var wire 1 -$ inst11|R2|dffs [11] $end
$var wire 1 .$ inst11|R2|dffs [10] $end
$var wire 1 /$ inst11|R2|dffs [9] $end
$var wire 1 0$ inst11|R2|dffs [8] $end
$var wire 1 1$ inst11|R2|dffs [7] $end
$var wire 1 2$ inst11|R2|dffs [6] $end
$var wire 1 3$ inst11|R2|dffs [5] $end
$var wire 1 4$ inst11|R2|dffs [4] $end
$var wire 1 5$ inst11|R2|dffs [3] $end
$var wire 1 6$ inst11|R2|dffs [2] $end
$var wire 1 7$ inst11|R2|dffs [1] $end
$var wire 1 8$ inst11|R2|dffs [0] $end
$var wire 1 9$ inst4|dffs [15] $end
$var wire 1 :$ inst4|dffs [14] $end
$var wire 1 ;$ inst4|dffs [13] $end
$var wire 1 <$ inst4|dffs [12] $end
$var wire 1 =$ inst4|dffs [11] $end
$var wire 1 >$ inst4|dffs [10] $end
$var wire 1 ?$ inst4|dffs [9] $end
$var wire 1 @$ inst4|dffs [8] $end
$var wire 1 A$ inst4|dffs [7] $end
$var wire 1 B$ inst4|dffs [6] $end
$var wire 1 C$ inst4|dffs [5] $end
$var wire 1 D$ inst4|dffs [4] $end
$var wire 1 E$ inst4|dffs [3] $end
$var wire 1 F$ inst4|dffs [2] $end
$var wire 1 G$ inst4|dffs [1] $end
$var wire 1 H$ inst4|dffs [0] $end
$var wire 1 I$ inst11|DEMUX4|auto_generated|w_anode30w [2] $end
$var wire 1 J$ inst11|DEMUX4|auto_generated|w_anode30w [1] $end
$var wire 1 K$ inst11|DEMUX4|auto_generated|w_anode30w [0] $end
$var wire 1 L$ inst1|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 M$ inst1|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 N$ inst1|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 O$ inst1|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 P$ inst1|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 Q$ inst1|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 R$ inst1|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 S$ inst1|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 T$ inst1|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 U$ inst1|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 V$ inst1|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 W$ inst1|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 X$ inst1|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 Y$ inst1|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 Z$ inst1|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 [$ inst1|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 \$ inst9|inst|n [2] $end
$var wire 1 ]$ inst9|inst|n [1] $end
$var wire 1 ^$ inst9|inst|n [0] $end
$var wire 1 _$ inst3|auto_generated|counter_reg_bit [10] $end
$var wire 1 `$ inst3|auto_generated|counter_reg_bit [9] $end
$var wire 1 a$ inst3|auto_generated|counter_reg_bit [8] $end
$var wire 1 b$ inst3|auto_generated|counter_reg_bit [7] $end
$var wire 1 c$ inst3|auto_generated|counter_reg_bit [6] $end
$var wire 1 d$ inst3|auto_generated|counter_reg_bit [5] $end
$var wire 1 e$ inst3|auto_generated|counter_reg_bit [4] $end
$var wire 1 f$ inst3|auto_generated|counter_reg_bit [3] $end
$var wire 1 g$ inst3|auto_generated|counter_reg_bit [2] $end
$var wire 1 h$ inst3|auto_generated|counter_reg_bit [1] $end
$var wire 1 i$ inst3|auto_generated|counter_reg_bit [0] $end
$var wire 1 j$ inst11|DEMUX4|auto_generated|w_anode14w [2] $end
$var wire 1 k$ inst11|DEMUX4|auto_generated|w_anode14w [1] $end
$var wire 1 l$ inst11|DEMUX4|auto_generated|w_anode14w [0] $end
$var wire 1 m$ inst9|inst2|dffs [2] $end
$var wire 1 n$ inst9|inst2|dffs [1] $end
$var wire 1 o$ inst9|inst2|dffs [0] $end
$var wire 1 p$ inst|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 q$ inst|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 r$ inst|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 s$ inst|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 t$ inst|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 u$ inst|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 v$ inst|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 w$ inst|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 x$ inst|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 y$ inst|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 z$ inst|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 {$ inst|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 |$ inst|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 }$ inst|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 ~$ inst|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 !% inst|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 "% inst11|R0|dffs [15] $end
$var wire 1 #% inst11|R0|dffs [14] $end
$var wire 1 $% inst11|R0|dffs [13] $end
$var wire 1 %% inst11|R0|dffs [12] $end
$var wire 1 &% inst11|R0|dffs [11] $end
$var wire 1 '% inst11|R0|dffs [10] $end
$var wire 1 (% inst11|R0|dffs [9] $end
$var wire 1 )% inst11|R0|dffs [8] $end
$var wire 1 *% inst11|R0|dffs [7] $end
$var wire 1 +% inst11|R0|dffs [6] $end
$var wire 1 ,% inst11|R0|dffs [5] $end
$var wire 1 -% inst11|R0|dffs [4] $end
$var wire 1 .% inst11|R0|dffs [3] $end
$var wire 1 /% inst11|R0|dffs [2] $end
$var wire 1 0% inst11|R0|dffs [1] $end
$var wire 1 1% inst11|R0|dffs [0] $end
$var wire 1 2% inst11|R1|dffs [15] $end
$var wire 1 3% inst11|R1|dffs [14] $end
$var wire 1 4% inst11|R1|dffs [13] $end
$var wire 1 5% inst11|R1|dffs [12] $end
$var wire 1 6% inst11|R1|dffs [11] $end
$var wire 1 7% inst11|R1|dffs [10] $end
$var wire 1 8% inst11|R1|dffs [9] $end
$var wire 1 9% inst11|R1|dffs [8] $end
$var wire 1 :% inst11|R1|dffs [7] $end
$var wire 1 ;% inst11|R1|dffs [6] $end
$var wire 1 <% inst11|R1|dffs [5] $end
$var wire 1 =% inst11|R1|dffs [4] $end
$var wire 1 >% inst11|R1|dffs [3] $end
$var wire 1 ?% inst11|R1|dffs [2] $end
$var wire 1 @% inst11|R1|dffs [1] $end
$var wire 1 A% inst11|R1|dffs [0] $end
$var wire 1 B% inst1|altsyncram_component|auto_generated|q_b [15] $end
$var wire 1 C% inst1|altsyncram_component|auto_generated|q_b [14] $end
$var wire 1 D% inst1|altsyncram_component|auto_generated|q_b [13] $end
$var wire 1 E% inst1|altsyncram_component|auto_generated|q_b [12] $end
$var wire 1 F% inst1|altsyncram_component|auto_generated|q_b [11] $end
$var wire 1 G% inst1|altsyncram_component|auto_generated|q_b [10] $end
$var wire 1 H% inst1|altsyncram_component|auto_generated|q_b [9] $end
$var wire 1 I% inst1|altsyncram_component|auto_generated|q_b [8] $end
$var wire 1 J% inst1|altsyncram_component|auto_generated|q_b [7] $end
$var wire 1 K% inst1|altsyncram_component|auto_generated|q_b [6] $end
$var wire 1 L% inst1|altsyncram_component|auto_generated|q_b [5] $end
$var wire 1 M% inst1|altsyncram_component|auto_generated|q_b [4] $end
$var wire 1 N% inst1|altsyncram_component|auto_generated|q_b [3] $end
$var wire 1 O% inst1|altsyncram_component|auto_generated|q_b [2] $end
$var wire 1 P% inst1|altsyncram_component|auto_generated|q_b [1] $end
$var wire 1 Q% inst1|altsyncram_component|auto_generated|q_b [0] $end
$var wire 1 R% inst11|R3|dffs [15] $end
$var wire 1 S% inst11|R3|dffs [14] $end
$var wire 1 T% inst11|R3|dffs [13] $end
$var wire 1 U% inst11|R3|dffs [12] $end
$var wire 1 V% inst11|R3|dffs [11] $end
$var wire 1 W% inst11|R3|dffs [10] $end
$var wire 1 X% inst11|R3|dffs [9] $end
$var wire 1 Y% inst11|R3|dffs [8] $end
$var wire 1 Z% inst11|R3|dffs [7] $end
$var wire 1 [% inst11|R3|dffs [6] $end
$var wire 1 \% inst11|R3|dffs [5] $end
$var wire 1 ]% inst11|R3|dffs [4] $end
$var wire 1 ^% inst11|R3|dffs [3] $end
$var wire 1 _% inst11|R3|dffs [2] $end
$var wire 1 `% inst11|R3|dffs [1] $end
$var wire 1 a% inst11|R3|dffs [0] $end
$var wire 1 b% inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 c% inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 d% inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 e% inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 f% inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 g% inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 h% inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 i% inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 j% inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0] $end
$var wire 1 k% inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 l% inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0] $end
$var wire 1 m% inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 n% inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0] $end
$var wire 1 o% inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 p% inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0] $end
$var wire 1 q% inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 r% inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0] $end
$var wire 1 s% inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 t% inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0] $end
$var wire 1 u% inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 v% inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0] $end
$var wire 1 w% inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 x% inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0] $end
$var wire 1 y% inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 z% inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0] $end
$var wire 1 {% inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 |% inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0] $end
$var wire 1 }% inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 ~% inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0] $end
$var wire 1 !& inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 "& inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0] $end
$var wire 1 #& inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 $& inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0] $end
$var wire 1 %& inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 && inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0] $end
$var wire 1 '& inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 (& inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0] $end
$var wire 1 )& inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 *& inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 +& inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 ,& inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 -& inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 .& inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 /& inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 0& inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 1& inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 2& inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 3& inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
1a!
0`!
0_!
0b!
1c!
xd!
1e!
1f!
1g!
0h!
0i!
1j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
1;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
1`#
0a#
0b#
1c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
1r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
z($
z'$
0&$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
zK$
zJ$
0I$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
z^$
0]$
z\$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
zl$
zk$
0j$
0o$
0n$
zm$
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
$end
#10000
1!
1h!
1o$
1`!
1q#
1e#
1<"
0a!
1(#
0r#
#10001
10&
12&
13&
1z$
1~$
1!%
1|
1{
1w
1o#
1n#
1j#
1\
1`
1a
13#
1;#
1=#
12#
1:#
1<#
#20000
0!
0h!
#30000
1!
1h!
1H$
1G$
1C$
0o$
1i$
11%
10%
1,%
1)!
1-!
1.!
1l
0`!
1L"
1/"
1T"
1'"
1\"
1&"
0%"
1k!
0q#
0e#
0<"
0j!
1a!
1("
0'"
0(#
0`#
1]"
1_"
1o"
1l!
0<#
0:#
02#
1r#
1)"
1Z"
1~#
1p"
1$$
1`"
10
1,
1%$
1["
1:#
12#
11
1<#
#40000
0!
0h!
#50000
1!
1h!
1o$
1`!
1q#
1e#
1<"
0a!
1(#
0r#
#50001
1g%
00&
03&
1s$
0z$
0!%
0|
0w
1p
1#"
1""
0o#
0j#
1:"
1U
0\
0a
1\#
1W#
1R#
1M#
1H#
1%#
1!#
1{"
1w"
1s"
1r"
0o"
1k"
1g"
1c"
1b"
0_"
1W"
0<"
0;"
03#
0=#
02#
0<#
1v"
0s"
1f"
0c"
0(#
1^"
0Z"
1<#
12#
0$$
0`"
1#$
1d"
1"$
1h"
1!$
1l"
0~#
0p"
1}#
1t"
1|#
1x"
1{#
1|"
1z#
1"#
1y#
1&#
1x#
1I#
1w#
1N#
1v#
1S#
1u#
1X#
1t#
1]#
1"
1#
1$
1%
1&
1'
1(
1)
1*
1+
0,
1-
1.
1/
00
1z"
0w"
1j"
0g"
1_"
0%$
0["
0#$
0d"
0}#
0t"
1^#
1Y#
1T#
1O#
1J#
1'#
1*#
1,#
1.#
10#
02#
14#
16#
18#
0:#
0+
0/
01
1~"
0{"
1n"
0k"
1$$
1`"
0"$
0h"
0|#
0x"
00#
08#
0<#
0*
0.
10
1$#
0!#
1o"
0!$
0l"
0{#
0|"
0.#
06#
1:#
0)
0-
1G#
0%#
1~#
1p"
0z#
0"#
0,#
04#
0(
1,
1L#
0H#
0y#
0&#
0*#
12#
0'
1Q#
0M#
0x#
0I#
0'#
0&
1V#
0R#
0w#
0N#
0J#
0%
1[#
0W#
0v#
0S#
0O#
0$
0\#
0u#
0X#
0T#
0#
0t#
0]#
0Y#
0"
0^#
#60000
0!
0h!
#70000
1!
1h!
0H$
0C$
1<$
0o$
0i$
1h$
1k
0l
0`!
1m!
0k!
0q#
0e#
0#"
0l!
1j!
1a!
0m!
1n!
1l!
1r#
0n!
#70001
1)&
1'&
1}%
1[$
1Z$
1V$
1<
1@
1A
#80000
0!
0h!
#90000
1!
1h!
1o$
1`!
1q#
1e#
1#"
0a!
0r#
#90001
1f%
02&
1d%
1}$
0~$
1r$
1o
0{
1z
1d#
0#"
1p#
0n#
1m#
1_
0`
1T
19#
1>"
0;#
1q"
1a"
1V"
1U"
1M"
0o"
0_"
0W"
0^"
1Z"
1o"
1_"
1W"
0\"
0T"
0L"
0$$
0`"
0~#
0p"
0,
00
0_"
1`#
1^"
0Z"
1~#
1p"
1$$
1`"
1%$
1["
02#
0:#
11
10
1,
1_"
0%$
0["
0$$
0`"
1<#
1:#
12#
00
01
1$$
1`"
0:#
0<#
10
1:#
#100000
0!
0h!
#110000
1!
1h!
1;$
0G$
1F$
0o$
0h$
1g$
1j
0k
0`!
0q#
0e#
0d#
1n!
0l!
1a!
1r#
#110001
0)&
0'&
0}%
0[$
0Z$
0V$
0<
0@
0A
#120000
0!
0h!
#130000
1!
1h!
1o$
1`!
1q#
1e#
1d#
0a!
0r#
#130001
0g%
10&
11&
12&
0d%
0s$
1z$
1{$
1~$
0r$
0o
1{
1x
1w
0p
0d#
0""
0p#
1n#
1k#
1j#
0:"
0U
1\
1]
1`
0T
1\#
0[#
1W#
0V#
1R#
0Q#
1M#
0L#
1H#
0G#
1%#
0$#
1!#
0~"
1{"
0z"
1w"
0v"
1s"
0o"
0n"
1k"
0j"
1g"
0f"
1c"
0_"
0]"
1<"
1;"
13#
15#
1;#
0q"
0a"
0V"
0U"
0M"
0\#
0W#
0R#
0M#
0H#
0%#
0!#
0{"
0w"
0r"
0k"
0g"
0b"
1_"
0W"
1(#
0^"
1Z"
18#
14#
0$$
0`"
1#$
1d"
1"$
1h"
1!$
1l"
0~#
0p"
1}#
1t"
1|#
1x"
1{#
1|"
1z#
1"#
1y#
1&#
1x#
1I#
1w#
1N#
1v#
1S#
1u#
1X#
1t#
1]#
1"
1#
1$
1%
1&
1'
1(
1)
1*
1+
0,
1-
1.
1/
00
0s"
0c"
0_"
0Z"
1%$
1["
1$$
1`"
0"$
0h"
0!$
0l"
0|#
0x"
0{#
0|"
0z#
0"#
0y#
0&#
0x#
0I#
0w#
0N#
0v#
0S#
0u#
0X#
0t#
0]#
0"
0#
0$
0%
0&
0'
0(
0)
0*
0-
0.
10
11
0%$
0["
0$$
0`"
0#$
0d"
0}#
0t"
0+
0/
00
01
#140000
0!
0h!
#150000
1!
1h!
0;$
1G$
1D$
1C$
0<$
0o$
1i$
01%
1/%
1-%
1*!
1,!
0.!
1l
0`!
1-"
1*"
0)"
0&"
1%"
1k!
0q#
0e#
0<"
0j!
1a!
1+"
0("
1'"
0(#
1l!
0:#
08#
04#
02#
1r#
0*"
1)"
0+"
#160000
0!
0h!
#170000
1!
1h!
1o$
1`!
1q#
1e#
1<"
0a!
1(#
1:#
18#
14#
12#
0r#
#170001
1b%
1g%
00&
01&
0f%
1q$
1s$
0z$
0{$
0}$
0z
0x
0w
1p
1n
0m#
0k#
0j#
1:"
1s#
1S
1U
0\
0]
0_
09#
05#
03#
0>"
0<"
0;"
1\#
1W#
1R#
1M#
1H#
1%#
1!#
1{"
1w"
1s"
1o"
1k"
1g"
1c"
1_"
1W"
1]$
02#
04#
08#
0(#
1T"
1R"
1N"
1L"
0:#
1r"
0o"
1n"
0k"
1f"
0c"
1b"
0_"
1~#
1p"
1!$
1l"
1#$
1d"
1$$
1`"
10
1/
1-
1,
1v"
0s"
1o"
1j"
0g"
1c"
1:#
18#
14#
12#
1z"
0w"
1k"
1~"
0{"
1$#
0!#
1G#
0%#
1L#
0H#
1Q#
0M#
1V#
0R#
1[#
0W#
0\#
#180000
0!
0h!
#190000
1!
1h!
0F$
0D$
0C$
1:$
1<$
0o$
1n$
0i$
1h$
1k
0l
1_!
0`!
1m!
0k!
1<"
0e#
0l!
1j!
0]$
1o!
0m!
1(#
0n!
1l!
0:#
08#
04#
02#
0o!
1p!
1n!
0p!
#190001
1)&
1'&
1}%
1[$
1Z$
1V$
1<
1@
1A
12#
1:#
1<#
#200000
0!
0h!
#210000
1!
1h!
0n$
11%
0/%
0-%
0*!
0,!
1.!
0_!
0N"
0-"
0R"
0)"
1\"
1&"
0%"
0q#
0<"
1a!
1("
0'"
0(#
0`#
1]"
0c"
0k"
0<#
18#
14#
1r#
1%$
1["
0#$
0d"
0!$
0l"
0-
0/
11
1)"
04#
08#
1<#
#210001
0g%
02&
0s$
0~$
0{
0p
#220000
0!
0h!
#230000
1!
1h!
1o$
1`!
1q#
1]$
0n#
0:"
0U
0`
0a!
1\#
0[#
1W#
0V#
1R#
0Q#
1M#
0L#
1H#
0G#
1%#
0$#
1!#
0~"
1{"
0z"
1w"
0v"
1s"
0o"
0n"
1k"
0j"
1g"
0f"
1c"
0b"
1_"
0W"
0;#
1q"
1a"
1V"
1U"
1M"
0r#
0]$
0\#
0W#
0R#
0M#
0H#
0%#
0!#
0{"
0w"
0k"
0g"
0c"
1b"
0_"
1W"
1c"
#240000
0!
0h!
#250000
1!
1h!
0G$
0<$
0o$
0`!
0q#
1a!
1r#
#250001
0)&
0'&
0}%
0[$
0Z$
0V$
0<
0@
0A
#260000
0!
0h!
#270000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#280000
0!
0h!
#290000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#300000
0!
0h!
#310000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#320000
0!
0h!
#330000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#340000
0!
0h!
#350000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#360000
0!
0h!
#370000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#380000
0!
0h!
#390000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#400000
0!
0h!
#410000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#420000
0!
0h!
#430000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#440000
0!
0h!
#450000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#460000
0!
0h!
#470000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#480000
0!
0h!
#490000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#500000
0!
0h!
#510000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#520000
0!
0h!
#530000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#540000
0!
0h!
#550000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#560000
0!
0h!
#570000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#580000
0!
0h!
#590000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#600000
0!
0h!
#610000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#620000
0!
0h!
#630000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#640000
0!
0h!
#650000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#660000
0!
0h!
#670000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#680000
0!
0h!
#690000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#700000
0!
0h!
#710000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#720000
0!
0h!
#730000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#740000
0!
0h!
#750000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#760000
0!
0h!
#770000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#780000
0!
0h!
#790000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#800000
0!
0h!
#810000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#820000
0!
0h!
#830000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#840000
0!
0h!
#850000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#860000
0!
0h!
#870000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#880000
0!
0h!
#890000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#900000
0!
0h!
#910000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#920000
0!
0h!
#930000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#940000
0!
0h!
#950000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#960000
0!
0h!
#970000
1!
1h!
0o$
0`!
0q#
1a!
1r#
#980000
0!
0h!
#990000
1!
1h!
1o$
1`!
1q#
0a!
0r#
#1000000
