INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
