INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_0/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_0/sim/adder_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/full_adder_0/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/full_adder_0/sim/full_adder_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_2/sources_1/ip/full_adder_1/sim/full_adder_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_2/sim/adder_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/ip/adder_1/sim/adder_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sources_1/new/mul_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/mul_4/mul_4.srcs/sim_1/new/mul_4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_4_sim
