#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Apr 27 17:16:29 2024
# Process ID: 142109
# Current directory: /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1
# Command line: vivado -log mb_usb_hdmi_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl
# Log file: /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/mb_usb_hdmi_top.vds
# Journal file: /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/vivado.jou
# Running On: michael-XPS-13-9360, OS: Linux, CPU Frequency: 2999.960 MHz, CPU Physical cores: 4, Host memory: 8036 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1256.840 ; gain = 2.992 ; free physical = 1821 ; free virtual = 4666
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/utils_1/imports/synth_1/mb_intro_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/utils_1/imports/synth_1/mb_intro_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 142140
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'Size_x', assumed default net type 'wire' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Color_Mapper.sv:53]
INFO: [Synth 8-11241] undeclared symbol 'Size_y', assumed default net type 'wire' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Color_Mapper.sv:54]
WARNING: [Synth 8-11065] parameter 'Ball_X_Center' becomes localparam in 'doodle' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Doodle.sv:39]
WARNING: [Synth 8-11065] parameter 'Ball_Y_Center' becomes localparam in 'doodle' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Doodle.sv:40]
WARNING: [Synth 8-11065] parameter 'Ball_X_Min' becomes localparam in 'doodle' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Doodle.sv:41]
WARNING: [Synth 8-11065] parameter 'Ball_X_Max' becomes localparam in 'doodle' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Doodle.sv:42]
WARNING: [Synth 8-11065] parameter 'Ball_Y_Min' becomes localparam in 'doodle' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Doodle.sv:43]
WARNING: [Synth 8-11065] parameter 'Ball_Y_Max' becomes localparam in 'doodle' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Doodle.sv:44]
WARNING: [Synth 8-11065] parameter 'Ball_X_Step' becomes localparam in 'doodle' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Doodle.sv:45]
WARNING: [Synth 8-11065] parameter 'Ball_Y_Step' becomes localparam in 'doodle' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Doodle.sv:46]
WARNING: [Synth 8-11065] parameter 'screen_X_Min' becomes localparam in 'platform' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform.sv:44]
WARNING: [Synth 8-11065] parameter 'screen_X_Max' becomes localparam in 'platform' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform.sv:45]
WARNING: [Synth 8-11065] parameter 'screen_Y_Min' becomes localparam in 'platform' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform.sv:46]
WARNING: [Synth 8-11065] parameter 'screen_Y_Max' becomes localparam in 'platform' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform.sv:47]
WARNING: [Synth 8-11065] parameter 'plat_size_x' becomes localparam in 'platform' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform.sv:51]
WARNING: [Synth 8-11065] parameter 'plat_size_y' becomes localparam in 'platform' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform.sv:52]
WARNING: [Synth 8-11065] parameter 'screen_X_Min' becomes localparam in 'platform_generator' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform_generator.sv:76]
WARNING: [Synth 8-11065] parameter 'screen_X_Max' becomes localparam in 'platform_generator' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform_generator.sv:77]
WARNING: [Synth 8-11065] parameter 'screen_Y_Min' becomes localparam in 'platform_generator' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform_generator.sv:78]
WARNING: [Synth 8-11065] parameter 'screen_Y_Max' becomes localparam in 'platform_generator' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform_generator.sv:79]
WARNING: [Synth 8-11065] parameter 'plat_size_x' becomes localparam in 'platform_generator' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform_generator.sv:83]
WARNING: [Synth 8-11065] parameter 'plat_size_y' becomes localparam in 'platform_generator' with formal parameter declaration list [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform_generator.sv:84]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1956.453 ; gain = 373.738 ; free physical = 1009 ; free virtual = 3858
Synthesis current peak Physical Memory [PSS] (MB): peak = 1447.106; parent = 1221.918; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2957.305; parent = 1963.395; children = 993.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:13]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_block' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1082]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_uartlite_0_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_uartlite_0_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_clk_wiz_1_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_clk_wiz_1_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_2_1' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_axi_gpio_2_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_2_1' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_axi_gpio_2_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_1_1' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_axi_gpio_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_1_1' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_axi_gpio_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_1' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_1' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_mdm_1_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_mdm_1_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_intc_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_intc_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_periph_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1764]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TK4492' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TK4492' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UT2LJ' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UT2LJ' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1ST4AV9' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1ST4AV9' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1VI1NO' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1VI1NO' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SCR8U8' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SCR8U8' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_2FAMHT' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_2FAMHT' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1QRRYF7' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1QRRYF7' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_3PYGGY' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_3PYGGY' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5YIJ0K' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:3234]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5YIJ0K' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:3234]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xbar_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xbar_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_periph_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1764]
WARNING: [Synth 8-7071] port 'M07_AXI_araddr' of module 'mb_block_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1505]
WARNING: [Synth 8-7071] port 'M07_AXI_arprot' of module 'mb_block_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1505]
WARNING: [Synth 8-7071] port 'M07_AXI_arvalid' of module 'mb_block_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1505]
WARNING: [Synth 8-7071] port 'M07_AXI_awaddr' of module 'mb_block_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1505]
WARNING: [Synth 8-7071] port 'M07_AXI_awprot' of module 'mb_block_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1505]
WARNING: [Synth 8-7071] port 'M07_AXI_awvalid' of module 'mb_block_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1505]
WARNING: [Synth 8-7071] port 'M07_AXI_bready' of module 'mb_block_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1505]
WARNING: [Synth 8-7071] port 'M07_AXI_rready' of module 'mb_block_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1505]
WARNING: [Synth 8-7071] port 'M07_AXI_wdata' of module 'mb_block_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1505]
WARNING: [Synth 8-7071] port 'M07_AXI_wstrb' of module 'mb_block_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1505]
WARNING: [Synth 8-7071] port 'M07_AXI_wvalid' of module 'mb_block_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1505]
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'mb_block_microblaze_0_axi_periph_0' has 177 connections declared, but only 166 given [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1505]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:3000]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_v10_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:3146]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:3146]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_v10_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_v10_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:3192]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:3192]
INFO: [Synth 8-6157] synthesizing module 'mb_block_lmb_bram_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_lmb_bram_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:3217]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:3217]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_lmb_bram_0' has 16 connections declared, but only 14 given [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:3217]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:3000]
INFO: [Synth 8-6157] synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1694]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1694]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1694]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_quad_spi_0_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_quad_spi_0_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1703]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1703]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1703]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1703]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1703]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_block_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1703]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_timer_0_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_timer_0_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/mb_block_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1732]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1732]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1732]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_block_axi_timer_0_0' has 26 connections declared, but only 23 given [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1732]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xlconcat_0_1' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_1/synth/mb_block_xlconcat_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xlconcat_0_1' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_1/synth/mb_block_xlconcat_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mb_block' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1082]
WARNING: [Synth 8-7071] port 'bram_addr_0' of module 'mb_block' is unconnected for instance 'mb_block_i' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:96]
WARNING: [Synth 8-7071] port 'slv_rden_0' of module 'mb_block' is unconnected for instance 'mb_block_i' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:96]
WARNING: [Synth 8-7071] port 'slv_wren_0' of module 'mb_block' is unconnected for instance 'mb_block_i' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:96]
WARNING: [Synth 8-7023] instance 'mb_block_i' of module 'mb_block' has 15 connections declared, but only 12 given [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:96]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:121]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:121]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
	Parameter numb_platform bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6157] synthesizing module 'doodlejump_homescreen' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/doodlejump/doodlejump_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'doodlejump_rom' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/doodlejump_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'doodlejump_rom' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/doodlejump_rom_stub.v:5]
WARNING: [Synth 8-689] width (6) of port connection 'douta' does not match port width (18) of module 'doodlejump_rom' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/doodlejump/doodlejump_example.sv:37]
INFO: [Synth 8-6157] synthesizing module 'doodlejump_palette' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/doodlejump/doodlejump_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'doodlejump_palette' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/doodlejump/doodlejump_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'doodlejump_homescreen' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/doodlejump/doodlejump_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'doodle_left' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/doodle_left_t/doodle_left_t_example.sv:2]
INFO: [Synth 8-6157] synthesizing module 'doodle_left_t_rom' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/doodle_left_t_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'doodle_left_t_rom' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/doodle_left_t_rom_stub.v:5]
WARNING: [Synth 8-689] width (6) of port connection 'douta' does not match port width (11) of module 'doodle_left_t_rom' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/doodle_left_t/doodle_left_t_example.sv:41]
INFO: [Synth 8-6157] synthesizing module 'doodle_left_t_palette' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/doodle_left_t/doodle_left_t_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'doodle_left_t_palette' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/doodle_left_t/doodle_left_t_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'doodle_left' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/doodle_left_t/doodle_left_t_example.sv:2]
INFO: [Synth 8-6157] synthesizing module 'doodle_right' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_right_t/doodle_right_t_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'doodle_right_t_rom' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/doodle_right_t_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'doodle_right_t_rom' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/doodle_right_t_rom_stub.v:5]
WARNING: [Synth 8-689] width (6) of port connection 'douta' does not match port width (11) of module 'doodle_right_t_rom' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_right_t/doodle_right_t_example.sv:38]
INFO: [Synth 8-6157] synthesizing module 'doodle_right_t_palette' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_right_t/doodle_right_t_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'doodle_right_t_palette' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_right_t/doodle_right_t_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'doodle_right' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_right_t/doodle_right_t_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'doodle_up' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_t/doodle_up_t_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'doodle_up_t_rom' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/doodle_up_t_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'doodle_up_t_rom' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/doodle_up_t_rom_stub.v:5]
WARNING: [Synth 8-689] width (6) of port connection 'douta' does not match port width (11) of module 'doodle_up_t_rom' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_t/doodle_up_t_example.sv:38]
INFO: [Synth 8-6157] synthesizing module 'doodle_up_t_palette' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_t/doodle_up_t_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'doodle_up_t_palette' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_t/doodle_up_t_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'doodle_up' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_t/doodle_up_t_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'doodle_up_right' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_right_t/doodle_up_right_t_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'doodle_up_right_t_rom' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/doodle_up_right_t_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'doodle_up_right_t_rom' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/doodle_up_right_t_rom_stub.v:5]
WARNING: [Synth 8-689] width (6) of port connection 'douta' does not match port width (11) of module 'doodle_up_right_t_rom' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_right_t/doodle_up_right_t_example.sv:38]
INFO: [Synth 8-6157] synthesizing module 'doodle_up_right_palette' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_right_t/doodle_up_right_t_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'doodle_up_right_palette' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_right_t/doodle_up_right_t_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'doodle_up_right' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_right_t/doodle_up_right_t_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'doodle_up_left' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_left_t/doodle_up_left_t_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'doodle_up_left_t_rom' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/doodle_up_left_t_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'doodle_up_left_t_rom' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/.Xil/Vivado-142109-michael-XPS-13-9360/realtime/doodle_up_left_t_rom_stub.v:5]
WARNING: [Synth 8-689] width (6) of port connection 'douta' does not match port width (11) of module 'doodle_up_left_t_rom' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_left_t/doodle_up_left_t_example.sv:38]
INFO: [Synth 8-6157] synthesizing module 'doodle_up_left_palette' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_left_t/doodle_up_left_t_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'doodle_up_left_palette' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_left_t/doodle_up_left_t_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'doodle_up_left' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/Image_to_COE/doodle_up_left_t/doodle_up_left_t_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'doodle_char_state' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/doodle_char_state.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/doodle_char_state.sv:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/doodle_char_state.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'doodle_char_state' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/doodle_char_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'doodle' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Doodle.sv:18]
	Parameter numb_platform bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'doodle' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Doodle.sv:18]
INFO: [Synth 8-6157] synthesizing module 'platform_generator' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform_generator.sv:59]
	Parameter numb_platform bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'randomizer' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform_generator.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'randomizer' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform_generator.sv:21]
INFO: [Synth 8-6157] synthesizing module 'platform' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform.sv:22]
	Parameter numb_platform bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'platform' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'platform_generator' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform_generator.sv:59]
INFO: [Synth 8-6157] synthesizing module 'game_control_unit' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/game_control_unit.sv:22]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/game_control_unit.sv:49]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/game_control_unit.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'game_control_unit' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/game_control_unit.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:13]
WARNING: [Synth 8-3848] Net bram_addr_0 in module/entity mb_block does not have driver. [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1099]
WARNING: [Synth 8-3848] Net slv_rden_0 in module/entity mb_block does not have driver. [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1106]
WARNING: [Synth 8-3848] Net slv_wren_0 in module/entity mb_block does not have driver. [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1107]
WARNING: [Synth 8-87] always_comb on 'Ball_Y_next_reg' did not result in combinational logic [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Doodle.sv:143]
WARNING: [Synth 8-87] always_comb on 'index_reg' did not result in combinational logic [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform.sv:99]
WARNING: [Synth 8-7129] Port Reset in module platform is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_clk in module platform is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[9] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[8] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[7] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[6] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[5] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[4] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[3] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[2] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[1] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[0] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[9] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[8] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[7] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[6] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[5] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[4] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[3] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[2] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[1] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[0] in module doodle_up_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[9] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[8] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[7] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[6] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[5] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[4] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[3] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[2] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[1] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[0] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[9] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[8] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[7] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[6] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[5] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[4] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[3] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[2] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[1] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[0] in module doodle_up_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[9] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[8] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[7] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[6] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[5] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[4] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[3] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[2] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[1] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[0] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[9] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[8] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[7] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[6] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[5] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[4] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[3] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[2] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[1] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[0] in module doodle_up is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[9] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[8] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[7] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[6] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[5] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[4] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[3] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[2] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[1] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[0] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[9] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[8] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[7] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[6] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[5] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[4] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[3] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[2] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[1] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[0] in module doodle_right is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[9] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[8] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[7] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[6] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[5] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[4] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[3] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[2] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[1] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[0] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[9] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[8] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[7] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[6] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[5] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[4] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[3] in module doodle_left is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[2] in module doodle_left is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2043.359 ; gain = 460.645 ; free physical = 1087 ; free virtual = 3936
Synthesis current peak Physical Memory [PSS] (MB): peak = 1447.106; parent = 1221.918; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3037.273; parent = 2043.363; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2061.172 ; gain = 478.457 ; free physical = 1088 ; free virtual = 3938
Synthesis current peak Physical Memory [PSS] (MB): peak = 1447.106; parent = 1221.918; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3055.086; parent = 2061.176; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2061.172 ; gain = 478.457 ; free physical = 1088 ; free virtual = 3938
Synthesis current peak Physical Memory [PSS] (MB): peak = 1447.106; parent = 1221.918; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3055.086; parent = 2061.176; children = 993.910
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2061.172 ; gain = 0.000 ; free physical = 1084 ; free virtual = 3934
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_1/mb_block_axi_gpio_1_1/mb_block_axi_gpio_1_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_1/mb_block_axi_gpio_1_1/mb_block_axi_gpio_1_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_1/mb_block_axi_gpio_2_1/mb_block_axi_gpio_2_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_1/mb_block_axi_gpio_2_1/mb_block_axi_gpio_2_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.gen/sources_1/ip/doodlejump_rom_1/doodlejump_rom/doodlejump_rom_in_context.xdc] for cell 'home_screen/doodlejump_rom'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.gen/sources_1/ip/doodlejump_rom_1/doodlejump_rom/doodlejump_rom_in_context.xdc] for cell 'home_screen/doodlejump_rom'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.gen/sources_1/ip/doodle_left_t_rom_5/doodle_left_t_rom/doodle_left_t_rom_in_context.xdc] for cell 'doodle_char_left/doodle_left_t_rom'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.gen/sources_1/ip/doodle_left_t_rom_5/doodle_left_t_rom/doodle_left_t_rom_in_context.xdc] for cell 'doodle_char_left/doodle_left_t_rom'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.gen/sources_1/ip/doodle_right_t_rom/doodle_right_t_rom/doodle_right_t_rom_in_context.xdc] for cell 'doodle_char_right/doodle_right_t_rom'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.gen/sources_1/ip/doodle_right_t_rom/doodle_right_t_rom/doodle_right_t_rom_in_context.xdc] for cell 'doodle_char_right/doodle_right_t_rom'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.gen/sources_1/ip/doodle_up_t_rom/doodle_up_t_rom/doodle_up_t_rom_in_context.xdc] for cell 'doodle_char_up/doodle_up_t_rom'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.gen/sources_1/ip/doodle_up_t_rom/doodle_up_t_rom/doodle_up_t_rom_in_context.xdc] for cell 'doodle_char_up/doodle_up_t_rom'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.gen/sources_1/ip/doodle_up_left_t_rom/doodle_up_left_t_rom/doodle_up_left_t_rom_in_context.xdc] for cell 'doodle_char_up_left/doodleupleft_rom'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.gen/sources_1/ip/doodle_up_left_t_rom/doodle_up_left_t_rom/doodle_up_left_t_rom_in_context.xdc] for cell 'doodle_char_up_left/doodleupleft_rom'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.gen/sources_1/ip/doodle_up_right_t_rom/doodle_up_right_t_rom/doodle_up_right_t_rom_in_context.xdc] for cell 'doodle_char_up_right/doodle_upright_rom'
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.gen/sources_1/ip/doodle_up_right_t_rom/doodle_up_right_t_rom/doodle_up_right_t_rom_in_context.xdc] for cell 'doodle_char_up_right/doodle_upright_rom'
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.953 ; gain = 0.000 ; free physical = 995 ; free virtual = 3845
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2214.953 ; gain = 0.000 ; free physical = 995 ; free virtual = 3845
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 1061 ; free virtual = 3911
Synthesis current peak Physical Memory [PSS] (MB): peak = 1447.106; parent = 1221.918; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 1061 ; free virtual = 3911
Synthesis current peak Physical Memory [PSS] (MB): peak = 1447.106; parent = 1221.918; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  /home/rishab/Documents/ECE_385_Final_Project/DoodleJump/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for home_screen/doodlejump_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for doodle_char_left/doodle_left_t_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for doodle_char_right/doodle_right_t_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for doodle_char_up/doodle_up_t_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for doodle_char_up_left/doodleupleft_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for doodle_char_up_right/doodle_upright_rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 1061 ; free virtual = 3911
Synthesis current peak Physical Memory [PSS] (MB): peak = 1447.106; parent = 1221.918; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'doodle_char_state'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'game_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 d_right |                              000 |                              000
               d_rightup |                              001 |                              011
                d_leftup |                              010 |                              100
                    d_up |                              011 |                              010
                  d_left |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'doodle_char_state'
WARNING: [Synth 8-327] inferring latch for variable 'Ball_Y_next_reg' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/imports/design_source/Doodle.sv:143]
WARNING: [Synth 8-327] inferring latch for variable 'index_reg' [/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.srcs/sources_1/new/platform.sv:99]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    home |                              001 |                              000
                gameplay |                              010 |                              001
                gameover |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'game_control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 1050 ; free virtual = 3901
Synthesis current peak Physical Memory [PSS] (MB): peak = 1447.106; parent = 1221.918; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'platform_inst/lfsr_number_generator[7]' (randomizer) to 'platform_inst/lfsr_number_generator[6]'
INFO: [Synth 8-223] decloning instance 'platform_inst/lfsr_number_generator[7]' (randomizer) to 'platform_inst/lfsr_number_generator[5]'
INFO: [Synth 8-223] decloning instance 'platform_inst/lfsr_number_generator[7]' (randomizer) to 'platform_inst/lfsr_number_generator[4]'
INFO: [Synth 8-223] decloning instance 'platform_inst/lfsr_number_generator[7]' (randomizer) to 'platform_inst/lfsr_number_generator[3]'
INFO: [Synth 8-223] decloning instance 'platform_inst/lfsr_number_generator[7]' (randomizer) to 'platform_inst/lfsr_number_generator[2]'
INFO: [Synth 8-223] decloning instance 'platform_inst/lfsr_number_generator[7]' (randomizer) to 'platform_inst/lfsr_number_generator[1]'
INFO: [Synth 8-223] decloning instance 'platform_inst/lfsr_number_generator[7]' (randomizer) to 'platform_inst/lfsr_number_generator[0]'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 19    
	   3 Input   11 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 41    
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 22    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 18    
	                1 Bit    Registers := 3     
+---Multipliers : 
	               9x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   11 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 8     
	   3 Input   10 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	  11 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 39    
	   3 Input    4 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 17    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 37    
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rom_address_doodle1, operation Mode is: A*(B:0x28).
DSP Report: operator rom_address_doodle1 is absorbed into DSP rom_address_doodle1.
DSP Report: Generating DSP rom_address_doodle0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff60).
DSP Report: operator rom_address_doodle0 is absorbed into DSP rom_address_doodle0.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x1e0).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x140).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[31]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[30]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[29]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[28]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[27]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[26]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[25]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[24]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[23]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[22]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[21]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[20]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[19]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[18]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[17]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[16]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[15]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[14]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[13]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[12]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[11]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[10]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[9]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[8]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[7]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[6]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[5]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[4]) is unused and will be removed from module platform_generator.
WARNING: [Synth 8-3332] Sequential element (generate_platform/index_reg[3]) is unused and will be removed from module platform_generator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 1019 ; free virtual = 3873
Synthesis current peak Physical Memory [PSS] (MB): peak = 1469.642; parent = 1245.488; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------+--------------------------------------------------+---------------+----------------+
|Module Name             | RTL Object                                       | Depth x Width | Implemented As | 
+------------------------+--------------------------------------------------+---------------+----------------+
|doodlejump_palette      | palette                                          | 64x12         | LUT            | 
|doodle_left_t_palette   | palette                                          | 64x12         | LUT            | 
|doodle_right_t_palette  | palette                                          | 64x12         | LUT            | 
|doodle_up_t_palette     | palette                                          | 64x12         | LUT            | 
|doodle_up_right_palette | palette                                          | 64x12         | LUT            | 
|doodle_up_left_palette  | palette                                          | 64x12         | LUT            | 
|doodlejump_homescreen   | doodlejump_palette/palette                       | 64x12         | LUT            | 
|mb_usb_hdmi_top         | doodle_char_right/doodle_right_t_palette/palette | 64x12         | LUT            | 
|mb_usb_hdmi_top         | doodle_char_up/doodle_up_t_palette/palette       | 64x12         | LUT            | 
|mb_usb_hdmi_top         | doodle_char_up_right/upright_palette/palette     | 64x12         | LUT            | 
|mb_usb_hdmi_top         | doodle_char_up_left/upleft_palette/palette       | 64x12         | LUT            | 
+------------------------+--------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|color_mapper          | A*(B:0x28)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper          | PCIN+(A:0x0):B+(C:0xffffffffff60) | 30     | 10     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|doodlejump_homescreen | A*(B:0x1e0)                       | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|doodlejump_homescreen | C+A*(B:0x140)                     | 11     | 9      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 867 ; free virtual = 3722
Synthesis current peak Physical Memory [PSS] (MB): peak = 1599.106; parent = 1374.979; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 861 ; free virtual = 3717
Synthesis current peak Physical Memory [PSS] (MB): peak = 1603.583; parent = 1379.455; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 858 ; free virtual = 3713
Synthesis current peak Physical Memory [PSS] (MB): peak = 1605.247; parent = 1381.119; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 858 ; free virtual = 3714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1605.536; parent = 1381.408; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 858 ; free virtual = 3714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1605.536; parent = 1381.408; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 858 ; free virtual = 3714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1605.665; parent = 1381.537; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 858 ; free virtual = 3714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1605.665; parent = 1381.537; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 858 ; free virtual = 3714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1605.665; parent = 1381.537; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 858 ; free virtual = 3714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1605.669; parent = 1381.541; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|color_mapper          | A*B         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper          | PCIN+A:B+C  | 0      | 10     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|doodlejump_homescreen | A*B         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|doodlejump_homescreen | C+A*B       | 11     | 9      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |mb_block_xbar_0                  |         1|
|2     |mb_block_axi_uartlite_0_0        |         1|
|3     |mb_block_clk_wiz_1_0             |         1|
|4     |mb_block_axi_gpio_2_1            |         1|
|5     |mb_block_axi_gpio_1_1            |         1|
|6     |mb_block_axi_gpio_0_1            |         1|
|7     |mb_block_mdm_1_0                 |         1|
|8     |mb_block_microblaze_0_0          |         1|
|9     |mb_block_microblaze_0_axi_intc_0 |         1|
|10    |mb_block_rst_clk_wiz_1_100M_0    |         1|
|11    |mb_block_axi_quad_spi_0_0        |         1|
|12    |mb_block_axi_timer_0_0           |         1|
|13    |mb_block_dlmb_bram_if_cntlr_0    |         1|
|14    |mb_block_dlmb_v10_0              |         1|
|15    |mb_block_ilmb_bram_if_cntlr_0    |         1|
|16    |mb_block_ilmb_v10_0              |         1|
|17    |mb_block_lmb_bram_0              |         1|
|18    |clk_wiz_0                        |         1|
|19    |hdmi_tx_0                        |         1|
|20    |doodle_left_t_rom                |         1|
|21    |doodle_right_t_rom               |         1|
|22    |doodle_up_t_rom                  |         1|
|23    |doodle_up_left_t_rom             |         1|
|24    |doodle_up_right_t_rom            |         1|
|25    |doodlejump_rom                   |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |clk_wiz                        |     1|
|2     |doodle_left_t_rom              |     1|
|3     |doodle_right_t_rom             |     1|
|4     |doodle_up_left_t_rom           |     1|
|5     |doodle_up_right_t_rom          |     1|
|6     |doodle_up_t_rom                |     1|
|7     |doodlejump_rom                 |     1|
|8     |hdmi_tx                        |     1|
|9     |mb_block_axi_gpio_0            |     1|
|10    |mb_block_axi_gpio_1            |     1|
|11    |mb_block_axi_gpio_2            |     1|
|12    |mb_block_axi_quad_spi_0        |     1|
|13    |mb_block_axi_timer_0           |     1|
|14    |mb_block_axi_uartlite_0        |     1|
|15    |mb_block_clk_wiz_1             |     1|
|16    |mb_block_dlmb_bram_if_cntlr    |     1|
|17    |mb_block_dlmb_v10              |     1|
|18    |mb_block_ilmb_bram_if_cntlr    |     1|
|19    |mb_block_ilmb_v10              |     1|
|20    |mb_block_lmb_bram              |     1|
|21    |mb_block_mdm_1                 |     1|
|22    |mb_block_microblaze_0          |     1|
|23    |mb_block_microblaze_0_axi_intc |     1|
|24    |mb_block_rst_clk_wiz_1_100M    |     1|
|25    |mb_block_xbar                  |     1|
|26    |BUFG                           |     1|
|27    |CARRY4                         |   266|
|28    |DSP48E1                        |     4|
|31    |LUT1                           |    39|
|32    |LUT2                           |   221|
|33    |LUT3                           |   215|
|34    |LUT4                           |   517|
|35    |LUT5                           |   257|
|36    |LUT6                           |   442|
|37    |MUXF7                          |     1|
|38    |FDCE                           |    22|
|39    |FDRE                           |   263|
|40    |FDSE                           |    15|
|41    |LD                             |    13|
|42    |IBUF                           |     4|
|43    |OBUF                           |    29|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 858 ; free virtual = 3714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1605.763; parent = 1381.635; children = 225.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.852; parent = 2182.941; children = 993.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 115 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2214.953 ; gain = 478.457 ; free physical = 919 ; free virtual = 3775
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2214.953 ; gain = 632.238 ; free physical = 919 ; free virtual = 3775
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2214.953 ; gain = 0.000 ; free physical = 1025 ; free virtual = 3881
INFO: [Netlist 29-17] Analyzing 284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.953 ; gain = 0.000 ; free physical = 966 ; free virtual = 3821
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

Synth Design complete, checksum: d2e06465
INFO: [Common 17-83] Releasing license: Synthesis
175 Infos, 205 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 2214.953 ; gain = 940.301 ; free physical = 1188 ; free virtual = 4041
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/rishab/Documents/ECE_385_Final_Project/DoodleJump/DoodleJump.runs/synth_1/mb_usb_hdmi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_synth.rpt -pb mb_usb_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 17:17:40 2024...
