
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76124                       # Simulator instruction rate (inst/s)
host_mem_usage                              201491684                       # Number of bytes of host memory used
host_op_rate                                    88192                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 63340.57                       # Real time elapsed on the host
host_tick_rate                               16313473                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4821727194                       # Number of instructions simulated
sim_ops                                    5586113550                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304690276                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   157                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2229588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4458927                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.834225                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       223601065                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    269938017                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      7420593                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    433839013                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     17603454                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     38006097                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     20402643                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       606542897                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        53544148                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          143                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         929512017                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        911219361                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      7419155                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          526885713                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     195678216                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     23149365                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    189395297                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2821727193                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3268104634                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2451726132                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.332981                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.438243                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1578845961     64.40%     64.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    270604636     11.04%     75.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    159833111      6.52%     81.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     70879784      2.89%     84.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     82753955      3.38%     88.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27136710      1.11%     89.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     28886987      1.18%     90.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     37106772      1.51%     92.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    195678216      7.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2451726132                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     46385248                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2742330796                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             613145152                       # Number of loads committed
system.switch_cpus.commit.membars            25721083                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1885353248     57.69%     57.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     97682312      2.99%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     42775568      1.31%     61.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     28293657      0.87%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     11644216      0.36%     63.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     38581956      1.18%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     46431158      1.42%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      6497422      0.20%     66.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     40283381      1.23%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2572032      0.08%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       160752      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    613145152     18.76%     86.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    454683780     13.91%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3268104634                       # Class of committed instruction
system.switch_cpus.commit.refs             1067828932                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         382538664                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2821727193                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3268104634                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.878167                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.878167                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1719638987                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1452                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    220475473                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3561411757                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        206982365                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         431196965                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        7472786                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5488                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     112655887                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           606542897                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         384462110                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2079146718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        515153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3225761605                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        14948448                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.244776                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    391325993                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    294748667                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.301787                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2477946993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.498427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.783384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1792075009     72.32%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         80325839      3.24%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         49557446      2.00%     77.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         74953120      3.02%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         61564456      2.48%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         39828006      1.61%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         68598757      2.77%     87.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         36623561      1.48%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        274420799     11.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2477946993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1904                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      7853886                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        543522730                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.378659                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1152268905                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          466707834                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        47220951                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     645687034                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     23232152                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         8504                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    470129114                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3457458171                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     685561071                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     16453807                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3416247028                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1989656                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      24146110                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        7472786                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      29427744                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1625                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     91219570                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          503                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        88520                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     46972778                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     32541867                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     15445330                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        88520                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      6370910                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1482976                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3392357459                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3362556069                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.591434                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2006356983                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.356992                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3365719234                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3709808380                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2189927515                       # number of integer regfile writes
system.switch_cpus.ipc                       1.138735                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.138735                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          215      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1943593960     56.62%     56.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     97720176      2.85%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     45368106      1.32%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     28294516      0.82%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     12273577      0.36%     61.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     39830307      1.16%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     46431169      1.35%     64.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      7777496      0.23%     64.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     49817458      1.45%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2572032      0.07%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       160755      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    690738837     20.12%     86.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    468122235     13.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3432700839                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            78400420                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022839                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        10995996     14.03%     14.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        5105523      6.51%     20.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            94      0.00%     20.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      4771727      6.09%     26.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3004707      3.83%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             1      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1270580      1.62%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       30244455     38.58%     70.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      23007337     29.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3038263351                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8497992505                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2950074159                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3114438950                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3434226016                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3432700839                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     23232155                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    189353497                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        29187                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        82790                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    285298024                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2477946993                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.385300                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.993954                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1343433906     54.22%     54.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    323223632     13.04%     67.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    237780641      9.60%     76.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    169120050      6.83%     83.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    147128512      5.94%     89.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    103475168      4.18%     93.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     85946363      3.47%     97.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     37722059      1.52%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     30116662      1.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2477946993                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.385299                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      472837693                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    923785769                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    412481910                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    532460238                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     51296708                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     31365753                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    645687034                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    470129114                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4802949223                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      266820812                       # number of misc regfile writes
system.switch_cpus.numCycles               2477948897                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       102232085                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3549062760                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       92501543                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        261088426                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      179273129                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        713617                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6427469360                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3493387360                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3797613098                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         486400708                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      250261829                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        7472786                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     583565639                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        248550291                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3741667367                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1037187346                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     34227751                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         636672917                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     25804948                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    589683267                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5713545806                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6941226223                       # The number of ROB writes
system.switch_cpus.timesIdled                      17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        488474000                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       307922787                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          410                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10164579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1420                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20329161                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1420                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2206097                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1323272                       # Transaction distribution
system.membus.trans_dist::CleanEvict           906072                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23486                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23486                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2206097                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3340171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3348339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6688510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6688510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    227239296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    227526144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    454765440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               454765440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2229583                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2229583    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2229583                       # Request fanout histogram
system.membus.reqLayer0.occupancy          8532975915                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8537417091                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21183228969                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10115407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6211361                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           54                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6183107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            49174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           49174                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            56                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10115352                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30493576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30493739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1926734592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1926748288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2229946                       # Total snoops (count)
system.tol2bus.snoopTraffic                 169379200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12394525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000148                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012150                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12392695     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1830      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12394525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16630682661                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21193035041                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            116760                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    142519552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         142522496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     84716800                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       84716800                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1113434                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1113457                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       661850                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            661850                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    137925970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            137928819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      81986273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            81986273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      81986273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    137925970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           219915092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1323700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2224150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000248871724                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        73812                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        73812                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4249329                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1250841                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1113457                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    661850                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2226914                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1323700                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  2718                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           150340                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           141908                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           142740                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           137811                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           136403                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           145352                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           144185                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           125692                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           121348                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           125014                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          138043                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          140994                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          135719                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          134856                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          153516                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          150275                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            82900                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            77906                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            79164                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            79258                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            79711                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            87968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            86906                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            82376                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            78402                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            76268                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           88006                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           88282                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           83658                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           76198                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           86928                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           89740                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 55971998894                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               11120980000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            97675673894                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    25165.05                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43915.05                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1122958                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 615245                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.49                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.48                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2226914                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1323700                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1111702                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1111571                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    475                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    446                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 67131                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 67637                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 73548                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 73610                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 73841                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 73831                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 73832                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 73836                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 73841                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 73864                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 73991                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 74232                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 74940                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 77133                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 76319                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 73849                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 73814                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 73814                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   585                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    36                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1809659                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   125.472655                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   123.054144                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    24.500086                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       133848      7.40%      7.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1647804     91.06%     98.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        27063      1.50%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          870      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           36      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           18      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1809659                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        73812                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     30.132878                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    28.636115                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.528541                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             25      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           312      0.42%      0.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         1966      2.66%      3.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         5476      7.42%     10.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         9708     13.15%     23.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        12487     16.92%     40.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        12704     17.21%     57.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        10870     14.73%     72.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         7761     10.51%     83.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         5364      7.27%     90.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3243      4.39%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1892      2.56%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1030      1.40%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          502      0.68%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          258      0.35%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          119      0.16%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           43      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           33      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           14      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        73812                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        73812                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.933005                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.917516                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.739806                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6175      8.37%      8.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             466      0.63%      9.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           63034     85.40%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             488      0.66%     95.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            3591      4.87%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              31      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              27      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        73812                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             142348544                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 173952                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               84714944                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              142522496                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            84716800                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      137.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       81.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   137.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    81.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.72                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033304358117                       # Total gap between requests
system.mem_ctrls0.avgGap                    582042.63                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    142345600                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     84714944                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2849.111232828766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 137757624.967306494713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 81984476.405862718821                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2226868                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1323700                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1883330                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  97673790564                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23892713252621                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     40941.96                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43861.51                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  18049945.80                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          6426285600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3415644210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         7852322100                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3484256040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    343234618860                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    107749195680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      553729967610                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       535.882565                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 276801709779                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 721998900497                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6494715360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3452011695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         8028437340                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        3425306580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    357937706160                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     95367753600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      556273575855                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       538.344189                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 244531473737                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 754269136539                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    142860288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         142864128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     84662016                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       84662016                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1116096                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1116126                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       661422                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            661422                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    138255724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            138259440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      81933254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            81933254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      81933254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    138255724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           220192695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1322844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2229364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000277038402                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        73773                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        73773                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4256607                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1250092                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1116126                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    661422                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2232252                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1322844                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  2828                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           153673                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           142012                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           145615                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           138679                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           135684                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           142069                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           145197                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           124790                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           119055                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           125432                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          138774                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          140745                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          136323                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          135373                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          153719                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          152284                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            83735                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            77704                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            83086                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            77608                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            80762                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            84918                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            88792                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            79328                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            77688                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            77314                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           87248                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           87350                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           80680                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           77262                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           88566                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           90788                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.12                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 56082975573                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               11147120000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            97884675573                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    25155.81                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43905.81                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1126457                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 615060                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.53                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.50                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2232252                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1322844                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1114057                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1113963                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    664                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    649                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     46                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     43                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 67053                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 67583                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 73520                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 73561                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 73801                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 73794                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 73799                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 73802                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 73794                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 73810                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 73927                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 74181                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 74873                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 77086                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 76291                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 73795                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 73774                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 73773                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   583                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    29                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1810729                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   125.553498                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   123.107925                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    24.918835                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       133478      7.37%      7.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1648834     91.06%     98.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        27208      1.50%     99.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          966      0.05%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          191      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           16      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           27      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1810729                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        73773                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.220026                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    28.708242                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.591271                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             15      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           330      0.45%      0.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         1904      2.58%      3.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         5506      7.46%     10.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         9706     13.16%     23.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        12446     16.87%     40.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        12512     16.96%     57.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        10594     14.36%     71.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         7950     10.78%     82.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         5363      7.27%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3403      4.61%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2004      2.72%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1032      1.40%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          539      0.73%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          266      0.36%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          105      0.14%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           58      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           20      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           15      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        73773                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        73773                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.931072                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.915631                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.738285                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6202      8.41%      8.41% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             479      0.65%      9.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           62966     85.35%     94.41% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             505      0.68%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3584      4.86%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              24      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              12      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        73773                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             142683136                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 180992                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               84661056                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              142864128                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            84662016                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      138.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       81.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   138.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    81.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.72                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033301610921                       # Total gap between requests
system.mem_ctrls1.avgGap                    581307.29                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    142679296                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     84661056                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3716.232042820129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 138080565.531827569008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 81932325.282861813903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2232192                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1322844                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2903016                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  97881772557                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23892281404938                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     48383.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     43850.07                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  18061299.30                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          6429120180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3417143235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         7866173700                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3481197120                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    343245774330                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    107739608160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      553746661845                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       535.898721                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 276778229044                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 722022381232                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6499534860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3454573320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         8051913660                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        3423970260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    358182142680                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     95161913280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      556341693180                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       538.410111                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 243994576946                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 754806033330                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      7934994                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7934994                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      7934994                       # number of overall hits
system.l2.overall_hits::total                 7934994                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2229532                       # number of demand (read+write) misses
system.l2.demand_misses::total                2229585                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2229532                       # number of overall misses
system.l2.overall_misses::total               2229585                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5145363                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 213430257303                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     213435402666                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5145363                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 213430257303                       # number of overall miss cycles
system.l2.overall_miss_latency::total    213435402666                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     10164526                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10164579                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10164526                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10164579                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.219344                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.219348                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.219344                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.219348                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 97082.320755                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95728.725716                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95728.757893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 97082.320755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95728.725716                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95728.757893                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1323272                       # number of writebacks
system.l2.writebacks::total                   1323272                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2229531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2229584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2229531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2229584                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4690867                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 194365940690                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 194370631557                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4690867                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 194365940690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 194370631557                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.219344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.219348                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.219344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.219348                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 88506.924528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87177.949394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87177.980985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 88506.924528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87177.949394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87177.980985                       # average overall mshr miss latency
system.l2.replacements                        2229943                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4888089                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4888089                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4888089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4888089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           54                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               54                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           54                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           54                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          667                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           667                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        25688                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25688                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        23486                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23486                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2266367061                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2266367061                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        49174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             49174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.477610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.477610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 96498.640083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96498.640083                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        23486                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23486                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2065549100                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2065549100                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.477610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.477610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87948.100996                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87948.100996                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5145363                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5145363                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 97082.320755                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97082.320755                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4690867                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4690867                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 88506.924528                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88506.924528                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      7909306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7909306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2206046                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2206046                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 211163890242                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 211163890242                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10115352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10115352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.218089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.218089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95720.529056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95720.529056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2206045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2206045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 192300391590                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 192300391590                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.218089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.218089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87169.750205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87169.750205                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    24563950                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2238135                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.975187                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.542149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       427.114099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.126058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7760.217693                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.052138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.947292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1912                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1186                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 327492423                       # Number of tag accesses
system.l2.tags.data_accesses                327492423                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695309724                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304690276                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204392                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    384462034                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2384666426                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204392                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    384462034                       # number of overall hits
system.cpu.icache.overall_hits::total      2384666426                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          866                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           76                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            942                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          866                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           76                       # number of overall misses
system.cpu.icache.overall_misses::total           942                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6679089                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6679089                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6679089                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6679089                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    384462110                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2384667368                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    384462110                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2384667368                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87882.750000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  7090.328025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87882.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  7090.328025                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          249                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          296                       # number of writebacks
system.cpu.icache.writebacks::total               296                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5220006                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5220006                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5220006                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5220006                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 93214.392857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93214.392857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 93214.392857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93214.392857                       # average overall mshr miss latency
system.cpu.icache.replacements                    296                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204392                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    384462034                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2384666426                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          866                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           76                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           942                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6679089                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6679089                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    384462110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2384667368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87882.750000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  7090.328025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5220006                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5220006                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 93214.392857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93214.392857                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.449171                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2384667348                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               922                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2586407.101952                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   597.507736                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    25.941435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957544                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.041573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       93002028274                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      93002028274                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    718221179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    925224814                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1643445993                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    718221179                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    925224814                       # number of overall hits
system.cpu.dcache.overall_hits::total      1643445993                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7297184                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     36077093                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       43374277                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7297184                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     36077093                       # number of overall misses
system.cpu.dcache.overall_misses::total      43374277                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1390173827434                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1390173827434                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1390173827434                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1390173827434                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725518363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    961301907                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1686820270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725518363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    961301907                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1686820270                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010058                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.037529                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025714                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010058                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.037529                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025714                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38533.421399                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32050.651298                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38533.421399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32050.651298                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        51647                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6712                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1634                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              41                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.607711                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   163.707317                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8821598                       # number of writebacks
system.cpu.dcache.writebacks::total           8821598                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     25912680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     25912680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     25912680                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     25912680                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10164413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10164413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10164413                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10164413                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 297912049128                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 297912049128                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 297912049128                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 297912049128                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010574                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006026                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010574                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006026                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 29309.321564                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29309.321564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 29309.321564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29309.321564                       # average overall mshr miss latency
system.cpu.dcache.replacements               17461552                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    411968458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    493852539                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       905820997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6852228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     35914796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      42767024                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1376818729941                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1376818729941                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    418820686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    529767335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    948588021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016361                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.067794                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045085                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 38335.696796                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32193.465927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     25799556                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     25799556                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10115240                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10115240                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 295358201433                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 295358201433                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 29199.327098                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29199.327098                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306252721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    431372275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      737624996                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       162297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       607253                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  13355097493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13355097493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    431534572                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    738232249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82288.012058                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21992.641441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       113124                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       113124                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        49173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        49173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2553847695                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2553847695                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51935.974925                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51935.974925                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027675                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     23149197                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     39176872                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          233                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          332                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     13261017                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     13261017                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     23149430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     39177204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 56914.236052                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 39942.822289                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          120                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          113                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          113                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1175106                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1175106                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10399.168142                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10399.168142                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027774                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     23149208                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     39176982                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027774                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     23149208                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     39176982                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1739261655                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17461808                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.603756                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   142.066623                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   113.932696                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.554948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.445050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       56503044400                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      56503044400                       # Number of data accesses

---------- End Simulation Statistics   ----------
