
;; Function parse_tag_initrd2 (parse_tag_initrd2)[0:1345] (unlikely executed)


;; Generating RTL for gimple basic block 2

;; phys_initrd_start = tag->u.initrd.start;

(insn 6 5 7 arch/arm/mm/init.c:69 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 7 6 8 arch/arm/mm/init.c:69 (set (reg:SI 136)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 8 [0x8])) [0 <variable>.u.initrd.start+0 S4 A32])) -1 (nil))

(insn 8 7 0 arch/arm/mm/init.c:69 (set (mem/c/i:SI (reg/f:SI 135) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 136)) -1 (nil))

;; phys_initrd_size = tag->u.initrd.size;

(insn 9 8 10 arch/arm/mm/init.c:70 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 10 9 11 arch/arm/mm/init.c:70 (set (reg:SI 138)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 12 [0xc])) [0 <variable>.u.initrd.size+0 S4 A32])) -1 (nil))

(insn 11 10 0 arch/arm/mm/init.c:70 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 138)) -1 (nil))

;; return 0;

(insn 12 11 13 arch/arm/mm/init.c:72 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 13 12 14 arch/arm/mm/init.c:72 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:68 (set (reg/v/f:SI 134 [ tag ])
        (reg:SI 0 r0 [ tag ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/mm/init.c:69 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 7 6 8 3 arch/arm/mm/init.c:69 (set (reg:SI 136)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 8 [0x8])) [0 <variable>.u.initrd.start+0 S4 A32])) -1 (nil))

(insn 8 7 9 3 arch/arm/mm/init.c:69 (set (mem/c/i:SI (reg/f:SI 135) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 136)) -1 (nil))

(insn 9 8 10 3 arch/arm/mm/init.c:70 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 10 9 11 3 arch/arm/mm/init.c:70 (set (reg:SI 138)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 12 [0xc])) [0 <variable>.u.initrd.size+0 S4 A32])) -1 (nil))

(insn 11 10 12 3 arch/arm/mm/init.c:70 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 138)) -1 (nil))

(insn 12 11 13 3 arch/arm/mm/init.c:72 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 13 12 14 3 arch/arm/mm/init.c:72 (set (pc)
        (label_ref 15)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 14 13 23)

;; Start of basic block () -> 4
(note 23 14 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 23 18 4 arch/arm/mm/init.c:72 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 18 17 19 4 arch/arm/mm/init.c:72 (clobber (reg:SI 133 [ <result> ])) -1 (nil))

(jump_insn 19 18 20 4 arch/arm/mm/init.c:72 (set (pc)
        (label_ref 21)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 20 19 15)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 15 20 24 5 1 "" [1 uses])

(note 24 15 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 16 24 21 5 arch/arm/mm/init.c:72 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 21 16 25 6 2 "" [1 uses])

(note 25 21 22 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 22 25 0 6 arch/arm/mm/init.c:72 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function meminfo_cmp (meminfo_cmp)[0:1352] (unlikely executed)


;; Generating RTL for gimple basic block 2

;; cmp = (long int) ((((const struct membank *) _a)->start >> 12) - (((const struct membank *) _b)->start >> 12));

(insn 7 6 8 arch/arm/mm/init.c:324 (set (reg:SI 139)
        (mem/s/j:SI (reg/v/f:SI 136 [ _a ]) [0 <variable>.start+0 S4 A32])) -1 (nil))

(insn 8 7 9 arch/arm/mm/init.c:324 (set (reg:SI 138)
        (lshiftrt:SI (reg:SI 139)
            (const_int 12 [0xc]))) -1 (nil))

(insn 9 8 10 arch/arm/mm/init.c:324 (set (reg:SI 141)
        (mem/s/j:SI (reg/v/f:SI 137 [ _b ]) [0 <variable>.start+0 S4 A32])) -1 (nil))

(insn 10 9 11 arch/arm/mm/init.c:324 (set (reg:SI 140)
        (lshiftrt:SI (reg:SI 141)
            (const_int 12 [0xc]))) -1 (nil))

(insn 11 10 0 arch/arm/mm/init.c:324 (set (reg/v:SI 133 [ cmp ])
        (minus:SI (reg:SI 138)
            (reg:SI 140))) -1 (nil))

;; if (cmp >= 0)

(insn 12 11 13 arch/arm/mm/init.c:325 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ cmp ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 13 12 0 arch/arm/mm/init.c:325 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8088 [0x1f98])
        (nil)))

;; Generating RTL for gimple basic block 3

;; D.25161 = -1;

(insn 15 14 0 arch/arm/mm/init.c:325 discrim 2 (set (reg:SI 134 [ D.25161 ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 18 17 19 6 "" [0 uses])

(note 19 18 0 NOTE_INSN_BASIC_BLOCK)

;; D.25161 = cmp > 0;

(insn 20 19 21 arch/arm/mm/init.c:325 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ cmp ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 21 20 22 arch/arm/mm/init.c:325 discrim 1 (set (reg:SI 142)
        (gt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 22 21 0 arch/arm/mm/init.c:325 discrim 1 (set (reg:SI 134 [ D.25161 ])
        (reg:SI 142)) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 23 22 24 7 "" [0 uses])

(note 24 23 0 NOTE_INSN_BASIC_BLOCK)

;; return D.25161;

(insn 25 24 26 arch/arm/mm/init.c:326 (set (reg:SI 135 [ <result> ])
        (reg:SI 134 [ D.25161 ])) -1 (nil))

(jump_insn 26 25 27 arch/arm/mm/init.c:326 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 27 26 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/mm/init.c:322 (set (reg/v/f:SI 136 [ _a ])
        (reg:SI 0 r0 [ _a ])) -1 (nil))

(insn 3 2 4 2 arch/arm/mm/init.c:322 (set (reg/v/f:SI 137 [ _b ])
        (reg:SI 1 r1 [ _b ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/mm/init.c:324 (set (reg:SI 139)
        (mem/s/j:SI (reg/v/f:SI 136 [ _a ]) [0 <variable>.start+0 S4 A32])) -1 (nil))

(insn 8 7 9 3 arch/arm/mm/init.c:324 (set (reg:SI 138)
        (lshiftrt:SI (reg:SI 139)
            (const_int 12 [0xc]))) -1 (nil))

(insn 9 8 10 3 arch/arm/mm/init.c:324 (set (reg:SI 141)
        (mem/s/j:SI (reg/v/f:SI 137 [ _b ]) [0 <variable>.start+0 S4 A32])) -1 (nil))

(insn 10 9 11 3 arch/arm/mm/init.c:324 (set (reg:SI 140)
        (lshiftrt:SI (reg:SI 141)
            (const_int 12 [0xc]))) -1 (nil))

(insn 11 10 12 3 arch/arm/mm/init.c:324 (set (reg/v:SI 133 [ cmp ])
        (minus:SI (reg:SI 138)
            (reg:SI 140))) -1 (nil))

(insn 12 11 13 3 arch/arm/mm/init.c:325 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ cmp ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 13 12 14 3 arch/arm/mm/init.c:325 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8088 [0x1f98])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [80.9%] 
;; Succ edge  4 [19.1%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [19.1%]  (fallthru)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/mm/init.c:325 discrim 2 (set (reg:SI 134 [ D.25161 ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 16 15 17 4 arch/arm/mm/init.c:325 discrim 2 (set (pc)
        (label_ref 23)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 17 16 18)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [80.9%] 
(code_label 18 17 19 5 6 "" [1 uses])

(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 5 arch/arm/mm/init.c:325 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ cmp ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 21 20 22 5 arch/arm/mm/init.c:325 discrim 1 (set (reg:SI 142)
        (gt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 22 21 23 5 arch/arm/mm/init.c:325 discrim 1 (set (reg:SI 134 [ D.25161 ])
        (reg:SI 142)) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 23 22 24 6 7 "" [1 uses])

(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 6 arch/arm/mm/init.c:326 (set (reg:SI 135 [ <result> ])
        (reg:SI 134 [ D.25161 ])) -1 (nil))

(jump_insn 26 25 27 6 arch/arm/mm/init.c:326 (set (pc)
        (label_ref 28)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 27 26 36)

;; Start of basic block () -> 7
(note 36 27 30 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 30 36 31 7 arch/arm/mm/init.c:326 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 31 30 32 7 arch/arm/mm/init.c:326 (clobber (reg:SI 135 [ <result> ])) -1 (nil))

(jump_insn 32 31 33 7 arch/arm/mm/init.c:326 (set (pc)
        (label_ref 34)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 33 32 28)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [100.0%] 
(code_label 28 33 37 8 5 "" [1 uses])

(note 37 28 29 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 29 37 34 8 arch/arm/mm/init.c:326 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <result> ])) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 34 29 38 9 8 "" [1 uses])

(note 38 34 35 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 35 38 0 9 arch/arm/mm/init.c:326 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function keepinitrd_setup (keepinitrd_setup)[0:1363] (unlikely executed)


;; Generating RTL for gimple basic block 2

;; keep_initrd = 1;

(insn 6 5 7 arch/arm/mm/init.c:766 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 7 6 8 arch/arm/mm/init.c:766 (set (reg:SI 136)
        (const_int 1 [0x1])) -1 (nil))

(insn 8 7 0 arch/arm/mm/init.c:766 (set (mem/c/i:SI (reg/f:SI 135) [0 keep_initrd+0 S4 A32])
        (reg:SI 136)) -1 (nil))

;; return 1;

(insn 9 8 10 arch/arm/mm/init.c:768 (set (reg:SI 133 [ <result> ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 10 9 11 arch/arm/mm/init.c:768 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 11 10 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:765 (set (reg/v/f:SI 134 [ __unused ])
        (reg:SI 0 r0 [ __unused ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/mm/init.c:766 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 7 6 8 3 arch/arm/mm/init.c:766 (set (reg:SI 136)
        (const_int 1 [0x1])) -1 (nil))

(insn 8 7 9 3 arch/arm/mm/init.c:766 (set (mem/c/i:SI (reg/f:SI 135) [0 keep_initrd+0 S4 A32])
        (reg:SI 136)) -1 (nil))

(insn 9 8 10 3 arch/arm/mm/init.c:768 (set (reg:SI 133 [ <result> ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 10 9 11 3 arch/arm/mm/init.c:768 (set (pc)
        (label_ref 12)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 11 10 20)

;; Start of basic block () -> 4
(note 20 11 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 14 20 15 4 arch/arm/mm/init.c:768 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 15 14 16 4 arch/arm/mm/init.c:768 (clobber (reg:SI 133 [ <result> ])) -1 (nil))

(jump_insn 16 15 17 4 arch/arm/mm/init.c:768 (set (pc)
        (label_ref 18)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 17 16 12)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 12 17 21 5 10 "" [1 uses])

(note 21 12 13 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 13 21 18 5 arch/arm/mm/init.c:768 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 18 13 22 6 11 "" [1 uses])

(note 22 18 19 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 19 22 0 6 arch/arm/mm/init.c:768 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function early_initrd (early_initrd)[0:1343] (unlikely executed)

Partition 0: size 4 align 4
	endp, offset 0

;; Generating RTL for gimple basic block 2

;; D.24930 = memparse (p, &endp);

(insn 6 5 7 arch/arm/mm/init.c:45 (set (reg:SI 138)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -4 [0xfffffffffffffffc]))) -1 (nil))

(insn 7 6 8 arch/arm/mm/init.c:45 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ p ])) -1 (nil))

(insn 8 7 9 arch/arm/mm/init.c:45 (set (reg:SI 1 r1)
        (reg:SI 138)) -1 (nil))

(call_insn 9 8 10 arch/arm/mm/init.c:45 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memparse") [flags 0x41] <function_decl 0x10a58100 memparse>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 10 9 0 arch/arm/mm/init.c:45 (set (reg:DI 135 [ D.24930 ])
        (reg:DI 0 r0)) -1 (nil))

;; endp.338 = endp;

(insn 11 10 0 arch/arm/mm/init.c:46 (set (reg/f:SI 134 [ endp.338 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 endp+0 S4 A32])) -1 (nil))

;; if (*endp.338 == 44)

(insn 12 11 13 arch/arm/mm/init.c:46 (set (reg:SI 139)
        (zero_extend:SI (mem:QI (reg/f:SI 134 [ endp.338 ]) [0 S1 A8]))) -1 (nil))

(insn 13 12 14 arch/arm/mm/init.c:46 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 44 [0x2c]))) -1 (nil))

(jump_insn 14 13 0 arch/arm/mm/init.c:46 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8010 [0x1f4a])
        (nil)))

;; Generating RTL for gimple basic block 3

;; D.24936 = memparse (endp.338 + 1, 0B);

(insn 16 15 17 arch/arm/mm/init.c:47 (set (reg:SI 140)
        (plus:SI (reg/f:SI 134 [ endp.338 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 17 16 18 arch/arm/mm/init.c:47 (set (reg:SI 0 r0)
        (reg:SI 140)) -1 (nil))

(insn 18 17 19 arch/arm/mm/init.c:47 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 19 18 20 arch/arm/mm/init.c:47 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memparse") [flags 0x41] <function_decl 0x10a58100 memparse>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 20 19 0 arch/arm/mm/init.c:47 (set (reg:DI 133 [ D.24936 ])
        (reg:DI 0 r0)) -1 (nil))

;; phys_initrd_start = (long unsigned int) (long unsigned int) D.24930;

(insn 21 20 22 arch/arm/mm/init.c:49 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 22 21 23 arch/arm/mm/init.c:49 (set (reg:SI 142)
        (subreg:SI (reg:DI 135 [ D.24930 ]) 0)) -1 (nil))

(insn 23 22 0 arch/arm/mm/init.c:49 (set (mem/c/i:SI (reg/f:SI 141) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 142)) -1 (nil))

;; phys_initrd_size = (long unsigned int) (long unsigned int) D.24936;

(insn 24 23 25 arch/arm/mm/init.c:50 (set (reg/f:SI 143)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 25 24 26 arch/arm/mm/init.c:50 (set (reg:SI 144)
        (subreg:SI (reg:DI 133 [ D.24936 ]) 0)) -1 (nil))

(insn 26 25 0 arch/arm/mm/init.c:50 (set (mem/c/i:SI (plus:SI (reg/f:SI 143)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 144)) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 27 26 28 15 "" [0 uses])

(note 28 27 0 NOTE_INSN_BASIC_BLOCK)

;; return 0;

(insn 29 28 30 arch/arm/mm/init.c:53 (set (reg:SI 136 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 30 29 31 arch/arm/mm/init.c:53 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 31 30 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:41 (set (reg/v/f:SI 137 [ p ])
        (reg:SI 0 r0 [ p ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/mm/init.c:45 (set (reg:SI 138)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -4 [0xfffffffffffffffc]))) -1 (nil))

(insn 7 6 8 3 arch/arm/mm/init.c:45 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ p ])) -1 (nil))

(insn 8 7 9 3 arch/arm/mm/init.c:45 (set (reg:SI 1 r1)
        (reg:SI 138)) -1 (nil))

(call_insn 9 8 10 3 arch/arm/mm/init.c:45 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memparse") [flags 0x41] <function_decl 0x10a58100 memparse>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 10 9 11 3 arch/arm/mm/init.c:45 (set (reg:DI 135 [ D.24930 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 11 10 12 3 arch/arm/mm/init.c:46 (set (reg/f:SI 134 [ endp.338 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 endp+0 S4 A32])) -1 (nil))

(insn 12 11 13 3 arch/arm/mm/init.c:46 (set (reg:SI 139)
        (zero_extend:SI (mem:QI (reg/f:SI 134 [ endp.338 ]) [0 S1 A8]))) -1 (nil))

(insn 13 12 14 3 arch/arm/mm/init.c:46 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 44 [0x2c]))) -1 (nil))

(jump_insn 14 13 15 3 arch/arm/mm/init.c:46 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 27)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8010 [0x1f4a])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [19.9%]  (fallthru)
;; Succ edge  5 [80.1%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [19.9%]  (fallthru)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/mm/init.c:47 (set (reg:SI 140)
        (plus:SI (reg/f:SI 134 [ endp.338 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 17 16 18 4 arch/arm/mm/init.c:47 (set (reg:SI 0 r0)
        (reg:SI 140)) -1 (nil))

(insn 18 17 19 4 arch/arm/mm/init.c:47 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 19 18 20 4 arch/arm/mm/init.c:47 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memparse") [flags 0x41] <function_decl 0x10a58100 memparse>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 20 19 21 4 arch/arm/mm/init.c:47 (set (reg:DI 133 [ D.24936 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 21 20 22 4 arch/arm/mm/init.c:49 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 22 21 23 4 arch/arm/mm/init.c:49 (set (reg:SI 142)
        (subreg:SI (reg:DI 135 [ D.24930 ]) 0)) -1 (nil))

(insn 23 22 24 4 arch/arm/mm/init.c:49 (set (mem/c/i:SI (reg/f:SI 141) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 142)) -1 (nil))

(insn 24 23 25 4 arch/arm/mm/init.c:50 (set (reg/f:SI 143)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 25 24 26 4 arch/arm/mm/init.c:50 (set (reg:SI 144)
        (subreg:SI (reg:DI 133 [ D.24936 ]) 0)) -1 (nil))

(insn 26 25 27 4 arch/arm/mm/init.c:50 (set (mem/c/i:SI (plus:SI (reg/f:SI 143)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 144)) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [80.1%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 27 26 28 5 15 "" [1 uses])

(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 5 arch/arm/mm/init.c:53 (set (reg:SI 136 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 30 29 31 5 arch/arm/mm/init.c:53 (set (pc)
        (label_ref 32)) -1 (nil))
;; End of basic block 5 -> ( 7)

;; Succ edge  7 [100.0%] 

(barrier 31 30 40)

;; Start of basic block () -> 6
(note 40 31 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 34 40 35 6 arch/arm/mm/init.c:53 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 35 34 36 6 arch/arm/mm/init.c:53 (clobber (reg:SI 136 [ <result> ])) -1 (nil))

(jump_insn 36 35 37 6 arch/arm/mm/init.c:53 (set (pc)
        (label_ref 38)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 37 36 32)

;; Start of basic block ( 5) -> 7
;; Pred edge  5 [100.0%] 
(code_label 32 37 41 7 14 "" [1 uses])

(note 41 32 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 33 41 38 7 arch/arm/mm/init.c:53 (set (reg/i:SI 0 r0)
        (reg:SI 136 [ <result> ])) -1 (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 38 33 42 8 16 "" [1 uses])

(note 42 38 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 42 0 8 arch/arm/mm/init.c:53 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function parse_tag_initrd (parse_tag_initrd)[0:1344] (unlikely executed)


;; Generating RTL for gimple basic block 2

;; printk (&"<4>ATAG_INITRD is deprecated; please update your bootloader.\n"[0]);

(insn 6 5 7 arch/arm/mm/init.c:58 (set (reg:SI 135)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10ee9180>)) -1 (nil))

(insn 7 6 8 arch/arm/mm/init.c:58 (set (reg:SI 0 r0)
        (reg:SI 135)) -1 (nil))

(call_insn 8 7 0 arch/arm/mm/init.c:58 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; phys_initrd_start = [plus_expr] tag->u.initrd.start + 1073741824;

(insn 9 8 10 arch/arm/mm/init.c:60 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 10 9 11 arch/arm/mm/init.c:60 (set (reg:SI 137)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 8 [0x8])) [0 <variable>.u.initrd.start+0 S4 A32])) -1 (nil))

(insn 11 10 12 arch/arm/mm/init.c:60 (set (reg:SI 138)
        (plus:SI (reg:SI 137)
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(insn 12 11 0 arch/arm/mm/init.c:60 (set (mem/c/i:SI (reg/f:SI 136) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 138)) -1 (nil))

;; phys_initrd_size = tag->u.initrd.size;

(insn 13 12 14 arch/arm/mm/init.c:61 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 14 13 15 arch/arm/mm/init.c:61 (set (reg:SI 140)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 12 [0xc])) [0 <variable>.u.initrd.size+0 S4 A32])) -1 (nil))

(insn 15 14 0 arch/arm/mm/init.c:61 (set (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 140)) -1 (nil))

;; return 0;

(insn 16 15 17 arch/arm/mm/init.c:63 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 17 16 18 arch/arm/mm/init.c:63 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 18 17 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:57 (set (reg/v/f:SI 134 [ tag ])
        (reg:SI 0 r0 [ tag ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/mm/init.c:58 (set (reg:SI 135)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10ee9180>)) -1 (nil))

(insn 7 6 8 3 arch/arm/mm/init.c:58 (set (reg:SI 0 r0)
        (reg:SI 135)) -1 (nil))

(call_insn 8 7 9 3 arch/arm/mm/init.c:58 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 3 arch/arm/mm/init.c:60 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 10 9 11 3 arch/arm/mm/init.c:60 (set (reg:SI 137)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 8 [0x8])) [0 <variable>.u.initrd.start+0 S4 A32])) -1 (nil))

(insn 11 10 12 3 arch/arm/mm/init.c:60 (set (reg:SI 138)
        (plus:SI (reg:SI 137)
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(insn 12 11 13 3 arch/arm/mm/init.c:60 (set (mem/c/i:SI (reg/f:SI 136) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 138)) -1 (nil))

(insn 13 12 14 3 arch/arm/mm/init.c:61 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 14 13 15 3 arch/arm/mm/init.c:61 (set (reg:SI 140)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 12 [0xc])) [0 <variable>.u.initrd.size+0 S4 A32])) -1 (nil))

(insn 15 14 16 3 arch/arm/mm/init.c:61 (set (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 140)) -1 (nil))

(insn 16 15 17 3 arch/arm/mm/init.c:63 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 17 16 18 3 arch/arm/mm/init.c:63 (set (pc)
        (label_ref 19)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 18 17 27)

;; Start of basic block () -> 4
(note 27 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 27 22 4 arch/arm/mm/init.c:63 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 22 21 23 4 arch/arm/mm/init.c:63 (clobber (reg:SI 133 [ <result> ])) -1 (nil))

(jump_insn 23 22 24 4 arch/arm/mm/init.c:63 (set (pc)
        (label_ref 25)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 24 23 19)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 19 24 28 5 19 "" [1 uses])

(note 28 19 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 20 28 25 5 arch/arm/mm/init.c:63 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 25 20 29 6 20 "" [1 uses])

(note 29 25 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 26 29 0 6 arch/arm/mm/init.c:63 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function free_initrd_mem (free_initrd_mem)[0:1362]


;; Generating RTL for gimple basic block 2

;; if (keep_initrd == 0)

(insn 38 37 39 arch/arm/mm/init.c:756 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 39 38 40 arch/arm/mm/init.c:756 (set (reg:SI 176)
        (mem/c/i:SI (reg/f:SI 175) [0 keep_initrd+0 S4 A32])) -1 (nil))

(insn 40 39 41 arch/arm/mm/init.c:756 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 0 arch/arm/mm/init.c:756 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 3

;; count = (end + 4095 & 4294963200) - start;

(insn 43 42 44 arch/arm/mm/init.c:757 (set (reg:SI 178)
        (plus:SI (reg/v:SI 174 [ end ])
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 44 43 45 arch/arm/mm/init.c:757 (set (reg:SI 177)
        (plus:SI (reg:SI 178)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg/v:SI 174 [ end ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 45 44 46 arch/arm/mm/init.c:757 (set (reg:SI 180)
        (and:SI (reg:SI 177)
            (const_int -4081 [0xfffffffffffff00f]))) -1 (nil))

(insn 46 45 47 arch/arm/mm/init.c:757 (set (reg:SI 179)
        (and:SI (reg:SI 180)
            (const_int -16 [0xfffffffffffffff0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 177)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

(insn 47 46 0 arch/arm/mm/init.c:757 (set (reg/v:SI 170 [ count ])
        (minus:SI (reg:SI 179)
            (reg/v:SI 173 [ start ]))) -1 (nil))

;; start.582 = start;

(insn 48 47 0 arch/arm/mm/init.c:757 (set (reg/v:SI 164 [ start.582 ])
        (reg/v:SI 173 [ start ])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; MEM[index: start.582, offset: 4294967292] = 3892174576;

(insn 52 51 53 arch/arm/mm/init.c:445 (set (reg:SI 181)
        (const_int -402792720 [0xffffffffe7fddef0])) -1 (nil))

(insn 53 52 0 arch/arm/mm/init.c:445 (set (mem:SI (plus:SI (reg/v:SI 164 [ start.582 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])
        (reg:SI 181)) -1 (nil))

;; count = count + 4294967292;

(insn 54 53 0 arch/arm/mm/init.c:444 discrim 2 (set (reg/v:SI 170 [ count ])
        (plus:SI (reg/v:SI 170 [ count ])
            (const_int -4 [0xfffffffffffffffc]))) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 55 54 56 25 "" [0 uses])

(note 56 55 0 NOTE_INSN_BASIC_BLOCK)

;; start.582 = start.582 + 4;

(insn 57 56 0 arch/arm/mm/init.c:444 discrim 2 (set (reg/v:SI 164 [ start.582 ])
        (plus:SI (reg/v:SI 164 [ start.582 ])
            (const_int 4 [0x4]))) -1 (nil))

;; if (count != 0)

(insn 59 57 60 arch/arm/mm/init.c:444 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 170 [ count ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 60 59 0 arch/arm/mm/init.c:444 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 6

;; totalram_pages.414 = totalram_pages;

(insn 62 61 63 arch/arm/mm/init.c:758 (set (reg/f:SI 182)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 63 62 0 arch/arm/mm/init.c:758 (set (reg:SI 172 [ totalram_pages.414 ])
        (mem/c/i:SI (reg/f:SI 182) [0 totalram_pages+0 S4 A32])) -1 (nil))

;; pfn = start + 1073741824 >> 12;

(insn 64 63 65 arch/arm/mm/init.c:758 (set (reg:SI 183)
        (plus:SI (reg/v:SI 173 [ start ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(insn 65 64 0 arch/arm/mm/init.c:758 (set (reg/v:SI 169 [ pfn ])
        (lshiftrt:SI (reg:SI 183)
            (const_int 12 [0xc]))) -1 (nil))

;; D.25487 = end + 1073741824 >> 12;

(insn 66 65 67 arch/arm/mm/init.c:758 (set (reg:SI 184)
        (plus:SI (reg/v:SI 174 [ end ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(insn 67 66 0 arch/arm/mm/init.c:758 (set (reg:SI 171 [ D.25487 ])
        (lshiftrt:SI (reg:SI 184)
            (const_int 12 [0xc]))) -1 (nil))

;; size = D.25487 - pfn << 2;

(insn 68 67 69 arch/arm/mm/init.c:421 (set (reg:SI 185)
        (minus:SI (reg:SI 171 [ D.25487 ])
            (reg/v:SI 169 [ pfn ]))) -1 (nil))

(insn 69 68 0 arch/arm/mm/init.c:421 (set (reg/v:SI 167 [ size ])
        (ashift:SI (reg:SI 185)
            (const_int 2 [0x2]))) -1 (nil))

;; ivtmp.563 = pfn * 32;

(insn 70 69 0 arch/arm/mm/init.c:421 (set (reg:SI 166 [ ivtmp.563 ])
        (ashift:SI (reg/v:SI 169 [ pfn ])
            (const_int 5 [0x5]))) -1 (nil))

;; pfn.581 = pfn;

(insn 71 70 0 arch/arm/mm/init.c:421 (set (reg/v:SI 165 [ pfn.581 ])
        (reg/v:SI 169 [ pfn ])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; page = mem_map + ivtmp.563;

(insn 75 74 76 arch/arm/mm/init.c:424 (set (reg/f:SI 186)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 76 75 77 arch/arm/mm/init.c:424 (set (reg:SI 187)
        (mem/f/c/i:SI (reg/f:SI 186) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 77 76 0 arch/arm/mm/init.c:424 (set (reg/v/f:SI 168 [ page ])
        (plus:SI (reg:SI 187)
            (reg:SI 166 [ ivtmp.563 ]))) -1 (nil))

;; _clear_bit (10, (volatile long unsigned int *) &page->flags);

(insn 78 77 79 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) -1 (nil))

(insn 79 78 80 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 168 [ page ])) -1 (nil))

(call_insn 80 79 0 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; page->D.8033.D.8032.D.8031._count.counter = 1;

(insn 81 80 82 include/linux/mm.h:417 (set (reg:SI 188)
        (const_int 1 [0x1])) -1 (nil))

(insn 82 81 0 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 168 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 188)) -1 (nil))

;; __free_pages (page, 0);

(insn 83 82 84 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 168 [ page ])) -1 (nil))

(insn 84 83 85 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 85 84 0 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; pfn.581 = pfn.581 + 1;

(insn 86 85 0 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 165 [ pfn.581 ])
        (plus:SI (reg/v:SI 165 [ pfn.581 ])
            (const_int 1 [0x1]))) -1 (nil))

;; ivtmp.563 = ivtmp.563 + 32;

(insn 87 86 0 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 166 [ ivtmp.563 ])
        (plus:SI (reg:SI 166 [ ivtmp.563 ])
            (const_int 32 [0x20]))) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 88 87 89 27 "" [0 uses])

(note 89 88 0 NOTE_INSN_BASIC_BLOCK)

;; if (pfn.581 < D.25487)

(insn 91 89 92 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 165 [ pfn.581 ])
            (reg:SI 171 [ D.25487 ]))) -1 (nil))

(jump_insn 92 91 0 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 9

;; if (size != 0)

(insn 94 93 95 arch/arm/mm/init.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 167 [ size ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 95 94 0 arch/arm/mm/init.c:431 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 10

;; printk (&"<6>Freeing %s memory: %dK\n"[0], &"initrd"[0], size);

(insn 97 96 98 arch/arm/mm/init.c:432 (set (reg:SI 189)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)) -1 (nil))

(insn 98 97 99 arch/arm/mm/init.c:432 (set (reg:SI 190)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11686560>)) -1 (nil))

(insn 99 98 100 arch/arm/mm/init.c:432 (set (reg:SI 0 r0)
        (reg:SI 189)) -1 (nil))

(insn 100 99 101 arch/arm/mm/init.c:432 (set (reg:SI 1 r1)
        (reg:SI 190)) -1 (nil))

(insn 101 100 102 arch/arm/mm/init.c:432 (set (reg:SI 2 r2)
        (reg/v:SI 167 [ size ])) -1 (nil))

(call_insn 102 101 0 arch/arm/mm/init.c:432 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; Generating RTL for gimple basic block 11

;; 

(code_label 103 102 104 29 "" [0 uses])

(note 104 103 0 NOTE_INSN_BASIC_BLOCK)

;; totalram_pages = [plus_expr] (totalram_pages.414 - pfn) + pfn.581;

(insn 105 104 106 arch/arm/mm/init.c:758 (set (reg/f:SI 191)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 106 105 107 arch/arm/mm/init.c:758 (set (reg:SI 192)
        (minus:SI (reg:SI 172 [ totalram_pages.414 ])
            (reg/v:SI 169 [ pfn ]))) -1 (nil))

(insn 107 106 108 arch/arm/mm/init.c:758 (set (reg:SI 193)
        (plus:SI (reg:SI 192)
            (reg/v:SI 165 [ pfn.581 ]))) -1 (nil))

(insn 108 107 0 arch/arm/mm/init.c:758 (set (mem/c/i:SI (reg/f:SI 191) [0 totalram_pages+0 S4 A32])
        (reg:SI 193)) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 109 108 110 24 "" [0 uses])

(note 110 109 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 32 0 36 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 36 32 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 33 36 34 2 arch/arm/mm/init.c:755 (set (reg/v:SI 173 [ start ])
        (reg:SI 0 r0 [ start ])) -1 (nil))

(insn 34 33 35 2 arch/arm/mm/init.c:755 (set (reg/v:SI 174 [ end ])
        (reg:SI 1 r1 [ end ])) -1 (nil))

(note 35 34 37 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 37 35 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 3 arch/arm/mm/init.c:756 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 39 38 40 3 arch/arm/mm/init.c:756 (set (reg:SI 176)
        (mem/c/i:SI (reg/f:SI 175) [0 keep_initrd+0 S4 A32])) -1 (nil))

(insn 40 39 41 3 arch/arm/mm/init.c:756 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 42 3 arch/arm/mm/init.c:756 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 3 -> ( 4 13)

;; Succ edge  4 [61.0%]  (fallthru)
;; Succ edge  13 [39.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [61.0%]  (fallthru)
(note 42 41 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 4 arch/arm/mm/init.c:757 (set (reg:SI 178)
        (plus:SI (reg/v:SI 174 [ end ])
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 44 43 45 4 arch/arm/mm/init.c:757 (set (reg:SI 177)
        (plus:SI (reg:SI 178)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg/v:SI 174 [ end ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 45 44 46 4 arch/arm/mm/init.c:757 (set (reg:SI 180)
        (and:SI (reg:SI 177)
            (const_int -4081 [0xfffffffffffff00f]))) -1 (nil))

(insn 46 45 47 4 arch/arm/mm/init.c:757 (set (reg:SI 179)
        (and:SI (reg:SI 180)
            (const_int -16 [0xfffffffffffffff0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 177)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

(insn 47 46 48 4 arch/arm/mm/init.c:757 (set (reg/v:SI 170 [ count ])
        (minus:SI (reg:SI 179)
            (reg/v:SI 173 [ start ]))) -1 (nil))

(insn 48 47 49 4 arch/arm/mm/init.c:757 (set (reg/v:SI 164 [ start.582 ])
        (reg/v:SI 173 [ start ])) -1 (nil))

(jump_insn 49 48 50 4 arch/arm/mm/init.c:757 (set (pc)
        (label_ref 55)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 50 49 58)

;; Start of basic block ( 6) -> 5
;; Pred edge  6 [91.0%] 
(code_label 58 50 51 5 26 "" [1 uses])

(note 51 58 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/mm/init.c:445 (set (reg:SI 181)
        (const_int -402792720 [0xffffffffe7fddef0])) -1 (nil))

(insn 53 52 54 5 arch/arm/mm/init.c:445 (set (mem:SI (plus:SI (reg/v:SI 164 [ start.582 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])
        (reg:SI 181)) -1 (nil))

(insn 54 53 55 5 arch/arm/mm/init.c:444 discrim 2 (set (reg/v:SI 170 [ count ])
        (plus:SI (reg/v:SI 170 [ count ])
            (const_int -4 [0xfffffffffffffffc]))) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru,dfs_back)
(code_label 55 54 56 6 25 "" [1 uses])

(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 59 6 arch/arm/mm/init.c:444 discrim 2 (set (reg/v:SI 164 [ start.582 ])
        (plus:SI (reg/v:SI 164 [ start.582 ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 59 57 60 6 arch/arm/mm/init.c:444 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 170 [ count ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 60 59 61 6 arch/arm/mm/init.c:444 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 6 -> ( 5 7)

;; Succ edge  5 [91.0%] 
;; Succ edge  7 [9.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [9.0%]  (fallthru)
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 7 arch/arm/mm/init.c:758 (set (reg/f:SI 182)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 63 62 64 7 arch/arm/mm/init.c:758 (set (reg:SI 172 [ totalram_pages.414 ])
        (mem/c/i:SI (reg/f:SI 182) [0 totalram_pages+0 S4 A32])) -1 (nil))

(insn 64 63 65 7 arch/arm/mm/init.c:758 (set (reg:SI 183)
        (plus:SI (reg/v:SI 173 [ start ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(insn 65 64 66 7 arch/arm/mm/init.c:758 (set (reg/v:SI 169 [ pfn ])
        (lshiftrt:SI (reg:SI 183)
            (const_int 12 [0xc]))) -1 (nil))

(insn 66 65 67 7 arch/arm/mm/init.c:758 (set (reg:SI 184)
        (plus:SI (reg/v:SI 174 [ end ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(insn 67 66 68 7 arch/arm/mm/init.c:758 (set (reg:SI 171 [ D.25487 ])
        (lshiftrt:SI (reg:SI 184)
            (const_int 12 [0xc]))) -1 (nil))

(insn 68 67 69 7 arch/arm/mm/init.c:421 (set (reg:SI 185)
        (minus:SI (reg:SI 171 [ D.25487 ])
            (reg/v:SI 169 [ pfn ]))) -1 (nil))

(insn 69 68 70 7 arch/arm/mm/init.c:421 (set (reg/v:SI 167 [ size ])
        (ashift:SI (reg:SI 185)
            (const_int 2 [0x2]))) -1 (nil))

(insn 70 69 71 7 arch/arm/mm/init.c:421 (set (reg:SI 166 [ ivtmp.563 ])
        (ashift:SI (reg/v:SI 169 [ pfn ])
            (const_int 5 [0x5]))) -1 (nil))

(insn 71 70 72 7 arch/arm/mm/init.c:421 (set (reg/v:SI 165 [ pfn.581 ])
        (reg/v:SI 169 [ pfn ])) -1 (nil))

(jump_insn 72 71 73 7 arch/arm/mm/init.c:421 (set (pc)
        (label_ref 88)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 73 72 90)

;; Start of basic block ( 9) -> 8
;; Pred edge  9 [91.0%] 
(code_label 90 73 74 8 28 "" [1 uses])

(note 74 90 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 8 arch/arm/mm/init.c:424 (set (reg/f:SI 186)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 76 75 77 8 arch/arm/mm/init.c:424 (set (reg:SI 187)
        (mem/f/c/i:SI (reg/f:SI 186) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 77 76 78 8 arch/arm/mm/init.c:424 (set (reg/v/f:SI 168 [ page ])
        (plus:SI (reg:SI 187)
            (reg:SI 166 [ ivtmp.563 ]))) -1 (nil))

(insn 78 77 79 8 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) -1 (nil))

(insn 79 78 80 8 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 168 [ page ])) -1 (nil))

(call_insn 80 79 81 8 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 81 80 82 8 include/linux/mm.h:417 (set (reg:SI 188)
        (const_int 1 [0x1])) -1 (nil))

(insn 82 81 83 8 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 168 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 188)) -1 (nil))

(insn 83 82 84 8 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 168 [ page ])) -1 (nil))

(insn 84 83 85 8 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 85 84 86 8 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 86 85 87 8 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 165 [ pfn.581 ])
        (plus:SI (reg/v:SI 165 [ pfn.581 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 87 86 88 8 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 166 [ ivtmp.563 ])
        (plus:SI (reg:SI 166 [ ivtmp.563 ])
            (const_int 32 [0x20]))) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru,dfs_back)
(code_label 88 87 89 9 27 "" [1 uses])

(note 89 88 91 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 91 89 92 9 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 165 [ pfn.581 ])
            (reg:SI 171 [ D.25487 ]))) -1 (nil))

(jump_insn 92 91 93 9 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 9 -> ( 8 10)

;; Succ edge  8 [91.0%] 
;; Succ edge  10 [9.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [9.0%]  (fallthru)
(note 93 92 94 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 10 arch/arm/mm/init.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 167 [ size ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 95 94 96 10 arch/arm/mm/init.c:431 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 10 -> ( 11 12)

;; Succ edge  11 [0.0%]  (fallthru)
;; Succ edge  12 [100.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [0.0%]  (fallthru)
(note 96 95 97 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 97 96 98 11 arch/arm/mm/init.c:432 (set (reg:SI 189)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)) -1 (nil))

(insn 98 97 99 11 arch/arm/mm/init.c:432 (set (reg:SI 190)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11686560>)) -1 (nil))

(insn 99 98 100 11 arch/arm/mm/init.c:432 (set (reg:SI 0 r0)
        (reg:SI 189)) -1 (nil))

(insn 100 99 101 11 arch/arm/mm/init.c:432 (set (reg:SI 1 r1)
        (reg:SI 190)) -1 (nil))

(insn 101 100 102 11 arch/arm/mm/init.c:432 (set (reg:SI 2 r2)
        (reg/v:SI 167 [ size ])) -1 (nil))

(call_insn 102 101 103 11 arch/arm/mm/init.c:432 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10 [100.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 103 102 104 12 29 "" [1 uses])

(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 12 arch/arm/mm/init.c:758 (set (reg/f:SI 191)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 106 105 107 12 arch/arm/mm/init.c:758 (set (reg:SI 192)
        (minus:SI (reg:SI 172 [ totalram_pages.414 ])
            (reg/v:SI 169 [ pfn ]))) -1 (nil))

(insn 107 106 108 12 arch/arm/mm/init.c:758 (set (reg:SI 193)
        (plus:SI (reg:SI 192)
            (reg/v:SI 165 [ pfn.581 ]))) -1 (nil))

(insn 108 107 109 12 arch/arm/mm/init.c:758 (set (mem/c/i:SI (reg/f:SI 191) [0 totalram_pages+0 S4 A32])
        (reg:SI 193)) -1 (nil))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 3 12) -> 13
;; Pred edge  3 [39.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 109 108 110 13 24 "" [1 uses])

(note 110 109 115 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [100.0%]  (fallthru)
(note 115 110 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(jump_insn 112 115 113 14 arch/arm/mm/init.c:762 (set (pc)
        (label_ref 114)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 113 112 111)

;; Start of basic block () -> 15
(code_label 111 113 116 15 23 "" [0 uses])

(note 116 111 114 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 114 116 117 16 30 "" [1 uses])

(note 117 114 0 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 16 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function free_initmem (free_initmem)[0:1361]


;; Generating RTL for gimple basic block 2

;; D.25457 = (int) &__init_end - (int) &__init_begin;

(insn 5 4 6 arch/arm/mm/init.c:743 (set (reg:SI 142)
        (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)) -1 (nil))

(insn 6 5 7 arch/arm/mm/init.c:743 (set (reg:SI 143)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)) -1 (nil))

(insn 7 6 0 arch/arm/mm/init.c:743 (set (reg:SI 141 [ D.25457 ])
        (minus:SI (reg:SI 142)
            (reg:SI 143))) -1 (nil))

;; ivtmp.624 = 0;

(insn 8 7 0 arch/arm/mm/init.c:743 (set (reg:SI 134 [ ivtmp.624 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 3

;; MEM[base: &__init_begin, index: ivtmp.624] = 3892174576;

(insn 12 11 13 arch/arm/mm/init.c:445 (set (reg:SI 145)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)) -1 (nil))

(insn 13 12 14 arch/arm/mm/init.c:445 (set (reg/f:SI 144)
        (plus:SI (reg:SI 134 [ ivtmp.624 ])
            (reg:SI 145))) -1 (nil))

(insn 14 13 15 arch/arm/mm/init.c:445 (set (reg:SI 146)
        (const_int -402792720 [0xffffffffe7fddef0])) -1 (nil))

(insn 15 14 0 arch/arm/mm/init.c:445 (set (mem:SI (reg/f:SI 144) [0 S4 A32])
        (reg:SI 146)) -1 (nil))

;; ivtmp.624 = ivtmp.624 + 4;

(insn 16 15 0 arch/arm/mm/init.c:445 (set (reg:SI 134 [ ivtmp.624 ])
        (plus:SI (reg:SI 134 [ ivtmp.624 ])
            (const_int 4 [0x4]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 17 16 18 34 "" [0 uses])

(note 18 17 0 NOTE_INSN_BASIC_BLOCK)

;; if ((size_t) D.25457 != ivtmp.624)

(insn 20 18 21 arch/arm/mm/init.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.25457 ])
            (reg:SI 134 [ ivtmp.624 ]))) -1 (nil))

(jump_insn 21 20 0 arch/arm/mm/init.c:732 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 5

;; totalram_pages.408 = totalram_pages;

(insn 23 22 24 arch/arm/mm/init.c:745 (set (reg/f:SI 147)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 24 23 0 arch/arm/mm/init.c:745 (set (reg:SI 140 [ totalram_pages.408 ])
        (mem/c/i:SI (reg/f:SI 147) [0 totalram_pages+0 S4 A32])) -1 (nil))

;; pfn = (long unsigned int) &__init_begin + 1073741824 >> 12;

(insn 25 24 26 arch/arm/mm/init.c:745 (set (reg:SI 148)
        (const:SI (plus:SI (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
                (const_int 1073741824 [0x40000000])))) -1 (nil))

(insn 26 25 0 arch/arm/mm/init.c:745 (set (reg/v:SI 138 [ pfn ])
        (lshiftrt:SI (reg:SI 148)
            (const_int 12 [0xc]))) -1 (nil))

;; D.25467 = (long unsigned int) &__init_end + 1073741824 >> 12;

(insn 27 26 28 arch/arm/mm/init.c:745 (set (reg:SI 149)
        (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (const_int 1073741824 [0x40000000])))) -1 (nil))

(insn 28 27 0 arch/arm/mm/init.c:745 (set (reg:SI 139 [ D.25467 ])
        (lshiftrt:SI (reg:SI 149)
            (const_int 12 [0xc]))) -1 (nil))

;; size = D.25467 - pfn << 2;

(insn 29 28 30 arch/arm/mm/init.c:421 (set (reg:SI 150)
        (minus:SI (reg:SI 139 [ D.25467 ])
            (reg/v:SI 138 [ pfn ]))) -1 (nil))

(insn 30 29 0 arch/arm/mm/init.c:421 (set (reg/v:SI 136 [ size ])
        (ashift:SI (reg:SI 150)
            (const_int 2 [0x2]))) -1 (nil))

;; ivtmp.616 = pfn * 32;

(insn 31 30 0 arch/arm/mm/init.c:421 (set (reg:SI 135 [ ivtmp.616 ])
        (ashift:SI (reg/v:SI 138 [ pfn ])
            (const_int 5 [0x5]))) -1 (nil))

;; pfn.633 = pfn;

(insn 32 31 0 arch/arm/mm/init.c:421 (set (reg/v:SI 133 [ pfn.633 ])
        (reg/v:SI 138 [ pfn ])) -1 (nil))

;; Generating RTL for gimple basic block 6

;; page = mem_map + ivtmp.616;

(insn 36 35 37 arch/arm/mm/init.c:424 (set (reg/f:SI 151)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 37 36 38 arch/arm/mm/init.c:424 (set (reg:SI 152)
        (mem/f/c/i:SI (reg/f:SI 151) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 38 37 0 arch/arm/mm/init.c:424 (set (reg/v/f:SI 137 [ page ])
        (plus:SI (reg:SI 152)
            (reg:SI 135 [ ivtmp.616 ]))) -1 (nil))

;; _clear_bit (10, (volatile long unsigned int *) &page->flags);

(insn 39 38 40 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) -1 (nil))

(insn 40 39 41 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 137 [ page ])) -1 (nil))

(call_insn 41 40 0 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; page->D.8033.D.8032.D.8031._count.counter = 1;

(insn 42 41 43 include/linux/mm.h:417 (set (reg:SI 153)
        (const_int 1 [0x1])) -1 (nil))

(insn 43 42 0 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 153)) -1 (nil))

;; __free_pages (page, 0);

(insn 44 43 45 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ page ])) -1 (nil))

(insn 45 44 46 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 46 45 0 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; pfn.633 = pfn.633 + 1;

(insn 47 46 0 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 133 [ pfn.633 ])
        (plus:SI (reg/v:SI 133 [ pfn.633 ])
            (const_int 1 [0x1]))) -1 (nil))

;; ivtmp.616 = ivtmp.616 + 32;

(insn 48 47 0 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 135 [ ivtmp.616 ])
        (plus:SI (reg:SI 135 [ ivtmp.616 ])
            (const_int 32 [0x20]))) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 49 48 50 36 "" [0 uses])

(note 50 49 0 NOTE_INSN_BASIC_BLOCK)

;; if (pfn.633 < D.25467)

(insn 52 50 53 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ pfn.633 ])
            (reg:SI 139 [ D.25467 ]))) -1 (nil))

(jump_insn 53 52 0 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 8

;; if (size != 0)

(insn 55 54 56 arch/arm/mm/init.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ size ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 56 55 0 arch/arm/mm/init.c:431 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 9

;; printk (&"<6>Freeing %s memory: %dK\n"[0], &"init"[0], size);

(insn 58 57 59 arch/arm/mm/init.c:432 (set (reg:SI 154)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)) -1 (nil))

(insn 59 58 60 arch/arm/mm/init.c:432 (set (reg:SI 155)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1169b720>)) -1 (nil))

(insn 60 59 61 arch/arm/mm/init.c:432 (set (reg:SI 0 r0)
        (reg:SI 154)) -1 (nil))

(insn 61 60 62 arch/arm/mm/init.c:432 (set (reg:SI 1 r1)
        (reg:SI 155)) -1 (nil))

(insn 62 61 63 arch/arm/mm/init.c:432 (set (reg:SI 2 r2)
        (reg/v:SI 136 [ size ])) -1 (nil))

(call_insn 63 62 0 arch/arm/mm/init.c:432 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; Generating RTL for gimple basic block 10

;; 

(code_label 64 63 65 38 "" [0 uses])

(note 65 64 0 NOTE_INSN_BASIC_BLOCK)

;; totalram_pages = [plus_expr] (totalram_pages.408 - pfn) + pfn.633;

(insn 66 65 67 arch/arm/mm/init.c:745 (set (reg/f:SI 156)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 67 66 68 arch/arm/mm/init.c:745 (set (reg:SI 157)
        (minus:SI (reg:SI 140 [ totalram_pages.408 ])
            (reg/v:SI 138 [ pfn ]))) -1 (nil))

(insn 68 67 69 arch/arm/mm/init.c:745 (set (reg:SI 158)
        (plus:SI (reg:SI 157)
            (reg/v:SI 133 [ pfn.633 ]))) -1 (nil))

(insn 69 68 0 arch/arm/mm/init.c:745 (set (mem/c/i:SI (reg/f:SI 156) [0 totalram_pages+0 S4 A32])
        (reg:SI 158)) -1 (nil))


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 4 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 4 2 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 arch/arm/mm/init.c:743 (set (reg:SI 142)
        (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)) -1 (nil))

(insn 6 5 7 3 arch/arm/mm/init.c:743 (set (reg:SI 143)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)) -1 (nil))

(insn 7 6 8 3 arch/arm/mm/init.c:743 (set (reg:SI 141 [ D.25457 ])
        (minus:SI (reg:SI 142)
            (reg:SI 143))) -1 (nil))

(insn 8 7 9 3 arch/arm/mm/init.c:743 (set (reg:SI 134 [ ivtmp.624 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 9 8 10 3 arch/arm/mm/init.c:743 (set (pc)
        (label_ref 17)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 10 9 19)

;; Start of basic block ( 5) -> 4
;; Pred edge  5 [91.0%] 
(code_label 19 10 11 4 35 "" [1 uses])

(note 11 19 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 4 arch/arm/mm/init.c:445 (set (reg:SI 145)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)) -1 (nil))

(insn 13 12 14 4 arch/arm/mm/init.c:445 (set (reg/f:SI 144)
        (plus:SI (reg:SI 134 [ ivtmp.624 ])
            (reg:SI 145))) -1 (nil))

(insn 14 13 15 4 arch/arm/mm/init.c:445 (set (reg:SI 146)
        (const_int -402792720 [0xffffffffe7fddef0])) -1 (nil))

(insn 15 14 16 4 arch/arm/mm/init.c:445 (set (mem:SI (reg/f:SI 144) [0 S4 A32])
        (reg:SI 146)) -1 (nil))

(insn 16 15 17 4 arch/arm/mm/init.c:445 (set (reg:SI 134 [ ivtmp.624 ])
        (plus:SI (reg:SI 134 [ ivtmp.624 ])
            (const_int 4 [0x4]))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [100.0%] 
;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(code_label 17 16 18 5 34 "" [1 uses])

(note 18 17 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 20 18 21 5 arch/arm/mm/init.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.25457 ])
            (reg:SI 134 [ ivtmp.624 ]))) -1 (nil))

(jump_insn 21 20 22 5 arch/arm/mm/init.c:732 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 5 -> ( 4 6)

;; Succ edge  4 [91.0%] 
;; Succ edge  6 [9.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [9.0%]  (fallthru)
(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 6 arch/arm/mm/init.c:745 (set (reg/f:SI 147)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 24 23 25 6 arch/arm/mm/init.c:745 (set (reg:SI 140 [ totalram_pages.408 ])
        (mem/c/i:SI (reg/f:SI 147) [0 totalram_pages+0 S4 A32])) -1 (nil))

(insn 25 24 26 6 arch/arm/mm/init.c:745 (set (reg:SI 148)
        (const:SI (plus:SI (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
                (const_int 1073741824 [0x40000000])))) -1 (nil))

(insn 26 25 27 6 arch/arm/mm/init.c:745 (set (reg/v:SI 138 [ pfn ])
        (lshiftrt:SI (reg:SI 148)
            (const_int 12 [0xc]))) -1 (nil))

(insn 27 26 28 6 arch/arm/mm/init.c:745 (set (reg:SI 149)
        (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (const_int 1073741824 [0x40000000])))) -1 (nil))

(insn 28 27 29 6 arch/arm/mm/init.c:745 (set (reg:SI 139 [ D.25467 ])
        (lshiftrt:SI (reg:SI 149)
            (const_int 12 [0xc]))) -1 (nil))

(insn 29 28 30 6 arch/arm/mm/init.c:421 (set (reg:SI 150)
        (minus:SI (reg:SI 139 [ D.25467 ])
            (reg/v:SI 138 [ pfn ]))) -1 (nil))

(insn 30 29 31 6 arch/arm/mm/init.c:421 (set (reg/v:SI 136 [ size ])
        (ashift:SI (reg:SI 150)
            (const_int 2 [0x2]))) -1 (nil))

(insn 31 30 32 6 arch/arm/mm/init.c:421 (set (reg:SI 135 [ ivtmp.616 ])
        (ashift:SI (reg/v:SI 138 [ pfn ])
            (const_int 5 [0x5]))) -1 (nil))

(insn 32 31 33 6 arch/arm/mm/init.c:421 (set (reg/v:SI 133 [ pfn.633 ])
        (reg/v:SI 138 [ pfn ])) -1 (nil))

(jump_insn 33 32 34 6 arch/arm/mm/init.c:421 (set (pc)
        (label_ref 49)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 34 33 51)

;; Start of basic block ( 8) -> 7
;; Pred edge  8 [91.0%] 
(code_label 51 34 35 7 37 "" [1 uses])

(note 35 51 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 7 arch/arm/mm/init.c:424 (set (reg/f:SI 151)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 37 36 38 7 arch/arm/mm/init.c:424 (set (reg:SI 152)
        (mem/f/c/i:SI (reg/f:SI 151) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 38 37 39 7 arch/arm/mm/init.c:424 (set (reg/v/f:SI 137 [ page ])
        (plus:SI (reg:SI 152)
            (reg:SI 135 [ ivtmp.616 ]))) -1 (nil))

(insn 39 38 40 7 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) -1 (nil))

(insn 40 39 41 7 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 137 [ page ])) -1 (nil))

(call_insn 41 40 42 7 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 42 41 43 7 include/linux/mm.h:417 (set (reg:SI 153)
        (const_int 1 [0x1])) -1 (nil))

(insn 43 42 44 7 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 153)) -1 (nil))

(insn 44 43 45 7 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ page ])) -1 (nil))

(insn 45 44 46 7 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 46 45 47 7 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 47 46 48 7 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 133 [ pfn.633 ])
        (plus:SI (reg/v:SI 133 [ pfn.633 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 48 47 49 7 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 135 [ ivtmp.616 ])
        (plus:SI (reg:SI 135 [ ivtmp.616 ])
            (const_int 32 [0x20]))) -1 (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru,dfs_back)
(code_label 49 48 50 8 36 "" [1 uses])

(note 50 49 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 52 50 53 8 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ pfn.633 ])
            (reg:SI 139 [ D.25467 ]))) -1 (nil))

(jump_insn 53 52 54 8 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 8 -> ( 7 9)

;; Succ edge  7 [91.0%] 
;; Succ edge  9 [9.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [9.0%]  (fallthru)
(note 54 53 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 9 arch/arm/mm/init.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ size ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 56 55 57 9 arch/arm/mm/init.c:431 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 9 -> ( 10 11)

;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  11 [0.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
(note 57 56 58 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 10 arch/arm/mm/init.c:432 (set (reg:SI 154)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)) -1 (nil))

(insn 59 58 60 10 arch/arm/mm/init.c:432 (set (reg:SI 155)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1169b720>)) -1 (nil))

(insn 60 59 61 10 arch/arm/mm/init.c:432 (set (reg:SI 0 r0)
        (reg:SI 154)) -1 (nil))

(insn 61 60 62 10 arch/arm/mm/init.c:432 (set (reg:SI 1 r1)
        (reg:SI 155)) -1 (nil))

(insn 62 61 63 10 arch/arm/mm/init.c:432 (set (reg:SI 2 r2)
        (reg/v:SI 136 [ size ])) -1 (nil))

(call_insn 63 62 64 10 arch/arm/mm/init.c:432 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; Pred edge  9 [0.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 64 63 65 11 38 "" [1 uses])

(note 65 64 66 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 11 arch/arm/mm/init.c:745 (set (reg/f:SI 156)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 67 66 68 11 arch/arm/mm/init.c:745 (set (reg:SI 157)
        (minus:SI (reg:SI 140 [ totalram_pages.408 ])
            (reg/v:SI 138 [ pfn ]))) -1 (nil))

(insn 68 67 69 11 arch/arm/mm/init.c:745 (set (reg:SI 158)
        (plus:SI (reg:SI 157)
            (reg/v:SI 133 [ pfn.633 ]))) -1 (nil))

(insn 69 68 74 11 arch/arm/mm/init.c:745 (set (mem/c/i:SI (reg/f:SI 156) [0 totalram_pages+0 S4 A32])
        (reg:SI 158)) -1 (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [100.0%]  (fallthru)
(note 74 69 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(jump_insn 71 74 72 12 arch/arm/mm/init.c:748 (set (pc)
        (label_ref 73)) -1 (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 72 71 70)

;; Start of basic block () -> 13
(code_label 70 72 75 13 33 "" [0 uses])

(note 75 70 73 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [100.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 73 75 76 14 39 "" [1 uses])

(note 76 73 0 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 14 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function mem_init (mem_init)[0:1360] (unlikely executed)


;; Generating RTL for gimple basic block 2

;; max_mapnr = (long unsigned int) (long unsigned int) ((int) (max_pfn * 32) /[ex] 32);

(insn 8 7 9 arch/arm/mm/init.c:595 (set (reg/f:SI 193)
        (symbol_ref:SI ("max_mapnr") [flags 0xc0] <var_decl 0x110aed20 max_mapnr>)) -1 (nil))

(insn 9 8 10 arch/arm/mm/init.c:595 (set (reg/f:SI 194)
        (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>)) -1 (nil))

(insn 10 9 11 arch/arm/mm/init.c:595 (set (reg:SI 196)
        (mem/c/i:SI (reg/f:SI 194) [0 max_pfn+0 S4 A32])) -1 (nil))

(insn 11 10 12 arch/arm/mm/init.c:595 (set (reg:SI 195)
        (ashift:SI (reg:SI 196)
            (const_int 5 [0x5]))) -1 (nil))

(insn 12 11 13 arch/arm/mm/init.c:595 (set (reg:SI 197)
        (ashiftrt:SI (reg:SI 195)
            (const_int 5 [0x5]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 195)
            (const_int 32 [0x20]))
        (nil)))

(insn 13 12 0 arch/arm/mm/init.c:595 (set (mem/c/i:SI (reg/f:SI 193) [0 max_mapnr+0 S4 A32])
        (reg:SI 197)) -1 (nil))

;; ivtmp.752 = 0;

(insn 14 13 0 arch/arm/mm/init.c:595 (set (reg:SI 152 [ ivtmp.752 ])
        (const_int 0 [0x0])) -1 (nil))

;; i = 0;

(insn 15 14 0 arch/arm/mm/init.c:487 (set (reg/v:SI 176 [ i ])
        (const_int 0 [0x0])) -1 (nil))

;; prev_bank_end = 0;

(insn 16 15 0 arch/arm/mm/init.c:480 (set (reg/v:SI 175 [ prev_bank_end ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 3

;; D.26350 = &meminfo + ivtmp.752;

(insn 20 19 21 arch/arm/mm/init.c:584 (set (reg/f:SI 198)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 21 20 22 arch/arm/mm/init.c:584 (set (reg:SI 199)
        (plus:SI (reg/f:SI 198)
            (const_int 4 [0x4]))) -1 (nil))

(insn 22 21 0 arch/arm/mm/init.c:584 (set (reg/f:SI 151 [ D.26350 ])
        (plus:SI (reg:SI 199)
            (reg:SI 152 [ ivtmp.752 ]))) -1 (nil))

;; bank_start = MEM[base: D.26350, offset: 4] >> 12;

(insn 23 22 24 arch/arm/mm/init.c:490 (set (reg:SI 200)
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.26350 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) -1 (nil))

(insn 24 23 0 arch/arm/mm/init.c:490 (set (reg/v:SI 174 [ bank_start ])
        (lshiftrt:SI (reg:SI 200)
            (const_int 12 [0xc]))) -1 (nil))

;; bank_start.756 = bank_start & 4294966272;

(insn 25 24 26 arch/arm/mm/init.c:505 (set (reg:SI 201)
        (and:SI (reg/v:SI 174 [ bank_start ])
            (const_int -1021 [0xfffffffffffffc03]))) -1 (nil))

(insn 26 25 0 arch/arm/mm/init.c:505 (set (reg/v:SI 150 [ bank_start.756 ])
        (and:SI (reg:SI 201)
            (const_int -4 [0xfffffffffffffffc]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 174 [ bank_start ])
            (const_int -1024 [0xfffffffffffffc00]))
        (nil)))

;; if (prev_bank_end < bank_start.756 & prev_bank_end != 0 != 0)

(insn 27 26 28 arch/arm/mm/init.c:511 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 175 [ prev_bank_end ])
            (reg/v:SI 150 [ bank_start.756 ]))) -1 (nil))

(insn 28 27 29 arch/arm/mm/init.c:511 (set (reg:SI 203)
        (ltu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 29 28 30 arch/arm/mm/init.c:511 (set (reg:QI 202)
        (subreg:QI (reg:SI 203) 0)) -1 (nil))

(insn 30 29 31 arch/arm/mm/init.c:511 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 175 [ prev_bank_end ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 31 30 32 arch/arm/mm/init.c:511 (set (reg:SI 205)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 32 31 33 arch/arm/mm/init.c:511 (set (reg:QI 204)
        (subreg:QI (reg:SI 205) 0)) -1 (nil))

(insn 33 32 34 arch/arm/mm/init.c:511 (set (reg:SI 206)
        (and:SI (subreg:SI (reg:QI 202) 0)
            (subreg:SI (reg:QI 204) 0))) -1 (nil))

(insn 34 33 35 arch/arm/mm/init.c:511 (set (reg:QI 207)
        (subreg:QI (reg:SI 206) 0)) -1 (nil))

(insn 35 34 36 arch/arm/mm/init.c:511 (set (reg:SI 208)
        (zero_extend:SI (reg:QI 207))) -1 (nil))

(insn 36 35 37 arch/arm/mm/init.c:511 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 208)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 37 36 0 arch/arm/mm/init.c:511 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 4

;; mem_map.375 = mem_map;

(insn 39 38 40 arch/arm/mm/init.c:457 (set (reg/f:SI 209)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 40 39 0 arch/arm/mm/init.c:457 (set (reg/f:SI 179 [ mem_map.375 ])
        (mem/f/c/i:SI (reg/f:SI 209) [0 mem_map+0 S4 A32])) -1 (nil))

;; pg = (long unsigned int) (mem_map.375 + prev_bank_end * 32) + 1073745919 & 4294963200;

(insn 41 40 42 arch/arm/mm/init.c:464 (set (reg:SI 210)
        (ashift:SI (reg/v:SI 175 [ prev_bank_end ])
            (const_int 5 [0x5]))) -1 (nil))

(insn 42 41 43 arch/arm/mm/init.c:464 (set (reg:SI 211)
        (plus:SI (reg/f:SI 179 [ mem_map.375 ])
            (reg:SI 210))) -1 (nil))

(insn 43 42 44 arch/arm/mm/init.c:464 (set (reg:SI 213)
        (plus:SI (reg:SI 211)
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 44 43 45 arch/arm/mm/init.c:464 (set (reg:SI 212)
        (plus:SI (reg:SI 213)
            (const_int 1073741839 [0x4000000f]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 211)
            (const_int 1073745919 [0x40000fff]))
        (nil)))

(insn 45 44 46 arch/arm/mm/init.c:464 (set (reg:SI 214)
        (and:SI (reg:SI 212)
            (const_int -4081 [0xfffffffffffff00f]))) -1 (nil))

(insn 46 45 0 arch/arm/mm/init.c:464 (set (reg/v:SI 178 [ pg ])
        (and:SI (reg:SI 214)
            (const_int -16 [0xfffffffffffffff0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 212)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

;; pgend = (long unsigned int) (mem_map.375 + bank_start.756 * 32) + 1073741824 & 4294963200;

(insn 47 46 48 arch/arm/mm/init.c:465 (set (reg:SI 215)
        (ashift:SI (reg/v:SI 150 [ bank_start.756 ])
            (const_int 5 [0x5]))) -1 (nil))

(insn 48 47 49 arch/arm/mm/init.c:465 (set (reg:SI 216)
        (plus:SI (reg/f:SI 179 [ mem_map.375 ])
            (reg:SI 215))) -1 (nil))

(insn 49 48 50 arch/arm/mm/init.c:465 (set (reg:SI 217)
        (plus:SI (reg:SI 216)
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(insn 50 49 51 arch/arm/mm/init.c:465 (set (reg:SI 218)
        (and:SI (reg:SI 217)
            (const_int -4081 [0xfffffffffffff00f]))) -1 (nil))

(insn 51 50 0 arch/arm/mm/init.c:465 (set (reg/v:SI 177 [ pgend ])
        (and:SI (reg:SI 218)
            (const_int -16 [0xfffffffffffffff0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 217)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

;; if (pg < pgend)

(insn 52 51 53 arch/arm/mm/init.c:471 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 178 [ pg ])
            (reg/v:SI 177 [ pgend ]))) -1 (nil))

(jump_insn 53 52 0 arch/arm/mm/init.c:471 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 5

;; free_bootmem (pg, pgend - pg);

(insn 55 54 56 arch/arm/mm/init.c:472 (set (reg:SI 219)
        (minus:SI (reg/v:SI 177 [ pgend ])
            (reg/v:SI 178 [ pg ]))) -1 (nil))

(insn 56 55 57 arch/arm/mm/init.c:472 (set (reg:SI 0 r0)
        (reg/v:SI 178 [ pg ])) -1 (nil))

(insn 57 56 58 arch/arm/mm/init.c:472 (set (reg:SI 1 r1)
        (reg:SI 219)) -1 (nil))

(call_insn 58 57 0 arch/arm/mm/init.c:472 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_bootmem") [flags 0x41] <function_decl 0x11095600 free_bootmem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 6

;; 

(code_label 59 58 60 44 "" [0 uses])

(note 60 59 0 NOTE_INSN_BASIC_BLOCK)

;; prev_bank_end = (MEM[base: D.26350, offset: 8] + MEM[base: D.26350, offset: 4] >> 12) + 1023 & 4294966272;

(insn 61 60 62 arch/arm/mm/init.c:519 (set (reg:SI 221)
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.26350 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 62 61 63 arch/arm/mm/init.c:519 (set (reg:SI 222)
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.26350 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) -1 (nil))

(insn 63 62 64 arch/arm/mm/init.c:519 (set (reg:SI 220)
        (plus:SI (reg:SI 221)
            (reg:SI 222))) -1 (nil))

(insn 64 63 65 arch/arm/mm/init.c:519 (set (reg:SI 223)
        (lshiftrt:SI (reg:SI 220)
            (const_int 12 [0xc]))) -1 (nil))

(insn 65 64 66 arch/arm/mm/init.c:519 (set (reg:SI 225)
        (plus:SI (reg:SI 223)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 66 65 67 arch/arm/mm/init.c:519 (set (reg:SI 224)
        (plus:SI (reg:SI 225)
            (const_int 3 [0x3]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 223)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 67 66 68 arch/arm/mm/init.c:519 (set (reg:SI 226)
        (and:SI (reg:SI 224)
            (const_int -1021 [0xfffffffffffffc03]))) -1 (nil))

(insn 68 67 0 arch/arm/mm/init.c:519 (set (reg/v:SI 175 [ prev_bank_end ])
        (and:SI (reg:SI 226)
            (const_int -4 [0xfffffffffffffffc]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 224)
            (const_int -1024 [0xfffffffffffffc00]))
        (nil)))

;; i = i + 1;

(insn 69 68 0 arch/arm/mm/init.c:487 (set (reg/v:SI 176 [ i ])
        (plus:SI (reg/v:SI 176 [ i ])
            (const_int 1 [0x1]))) -1 (nil))

;; ivtmp.752 = ivtmp.752 + 12;

(insn 70 69 0 arch/arm/mm/init.c:487 (set (reg:SI 152 [ ivtmp.752 ])
        (plus:SI (reg:SI 152 [ ivtmp.752 ])
            (const_int 12 [0xc]))) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 71 70 72 43 "" [0 uses])

(note 72 71 0 NOTE_INSN_BASIC_BLOCK)

;; if (i < (unsigned int) meminfo.nr_banks)

(insn 74 72 75 arch/arm/mm/init.c:487 discrim 1 (set (reg/f:SI 227)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 75 74 76 arch/arm/mm/init.c:487 discrim 1 (set (reg:SI 228)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 227)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) -1 (nil))

(insn 76 75 77 arch/arm/mm/init.c:487 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 176 [ i ])
            (reg:SI 228))) -1 (nil))

(jump_insn 77 76 0 arch/arm/mm/init.c:487 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 73)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8889 [0x22b9])
        (nil)))

;; Generating RTL for gimple basic block 8

;; totalram_pages.389 = totalram_pages;

(insn 79 78 80 arch/arm/mm/init.c:600 (set (reg/f:SI 229)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 80 79 0 arch/arm/mm/init.c:600 (set (reg:SI 192 [ totalram_pages.389 ])
        (mem/c/i:SI (reg/f:SI 229) [0 totalram_pages+0 S4 A32])) -1 (nil))

;; D.25372 = free_all_bootmem ();

(call_insn 81 80 82 arch/arm/mm/init.c:600 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("free_all_bootmem") [flags 0x41] <function_decl 0x11095500 free_all_bootmem>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(insn 82 81 0 arch/arm/mm/init.c:600 (set (reg:SI 191 [ D.25372 ])
        (reg:SI 0 r0)) -1 (nil))

;; totalram_pages = [plus_expr] D.25372 + totalram_pages.389;

(insn 83 82 84 arch/arm/mm/init.c:600 (set (reg/f:SI 230)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 84 83 85 arch/arm/mm/init.c:600 (set (reg:SI 231)
        (plus:SI (reg:SI 191 [ D.25372 ])
            (reg:SI 192 [ totalram_pages.389 ]))) -1 (nil))

(insn 85 84 0 arch/arm/mm/init.c:600 (set (mem/c/i:SI (reg/f:SI 230) [0 totalram_pages+0 S4 A32])
        (reg:SI 231)) -1 (nil))

;; start = max_low_pfn;

(insn 86 85 87 arch/arm/mm/init.c:532 (set (reg/f:SI 232)
        (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>)) -1 (nil))

(insn 87 86 0 arch/arm/mm/init.c:532 (set (reg/v:SI 169 [ start ])
        (mem/c/i:SI (reg/f:SI 232) [0 max_low_pfn+0 S4 A32])) -1 (nil))

;; mem = memblock.memory.regions;

(insn 88 87 89 arch/arm/mm/init.c:536 (set (reg/f:SI 233)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 89 88 0 arch/arm/mm/init.c:536 (set (reg/v/f:SI 167 [ mem ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 233)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; D.25753 = MEM[base: mem];

(insn 93 92 0 include/linux/memblock.h:120 (set (reg:SI 170 [ D.25753 ])
        (mem/s/j:SI (reg/v/f:SI 167 [ mem ]) [0 <variable>.base+0 S4 A32])) -1 (nil))

;; start.759 = MEM[base: mem, offset: 4] + D.25753 >> 12;

(insn 94 93 95 include/linux/memblock.h:129 (set (reg:SI 235)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ mem ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 95 94 96 include/linux/memblock.h:129 (set (reg:SI 234)
        (plus:SI (reg:SI 170 [ D.25753 ])
            (reg:SI 235))) -1 (nil))

(insn 96 95 0 include/linux/memblock.h:129 (set (reg/v:SI 148 [ start.759 ])
        (lshiftrt:SI (reg:SI 234)
            (const_int 12 [0xc]))) -1 (nil))

;; if (start.759 <= start)

(insn 97 96 98 arch/arm/mm/init.c:541 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ start.759 ])
            (reg/v:SI 169 [ start ]))) -1 (nil))

(jump_insn 98 97 0 arch/arm/mm/init.c:541 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 10

;; start.758 = D.25753 + 4095 >> 12;

(insn 100 99 101 include/linux/memblock.h:120 (set (reg:SI 237)
        (plus:SI (reg:SI 170 [ D.25753 ])
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 101 100 102 include/linux/memblock.h:120 (set (reg:SI 236)
        (plus:SI (reg:SI 237)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 170 [ D.25753 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 102 101 0 include/linux/memblock.h:120 (set (reg/v:SI 149 [ start.758 ])
        (lshiftrt:SI (reg:SI 236)
            (const_int 12 [0xc]))) -1 (nil))

;; start.762 = MAX_EXPR <start.758, start>;

(insn 103 102 0 include/linux/memblock.h:120 (parallel [
            (set (reg/v:SI 145 [ start.762 ])
                (umax:SI (reg/v:SI 149 [ start.758 ])
                    (reg/v:SI 169 [ start ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; res = memblock.reserved.regions;

(insn 104 103 105 arch/arm/mm/init.c:549 (set (reg/f:SI 238)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 105 104 0 arch/arm/mm/init.c:549 (set (reg/v/f:SI 168 [ res ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 238)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) -1 (nil))

;; Generating RTL for gimple basic block 11

;; D.25749 = MEM[base: res];

(insn 109 108 0 include/linux/memblock.h:138 (set (reg:SI 171 [ D.25749 ])
        (mem/s/j:SI (reg/v/f:SI 168 [ res ]) [0 <variable>.base+0 S4 A32])) -1 (nil))

;; start.761 = (D.25749 + MEM[base: res, offset: 4]) + 4095 >> 12;

(insn 110 109 111 include/linux/memblock.h:147 (set (reg:SI 240)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 168 [ res ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 111 110 112 include/linux/memblock.h:147 (set (reg:SI 239)
        (plus:SI (reg:SI 171 [ D.25749 ])
            (reg:SI 240))) -1 (nil))

(insn 112 111 113 include/linux/memblock.h:147 (set (reg:SI 242)
        (plus:SI (reg:SI 239)
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 113 112 114 include/linux/memblock.h:147 (set (reg:SI 241)
        (plus:SI (reg:SI 242)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 239)
            (const_int 4095 [0xfff]))
        (nil)))

(insn 114 113 0 include/linux/memblock.h:147 (set (reg/v:SI 146 [ start.761 ])
        (lshiftrt:SI (reg:SI 241)
            (const_int 12 [0xc]))) -1 (nil))

;; if (start.761 < start.762)

(insn 115 114 116 arch/arm/mm/init.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ start.761 ])
            (reg/v:SI 145 [ start.762 ]))) -1 (nil))

(jump_insn 116 115 0 arch/arm/mm/init.c:555 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 12

;; start.760 = D.25749 >> 12;

(insn 118 117 0 include/linux/memblock.h:138 (set (reg/v:SI 147 [ start.760 ])
        (lshiftrt:SI (reg:SI 171 [ D.25749 ])
            (const_int 12 [0xc]))) -1 (nil))

;; start.770 = MAX_EXPR <start.762, start.760>;

(insn 119 118 0 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 138 [ start.770 ])
                (umax:SI (reg/v:SI 145 [ start.762 ])
                    (reg/v:SI 147 [ start.760 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; start.768 = MIN_EXPR <start.770, start.759>;

(insn 120 119 0 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 140 [ start.768 ])
                (umin:SI (reg/v:SI 138 [ start.770 ])
                    (reg/v:SI 148 [ start.759 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; start.769 = MIN_EXPR <start.761, start.759>;

(insn 121 120 0 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 139 [ start.769 ])
                (umin:SI (reg/v:SI 146 [ start.761 ])
                    (reg/v:SI 148 [ start.759 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; if (start.768 != start.762)

(insn 122 121 123 arch/arm/mm/init.c:563 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ start.768 ])
            (reg/v:SI 145 [ start.762 ]))) -1 (nil))

(jump_insn 123 122 0 arch/arm/mm/init.c:563 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 13

;; totalhigh_pages.382 = totalhigh_pages;

(insn 125 124 126 arch/arm/mm/init.c:564 (set (reg/f:SI 243)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) -1 (nil))

(insn 126 125 0 arch/arm/mm/init.c:564 (set (reg:SI 166 [ totalhigh_pages.382 ])
        (mem/c/i:SI (reg/f:SI 243) [0 totalhigh_pages+0 S4 A32])) -1 (nil))

;; ivtmp.734 = start.762 * 32;

(insn 127 126 0 arch/arm/mm/init.c:564 (set (reg:SI 153 [ ivtmp.734 ])
        (ashift:SI (reg/v:SI 145 [ start.762 ])
            (const_int 5 [0x5]))) -1 (nil))

;; start.763 = start.762;

(insn 128 127 0 arch/arm/mm/init.c:564 (set (reg/v:SI 144 [ start.763 ])
        (reg/v:SI 145 [ start.762 ])) -1 (nil))

;; Generating RTL for gimple basic block 14

;; page = mem_map + ivtmp.734;

(insn 132 131 133 arch/arm/mm/init.c:424 (set (reg/f:SI 244)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 133 132 134 arch/arm/mm/init.c:424 (set (reg:SI 245)
        (mem/f/c/i:SI (reg/f:SI 244) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 134 133 0 arch/arm/mm/init.c:424 (set (reg/v/f:SI 172 [ page ])
        (plus:SI (reg:SI 245)
            (reg:SI 153 [ ivtmp.734 ]))) -1 (nil))

;; _clear_bit (10, (volatile long unsigned int *) &page->flags);

(insn 135 134 136 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) -1 (nil))

(insn 136 135 137 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 172 [ page ])) -1 (nil))

(call_insn 137 136 0 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; page->D.8033.D.8032.D.8031._count.counter = 1;

(insn 138 137 139 include/linux/mm.h:417 (set (reg:SI 246)
        (const_int 1 [0x1])) -1 (nil))

(insn 139 138 0 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 172 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 246)) -1 (nil))

;; __free_pages (page, 0);

(insn 140 139 141 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 172 [ page ])) -1 (nil))

(insn 141 140 142 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 142 141 0 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; start.763 = start.763 + 1;

(insn 143 142 0 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 144 [ start.763 ])
        (plus:SI (reg/v:SI 144 [ start.763 ])
            (const_int 1 [0x1]))) -1 (nil))

;; ivtmp.734 = ivtmp.734 + 32;

(insn 144 143 0 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 153 [ ivtmp.734 ])
        (plus:SI (reg:SI 153 [ ivtmp.734 ])
            (const_int 32 [0x20]))) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 145 144 146 51 "" [0 uses])

(note 146 145 0 NOTE_INSN_BASIC_BLOCK)

;; if (start.763 < start.768)

(insn 148 146 149 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ start.763 ])
            (reg/v:SI 140 [ start.768 ]))) -1 (nil))

(jump_insn 149 148 0 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 16

;; totalhigh_pages = [plus_expr] (totalhigh_pages.382 - start.762) + start.763;

(insn 151 150 152 arch/arm/mm/init.c:564 (set (reg/f:SI 247)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) -1 (nil))

(insn 152 151 153 arch/arm/mm/init.c:564 (set (reg:SI 248)
        (minus:SI (reg:SI 166 [ totalhigh_pages.382 ])
            (reg/v:SI 145 [ start.762 ]))) -1 (nil))

(insn 153 152 154 arch/arm/mm/init.c:564 (set (reg:SI 249)
        (plus:SI (reg:SI 248)
            (reg/v:SI 144 [ start.763 ]))) -1 (nil))

(insn 154 153 0 arch/arm/mm/init.c:564 (set (mem/c/i:SI (reg/f:SI 247) [0 totalhigh_pages+0 S4 A32])
        (reg:SI 249)) -1 (nil))

;; Generating RTL for gimple basic block 17

;; 

(code_label 155 154 156 50 "" [0 uses])

(note 156 155 0 NOTE_INSN_BASIC_BLOCK)

;; if (start.769 == start.759)

(insn 157 156 158 arch/arm/mm/init.c:567 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ start.769 ])
            (reg/v:SI 148 [ start.759 ]))) -1 (nil))

(jump_insn 158 157 0 arch/arm/mm/init.c:567 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))

;; Generating RTL for gimple basic block 18

;; start.762 = start.769;

(insn 160 159 0 arch/arm/mm/init.c:567 (set (reg/v:SI 145 [ start.762 ])
        (reg/v:SI 139 [ start.769 ])) -1 (nil))

;; Generating RTL for gimple basic block 19

;; 

(code_label 161 160 162 49 "" [0 uses])

(note 162 161 0 NOTE_INSN_BASIC_BLOCK)

;; res = res + 8;

(insn 163 162 0 arch/arm/mm/init.c:549 (set (reg/v/f:SI 168 [ res ])
        (plus:SI (reg/v/f:SI 168 [ res ])
            (const_int 8 [0x8]))) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 164 163 165 48 "" [0 uses])

(note 165 164 0 NOTE_INSN_BASIC_BLOCK)

;; if (res < memblock.reserved.regions + memblock.reserved.cnt * 8)

(insn 167 165 168 arch/arm/mm/init.c:549 discrim 1 (set (reg/f:SI 250)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 168 167 169 arch/arm/mm/init.c:549 discrim 1 (set (reg/f:SI 251)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 169 168 170 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 253)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 251)
                (const_int 20 [0x14])) [0 memblock.reserved.cnt+0 S4 A32])) -1 (nil))

(insn 170 169 171 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 252)
        (ashift:SI (reg:SI 253)
            (const_int 3 [0x3]))) -1 (nil))

(insn 171 170 172 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 255)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 250)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) -1 (nil))

(insn 172 171 173 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 254)
        (plus:SI (reg:SI 255)
            (reg:SI 252))) -1 (nil))

(insn 173 172 174 arch/arm/mm/init.c:549 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 168 [ res ])
            (reg:SI 254))) -1 (nil))

(jump_insn 174 173 0 arch/arm/mm/init.c:549 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 166)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))

;; Generating RTL for gimple basic block 21

;; start.772 = start.762;

(insn 176 175 0 arch/arm/mm/init.c:549 discrim 1 (set (reg/v:SI 137 [ start.772 ])
        (reg/v:SI 145 [ start.762 ])) -1 (nil))

;; start.764 = start.762;

(insn 177 176 0 arch/arm/mm/init.c:549 discrim 1 (set (reg/v:SI 143 [ start.764 ])
        (reg/v:SI 145 [ start.762 ])) -1 (nil))

;; if (start.764 < start.759)

(insn 178 177 179 arch/arm/mm/init.c:572 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ start.764 ])
            (reg/v:SI 148 [ start.759 ]))) -1 (nil))

(jump_insn 179 178 0 arch/arm/mm/init.c:572 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2628 [0xa44])
        (nil)))

;; Generating RTL for gimple basic block 22

;; totalhigh_pages.765 = totalhigh_pages;

(insn 181 180 182 arch/arm/mm/init.c:573 (set (reg/f:SI 256)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) -1 (nil))

(insn 182 181 0 arch/arm/mm/init.c:573 (set (reg:SI 142 [ totalhigh_pages.765 ])
        (mem/c/i:SI (reg/f:SI 256) [0 totalhigh_pages+0 S4 A32])) -1 (nil))

;; ivtmp.722 = start.772 * 32;

(insn 183 182 0 arch/arm/mm/init.c:573 (set (reg:SI 154 [ ivtmp.722 ])
        (ashift:SI (reg/v:SI 137 [ start.772 ])
            (const_int 5 [0x5]))) -1 (nil))

;; Generating RTL for gimple basic block 23

;; page = mem_map + ivtmp.722;

(insn 187 186 188 arch/arm/mm/init.c:424 (set (reg/f:SI 257)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 188 187 189 arch/arm/mm/init.c:424 (set (reg:SI 258)
        (mem/f/c/i:SI (reg/f:SI 257) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 189 188 0 arch/arm/mm/init.c:424 (set (reg/v/f:SI 173 [ page ])
        (plus:SI (reg:SI 258)
            (reg:SI 154 [ ivtmp.722 ]))) -1 (nil))

;; _clear_bit (10, (volatile long unsigned int *) &page->flags);

(insn 190 189 191 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) -1 (nil))

(insn 191 190 192 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 173 [ page ])) -1 (nil))

(call_insn 192 191 0 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; page->D.8033.D.8032.D.8031._count.counter = 1;

(insn 193 192 194 include/linux/mm.h:417 (set (reg:SI 259)
        (const_int 1 [0x1])) -1 (nil))

(insn 194 193 0 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 173 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 259)) -1 (nil))

;; __free_pages (page, 0);

(insn 195 194 196 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 173 [ page ])) -1 (nil))

(insn 196 195 197 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 197 196 0 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; start.762 = start.762 + 1;

(insn 198 197 0 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 145 [ start.762 ])
        (plus:SI (reg/v:SI 145 [ start.762 ])
            (const_int 1 [0x1]))) -1 (nil))

;; ivtmp.722 = ivtmp.722 + 32;

(insn 199 198 0 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 154 [ ivtmp.722 ])
        (plus:SI (reg:SI 154 [ ivtmp.722 ])
            (const_int 32 [0x20]))) -1 (nil))

;; Generating RTL for gimple basic block 24

;; 

(code_label 200 199 201 54 "" [0 uses])

(note 201 200 0 NOTE_INSN_BASIC_BLOCK)

;; if (start.762 < start.759)

(insn 203 201 204 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ start.762 ])
            (reg/v:SI 148 [ start.759 ]))) -1 (nil))

(jump_insn 204 203 0 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 202)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 25

;; totalhigh_pages = [minus_expr] (start.759 + totalhigh_pages.765) - start.772;

(insn 206 205 207 arch/arm/mm/init.c:573 (set (reg/f:SI 260)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) -1 (nil))

(insn 207 206 208 arch/arm/mm/init.c:573 (set (reg:SI 261)
        (plus:SI (reg/v:SI 148 [ start.759 ])
            (reg:SI 142 [ totalhigh_pages.765 ]))) -1 (nil))

(insn 208 207 209 arch/arm/mm/init.c:573 (set (reg:SI 262)
        (minus:SI (reg:SI 261)
            (reg/v:SI 137 [ start.772 ]))) -1 (nil))

(insn 209 208 0 arch/arm/mm/init.c:573 (set (mem/c/i:SI (reg/f:SI 260) [0 totalhigh_pages+0 S4 A32])
        (reg:SI 262)) -1 (nil))

;; Generating RTL for gimple basic block 26

;; 

(code_label 210 209 211 47 "" [0 uses])

(note 211 210 0 NOTE_INSN_BASIC_BLOCK)

;; mem = mem + 8;

(insn 212 211 0 arch/arm/mm/init.c:536 (set (reg/v/f:SI 167 [ mem ])
        (plus:SI (reg/v/f:SI 167 [ mem ])
            (const_int 8 [0x8]))) -1 (nil))

;; Generating RTL for gimple basic block 27

;; 

(code_label 213 212 214 46 "" [0 uses])

(note 214 213 0 NOTE_INSN_BASIC_BLOCK)

;; if (mem < memblock.memory.regions + memblock.memory.cnt * 8)

(insn 216 214 217 arch/arm/mm/init.c:536 discrim 1 (set (reg/f:SI 263)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 217 216 218 arch/arm/mm/init.c:536 discrim 1 (set (reg/f:SI 264)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 218 217 219 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 266)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 264)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) -1 (nil))

(insn 219 218 220 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 265)
        (ashift:SI (reg:SI 266)
            (const_int 3 [0x3]))) -1 (nil))

(insn 220 219 221 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 268)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 263)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

(insn 221 220 222 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 267)
        (plus:SI (reg:SI 268)
            (reg:SI 265))) -1 (nil))

(insn 222 221 223 arch/arm/mm/init.c:536 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 167 [ mem ])
            (reg:SI 267))) -1 (nil))

(jump_insn 223 222 0 arch/arm/mm/init.c:536 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 215)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 28

;; totalram_pages = [plus_expr] totalhigh_pages + totalram_pages;

(insn 225 224 226 arch/arm/mm/init.c:575 (set (reg/f:SI 269)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 226 225 227 arch/arm/mm/init.c:575 (set (reg/f:SI 270)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) -1 (nil))

(insn 227 226 228 arch/arm/mm/init.c:575 (set (reg/f:SI 271)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 228 227 229 arch/arm/mm/init.c:575 (set (reg:SI 272)
        (mem/c/i:SI (reg/f:SI 270) [0 totalhigh_pages+0 S4 A32])) -1 (nil))

(insn 229 228 230 arch/arm/mm/init.c:575 (set (reg:SI 273)
        (mem/c/i:SI (reg/f:SI 271) [0 totalram_pages+0 S4 A32])) -1 (nil))

(insn 230 229 231 arch/arm/mm/init.c:575 (set (reg:SI 274)
        (plus:SI (reg:SI 272)
            (reg:SI 273))) -1 (nil))

(insn 231 230 0 arch/arm/mm/init.c:575 (set (mem/c/i:SI (reg/f:SI 269) [0 totalram_pages+0 S4 A32])
        (reg:SI 274)) -1 (nil))

;; D.25389 = meminfo.nr_banks;

(insn 232 231 233 arch/arm/mm/init.c:612 discrim 1 (set (reg/f:SI 275)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 233 232 0 arch/arm/mm/init.c:612 discrim 1 (set (reg:SI 188 [ D.25389 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 275)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) -1 (nil))

;; mem_map.392 = mem_map;

(insn 234 233 235 arch/arm/mm/init.c:620 (set (reg/f:SI 276)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 235 234 0 arch/arm/mm/init.c:620 (set (reg/f:SI 189 [ mem_map.392 ])
        (mem/f/c/i:SI (reg/f:SI 276) [0 mem_map+0 S4 A32])) -1 (nil))

;; ivtmp.710 = 0;

(insn 236 235 0 arch/arm/mm/init.c:620 (set (reg:SI 156 [ ivtmp.710 ])
        (const_int 0 [0x0])) -1 (nil))

;; i = 0;

(insn 237 236 0 arch/arm/mm/init.c:612 (set (reg/v:SI 183 [ i ])
        (const_int 0 [0x0])) -1 (nil))

;; free_pages = 0;

(insn 238 237 0 arch/arm/mm/init.c:610 (set (reg/v:SI 184 [ free_pages ])
        (const_int 0 [0x0])) -1 (nil))

;; reserved_pages = 0;

(insn 239 238 0 arch/arm/mm/init.c:610 (set (reg/v:SI 185 [ reserved_pages ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 29

;; D.26304 = &meminfo + ivtmp.710;

(insn 243 242 244 arch/arm/mm/init.c:584 (set (reg/f:SI 277)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 244 243 245 arch/arm/mm/init.c:584 (set (reg:SI 278)
        (plus:SI (reg/f:SI 277)
            (const_int 4 [0x4]))) -1 (nil))

(insn 245 244 0 arch/arm/mm/init.c:584 (set (reg/f:SI 155 [ D.26304 ])
        (plus:SI (reg:SI 278)
            (reg:SI 156 [ ivtmp.710 ]))) -1 (nil))

;; D.25376 = MEM[base: D.26304, offset: 4];

(insn 246 245 0 arch/arm/mm/init.c:617 (set (reg:SI 190 [ D.25376 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 155 [ D.26304 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) -1 (nil))

;; page = mem_map.392 + (D.25376 >> 12) * 32;

(insn 247 246 248 arch/arm/mm/init.c:620 (set (reg:SI 279)
        (lshiftrt:SI (reg:SI 190 [ D.25376 ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 248 247 249 arch/arm/mm/init.c:620 (set (reg:SI 280)
        (ashift:SI (reg:SI 279)
            (const_int 5 [0x5]))) -1 (nil))

(insn 249 248 0 arch/arm/mm/init.c:620 (set (reg/v/f:SI 182 [ page ])
        (plus:SI (reg/f:SI 189 [ mem_map.392 ])
            (reg:SI 280))) -1 (nil))

;; end = mem_map.392 + (MEM[base: D.26304, offset: 8] + D.25376 >> 12) * 32;

(insn 250 249 251 arch/arm/mm/init.c:621 (set (reg:SI 282)
        (mem/s/j:SI (plus:SI (reg/f:SI 155 [ D.26304 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 251 250 252 arch/arm/mm/init.c:621 (set (reg:SI 281)
        (plus:SI (reg:SI 190 [ D.25376 ])
            (reg:SI 282))) -1 (nil))

(insn 252 251 253 arch/arm/mm/init.c:621 (set (reg:SI 283)
        (lshiftrt:SI (reg:SI 281)
            (const_int 12 [0xc]))) -1 (nil))

(insn 253 252 254 arch/arm/mm/init.c:621 (set (reg:SI 284)
        (ashift:SI (reg:SI 283)
            (const_int 5 [0x5]))) -1 (nil))

(insn 254 253 0 arch/arm/mm/init.c:621 (set (reg/v/f:SI 181 [ end ])
        (plus:SI (reg/f:SI 189 [ mem_map.392 ])
            (reg:SI 284))) -1 (nil))

;; Generating RTL for gimple basic block 30

;; D.25779 = (const long unsigned int *) &page->flags;

(insn 256 255 0 include/linux/page-flags.h:207 (set (reg/f:SI 164 [ D.25779 ])
        (reg/v/f:SI 182 [ page ])) -1 (nil))

;; D.25775 ={v} *D.25779;

(insn 257 256 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 165 [ D.25775 ])
        (mem/v:SI (reg/f:SI 164 [ D.25779 ]) [0 S4 A32])) -1 (nil))

;; if (D.25775 & 1024 != 0)

(insn 258 257 259 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 285)
        (and:SI (reg:SI 165 [ D.25775 ])
            (const_int 1024 [0x400]))) -1 (nil))

(insn 259 258 260 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 285)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 260 259 0 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 31

;; reserved_pages = reserved_pages + 1;

(insn 262 261 0 arch/arm/mm/init.c:625 (set (reg/v:SI 185 [ reserved_pages ])
        (plus:SI (reg/v:SI 185 [ reserved_pages ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 32

;; 

(code_label 265 264 266 58 "" [0 uses])

(note 266 265 0 NOTE_INSN_BASIC_BLOCK)

;; D.25790 ={v} *D.25779;

(insn 267 266 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 162 [ D.25790 ])
        (mem/v:SI (reg/f:SI 164 [ D.25779 ]) [0 S4 A32])) -1 (nil))

;; if (D.25790 & 32768 != 0)

(insn 268 267 269 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 286)
        (and:SI (reg:SI 162 [ D.25790 ])
            (const_int 32768 [0x8000]))) -1 (nil))

(insn 269 268 270 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 286)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 270 269 0 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 33

;; page.767 = page;

(insn 272 271 0 include/linux/mm.h:356 (set (reg/v/f:SI 141 [ page.767 ])
        (reg/v/f:SI 182 [ page ])) -1 (nil))

;; Generating RTL for gimple basic block 34

;; 

(code_label 275 274 276 60 "" [0 uses])

(note 276 275 0 NOTE_INSN_BASIC_BLOCK)

;; page.767 = MEM[base: page, offset: 28];

(insn 277 276 0 include/linux/mm.h:355 (set (reg/v/f:SI 141 [ page.767 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 182 [ page ])
                (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32])) -1 (nil))

;; Generating RTL for gimple basic block 35

;; 

(code_label 278 277 279 61 "" [0 uses])

(note 279 278 0 NOTE_INSN_BASIC_BLOCK)

;; D.25795 = (volatile int *) &page.767->D.8033.D.8032.D.8031._count.counter;

(insn 280 279 0 include/linux/mm.h:376 (set (reg/f:SI 161 [ D.25795 ])
        (plus:SI (reg/v/f:SI 141 [ page.767 ])
            (const_int 16 [0x10]))) -1 (nil))

;; D.25786 ={v} *D.25795;

(insn 281 280 0 include/linux/mm.h:376 (set (reg:SI 163 [ D.25786 ])
        (mem/v:SI (reg/f:SI 161 [ D.25795 ]) [0 S4 A32])) -1 (nil))

;; if (D.25786 == 0)

(insn 282 281 283 arch/arm/mm/init.c:626 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ D.25786 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 283 282 0 arch/arm/mm/init.c:626 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 36

;; free_pages = free_pages + 1;

(insn 285 284 0 arch/arm/mm/init.c:627 (set (reg/v:SI 184 [ free_pages ])
        (plus:SI (reg/v:SI 184 [ free_pages ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 37

;; 

(code_label 286 285 287 59 "" [0 uses])

(note 287 286 0 NOTE_INSN_BASIC_BLOCK)

;; page = page + 32;

(insn 288 287 0 arch/arm/mm/init.c:628 (set (reg/v/f:SI 182 [ page ])
        (plus:SI (reg/v/f:SI 182 [ page ])
            (const_int 32 [0x20]))) -1 (nil))

;; if (page < end)

(insn 290 288 291 arch/arm/mm/init.c:629 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 182 [ page ])
            (reg/v/f:SI 181 [ end ]))) -1 (nil))

(jump_insn 291 290 0 arch/arm/mm/init.c:629 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 289)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))

;; Generating RTL for gimple basic block 38

;; i = i + 1;

(insn 293 292 0 arch/arm/mm/init.c:612 (set (reg/v:SI 183 [ i ])
        (plus:SI (reg/v:SI 183 [ i ])
            (const_int 1 [0x1]))) -1 (nil))

;; ivtmp.710 = ivtmp.710 + 12;

(insn 294 293 0 arch/arm/mm/init.c:612 (set (reg:SI 156 [ ivtmp.710 ])
        (plus:SI (reg:SI 156 [ ivtmp.710 ])
            (const_int 12 [0xc]))) -1 (nil))

;; Generating RTL for gimple basic block 39

;; 

(code_label 295 294 296 57 "" [0 uses])

(note 296 295 0 NOTE_INSN_BASIC_BLOCK)

;; if (i < D.25389)

(insn 298 296 299 arch/arm/mm/init.c:612 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 183 [ i ])
            (reg:SI 188 [ D.25389 ]))) -1 (nil))

(jump_insn 299 298 0 arch/arm/mm/init.c:612 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 297)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 40

;; printk (&"<6>Memory:"[0]);

(insn 301 300 302 arch/arm/mm/init.c:636 (set (reg:SI 287)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116e6fc0>)) -1 (nil))

(insn 302 301 303 arch/arm/mm/init.c:636 (set (reg:SI 0 r0)
        (reg:SI 287)) -1 (nil))

(call_insn 303 302 0 arch/arm/mm/init.c:636 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; num_physpages = 0;

(insn 304 303 305 arch/arm/mm/init.c:637 (set (reg/f:SI 288)
        (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)) -1 (nil))

(insn 305 304 306 arch/arm/mm/init.c:637 (set (reg:SI 289)
        (const_int 0 [0x0])) -1 (nil))

(insn 306 305 0 arch/arm/mm/init.c:637 (set (mem/c/i:SI (reg/f:SI 288) [0 num_physpages+0 S4 A32])
        (reg:SI 289)) -1 (nil))

;; ivtmp.692 = (unsigned int) memblock.memory.regions;

(insn 307 306 308 arch/arm/mm/init.c:637 (set (reg/f:SI 290)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 308 307 0 arch/arm/mm/init.c:637 (set (reg:SI 157 [ ivtmp.692 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 290)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

;; Generating RTL for gimple basic block 41

;; D.25802 = MEM[index: ivtmp.692, offset: 4294967288];

(insn 312 311 0 include/linux/memblock.h:129 (set (reg:SI 160 [ D.25802 ])
        (mem/s/j:SI (plus:SI (reg:SI 157 [ ivtmp.692 ])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.base+0 S4 A32])) -1 (nil))

;; pages = (MEM[index: ivtmp.692, offset: 4294967292] + D.25802 >> 12) - (D.25802 + 4095 >> 12);

(insn 313 312 314 arch/arm/mm/init.c:640 (set (reg:SI 292)
        (mem/s/j:SI (plus:SI (reg:SI 157 [ ivtmp.692 ])
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 314 313 315 arch/arm/mm/init.c:640 (set (reg:SI 291)
        (plus:SI (reg:SI 160 [ D.25802 ])
            (reg:SI 292))) -1 (nil))

(insn 315 314 316 arch/arm/mm/init.c:640 (set (reg:SI 293)
        (lshiftrt:SI (reg:SI 291)
            (const_int 12 [0xc]))) -1 (nil))

(insn 316 315 317 arch/arm/mm/init.c:640 (set (reg:SI 295)
        (plus:SI (reg:SI 160 [ D.25802 ])
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 317 316 318 arch/arm/mm/init.c:640 (set (reg:SI 294)
        (plus:SI (reg:SI 295)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 160 [ D.25802 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 318 317 319 arch/arm/mm/init.c:640 (set (reg:SI 296)
        (lshiftrt:SI (reg:SI 294)
            (const_int 12 [0xc]))) -1 (nil))

(insn 319 318 0 arch/arm/mm/init.c:640 (set (reg/v:SI 180 [ pages ])
        (minus:SI (reg:SI 293)
            (reg:SI 296))) -1 (nil))

;; num_physpages = [plus_expr] pages + num_physpages;

(insn 320 319 321 arch/arm/mm/init.c:641 (set (reg/f:SI 297)
        (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)) -1 (nil))

(insn 321 320 322 arch/arm/mm/init.c:641 (set (reg/f:SI 298)
        (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)) -1 (nil))

(insn 322 321 323 arch/arm/mm/init.c:641 (set (reg:SI 299)
        (mem/c/i:SI (reg/f:SI 298) [0 num_physpages+0 S4 A32])) -1 (nil))

(insn 323 322 324 arch/arm/mm/init.c:641 (set (reg:SI 300)
        (plus:SI (reg/v:SI 180 [ pages ])
            (reg:SI 299))) -1 (nil))

(insn 324 323 0 arch/arm/mm/init.c:641 (set (mem/c/i:SI (reg/f:SI 297) [0 num_physpages+0 S4 A32])
        (reg:SI 300)) -1 (nil))

;; printk (&" %ldMB"[0], pages >> 8);

(insn 325 324 326 arch/arm/mm/init.c:642 (set (reg:SI 301)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x116e5440>)) -1 (nil))

(insn 326 325 327 arch/arm/mm/init.c:642 (set (reg:SI 302)
        (lshiftrt:SI (reg/v:SI 180 [ pages ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 327 326 328 arch/arm/mm/init.c:642 (set (reg:SI 0 r0)
        (reg:SI 301)) -1 (nil))

(insn 328 327 329 arch/arm/mm/init.c:642 (set (reg:SI 1 r1)
        (reg:SI 302)) -1 (nil))

(call_insn 329 328 0 arch/arm/mm/init.c:642 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 42

;; 

(code_label 330 329 331 64 "" [0 uses])

(note 331 330 0 NOTE_INSN_BASIC_BLOCK)

;; reg.773 = (struct memblock_region *) ivtmp.692;

(insn 332 331 0 arch/arm/mm/init.c:642 (set (reg/v/f:SI 136 [ reg.773 ])
        (reg:SI 157 [ ivtmp.692 ])) -1 (nil))

;; ivtmp.692 = ivtmp.692 + 8;

(insn 333 332 0 arch/arm/mm/init.c:642 (set (reg:SI 157 [ ivtmp.692 ])
        (plus:SI (reg:SI 157 [ ivtmp.692 ])
            (const_int 8 [0x8]))) -1 (nil))

;; if (reg.773 < memblock.memory.regions + memblock.memory.cnt * 8)

(insn 335 333 336 arch/arm/mm/init.c:638 discrim 1 (set (reg/f:SI 303)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 336 335 337 arch/arm/mm/init.c:638 discrim 1 (set (reg/f:SI 304)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 337 336 338 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 306)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 304)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) -1 (nil))

(insn 338 337 339 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 305)
        (ashift:SI (reg:SI 306)
            (const_int 3 [0x3]))) -1 (nil))

(insn 339 338 340 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 308)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 303)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

(insn 340 339 341 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 307)
        (plus:SI (reg:SI 308)
            (reg:SI 305))) -1 (nil))

(insn 341 340 342 arch/arm/mm/init.c:638 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 136 [ reg.773 ])
            (reg:SI 307))) -1 (nil))

(jump_insn 342 341 0 arch/arm/mm/init.c:638 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 334)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 43

;; printk (&" = %luMB total\n"[0], num_physpages >> 8);

(insn 344 343 345 arch/arm/mm/init.c:644 (set (reg:SI 309)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116e82a0>)) -1 (nil))

(insn 345 344 346 arch/arm/mm/init.c:644 (set (reg/f:SI 310)
        (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)) -1 (nil))

(insn 346 345 347 arch/arm/mm/init.c:644 (set (reg:SI 312)
        (mem/c/i:SI (reg/f:SI 310) [0 num_physpages+0 S4 A32])) -1 (nil))

(insn 347 346 348 arch/arm/mm/init.c:644 (set (reg:SI 311)
        (lshiftrt:SI (reg:SI 312)
            (const_int 8 [0x8]))) -1 (nil))

(insn 348 347 349 arch/arm/mm/init.c:644 (set (reg:SI 0 r0)
        (reg:SI 309)) -1 (nil))

(insn 349 348 350 arch/arm/mm/init.c:644 (set (reg:SI 1 r1)
        (reg:SI 311)) -1 (nil))

(call_insn 350 349 0 arch/arm/mm/init.c:644 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; D.25815 = (volatile int *) &vm_stat[0].counter;

(insn 351 350 0 include/asm-generic/atomic-long.h:148 (set (reg/f:SI 159 [ D.25815 ])
        (symbol_ref:SI ("vm_stat") [flags 0xc0] <var_decl 0x1119ef00 vm_stat>)) -1 (nil))

;; x ={v} *D.25815;

(insn 352 351 0 include/asm-generic/atomic-long.h:148 (set (reg/v:SI 158 [ x ])
        (mem/v:SI (reg/f:SI 159 [ D.25815 ]) [0 S4 A32])) -1 (nil))

;; printk (&"<5>Memory: %luk/%luk available, %luk reserved, %luK highmem\n"[0], (long unsigned int) MAX_EXPR <x, 0> << 2, free_pages << 2, reserved_pages << 2, totalhigh_pages << 2);

(insn 353 352 354 arch/arm/mm/init.c:646 (set (reg:SI 313)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x110f07e0>)) -1 (nil))

(insn 354 353 355 arch/arm/mm/init.c:646 (set (reg:SI 314)
        (smax:SI (reg/v:SI 158 [ x ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 355 354 356 arch/arm/mm/init.c:646 (set (reg:SI 315)
        (ashift:SI (reg:SI 314)
            (const_int 2 [0x2]))) -1 (nil))

(insn 356 355 357 arch/arm/mm/init.c:646 (set (reg:SI 316)
        (ashift:SI (reg/v:SI 184 [ free_pages ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 357 356 358 arch/arm/mm/init.c:646 (set (reg:SI 317)
        (ashift:SI (reg/v:SI 185 [ reserved_pages ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 358 357 359 arch/arm/mm/init.c:646 (set (reg/f:SI 318)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) -1 (nil))

(insn 359 358 360 arch/arm/mm/init.c:646 (set (reg:SI 320)
        (mem/c/i:SI (reg/f:SI 318) [0 totalhigh_pages+0 S4 A32])) -1 (nil))

(insn 360 359 361 arch/arm/mm/init.c:646 (set (reg:SI 319)
        (ashift:SI (reg:SI 320)
            (const_int 2 [0x2]))) -1 (nil))

(insn 361 360 362 arch/arm/mm/init.c:646 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 319)) -1 (nil))

(insn 362 361 363 arch/arm/mm/init.c:646 (set (reg:SI 0 r0)
        (reg:SI 313)) -1 (nil))

(insn 363 362 364 arch/arm/mm/init.c:646 (set (reg:SI 1 r1)
        (reg:SI 315)) -1 (nil))

(insn 364 363 365 arch/arm/mm/init.c:646 (set (reg:SI 2 r2)
        (reg:SI 316)) -1 (nil))

(insn 365 364 366 arch/arm/mm/init.c:646 (set (reg:SI 3 r3)
        (reg:SI 317)) -1 (nil))

(call_insn 366 365 0 arch/arm/mm/init.c:646 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

;; high_memory.397 = (long unsigned int) high_memory;

(insn 367 366 368 arch/arm/mm/init.c:687 (set (reg/f:SI 321)
        (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>)) -1 (nil))

(insn 368 367 0 arch/arm/mm/init.c:687 (set (reg:SI 187 [ high_memory.397 ])
        (mem/f/c/i:SI (reg/f:SI 321) [0 high_memory+0 S4 A32])) -1 (nil))

;; D.25409 = high_memory.397 + 8388608 & 4286578688;

(insn 369 368 370 arch/arm/mm/init.c:687 (set (reg:SI 322)
        (plus:SI (reg:SI 187 [ high_memory.397 ])
            (const_int 8388608 [0x800000]))) -1 (nil))

(insn 370 369 371 arch/arm/mm/init.c:687 (set (reg:SI 323)
        (lshiftrt:SI (reg:SI 322)
            (const_int 23 [0x17]))) -1 (nil))

(insn 371 370 0 arch/arm/mm/init.c:687 (set (reg:SI 186 [ D.25409 ])
        (ashift:SI (reg:SI 323)
            (const_int 23 [0x17]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 322)
            (const_int -8388608 [0xffffffffff800000]))
        (nil)))

;; printk (&"<5>Virtual kernel memory layout:\n    vector  : 0x%08lx - 0x%08lx   (%4ld kB)\n    fixmap  : 0x%08lx - 0x%08lx   (%4ld kB)\n    DMA     : 0x%08lx - 0x%08lx   (%4ld MB)\n    vmalloc : 0x%08lx - 0x%08lx   (%4ld MB)\n    lowmem  : 0x%08lx - 0x%08lx   (%4ld MB)\n    pkmap   : 0x%08lx - 0x%08lx   (%4ld MB)\n    modules : 0x%08lx - 0x%08lx   (%4ld MB)\n      .text : 0x%p - 0x%p   (%4d kB)\n      .init : 0x%p - 0x%p   (%4d kB)\n      .data : 0x%p - 0x%p   (%4d kB)\n       .bss : 0x%p - 0x%p   (%4d kB)\n"[0], 4294901760, 4294905856, 4, 4293918720, 4294836224, 896, 4278190080, 4292870144, 14, D.25409, 4160749568, 4160749568 - D.25409 >> 20, 3221225472, high_memory.397, high_memory.397 + 1073741824 >> 20, 3219128320, 3221225472, 2, 3204448256, 3219128320, 14, &_text, &_etext, (((int) &_etext + 1023) - (int) &_text) / 1024, &__init_begin, &__init_end, (((int) &__init_end + 1023) - (int) &__init_begin) / 1024, &_sdata, &_edata, (((int) &_edata + 1023) - (int) &_sdata) / 1024, &__bss_start, &__bss_stop, (((int) &__bss_stop + 1023) - (int) &__bss_start) / 1024); [tail call]

(insn 372 371 373 arch/arm/mm/init.c:656 (set (reg:SI 324)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1161bc00>)) -1 (nil))

(insn 373 372 374 arch/arm/mm/init.c:656 (set (reg:SI 325)
        (const_int -1048576 [0xfffffffffff00000])) -1 (nil))

(insn 374 373 375 arch/arm/mm/init.c:656 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 325)) -1 (nil))

(insn 375 374 376 arch/arm/mm/init.c:656 (set (reg:SI 326)
        (const_int -131072 [0xfffffffffffe0000])) -1 (nil))

(insn 376 375 377 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 326)) -1 (nil))

(insn 377 376 378 arch/arm/mm/init.c:656 (set (reg:SI 327)
        (const_int 896 [0x380])) -1 (nil))

(insn 378 377 379 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 327)) -1 (nil))

(insn 379 378 380 arch/arm/mm/init.c:656 (set (reg:SI 328)
        (const_int -16777216 [0xffffffffff000000])) -1 (nil))

(insn 380 379 381 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 328)) -1 (nil))

(insn 381 380 382 arch/arm/mm/init.c:656 (set (reg:SI 329)
        (const_int -2097152 [0xffffffffffe00000])) -1 (nil))

(insn 382 381 383 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 329)) -1 (nil))

(insn 383 382 384 arch/arm/mm/init.c:656 (set (reg:SI 330)
        (const_int 14 [0xe])) -1 (nil))

(insn 384 383 385 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 20 [0x14])) [0 S4 A32])
        (reg:SI 330)) -1 (nil))

(insn 385 384 386 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 24 [0x18])) [0 S4 A32])
        (reg:SI 186 [ D.25409 ])) -1 (nil))

(insn 386 385 387 arch/arm/mm/init.c:656 (set (reg:SI 331)
        (const_int -134217728 [0xfffffffff8000000])) -1 (nil))

(insn 387 386 388 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 28 [0x1c])) [0 S4 A32])
        (reg:SI 331)) -1 (nil))

(insn 388 387 389 arch/arm/mm/init.c:656 (set (reg:SI 332)
        (minus:SI (const_int -134217728 [0xfffffffff8000000])
            (reg:SI 186 [ D.25409 ]))) -1 (nil))

(insn 389 388 390 arch/arm/mm/init.c:656 (set (reg:SI 333)
        (lshiftrt:SI (reg:SI 332)
            (const_int 20 [0x14]))) -1 (nil))

(insn 390 389 391 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 32 [0x20])) [0 S4 A32])
        (reg:SI 333)) -1 (nil))

(insn 391 390 392 arch/arm/mm/init.c:656 (set (reg:SI 334)
        (const_int -1073741824 [0xffffffffc0000000])) -1 (nil))

(insn 392 391 393 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 36 [0x24])) [0 S4 A32])
        (reg:SI 334)) -1 (nil))

(insn 393 392 394 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 40 [0x28])) [0 S4 A32])
        (reg:SI 187 [ high_memory.397 ])) -1 (nil))

(insn 394 393 395 arch/arm/mm/init.c:656 (set (reg:SI 335)
        (plus:SI (reg:SI 187 [ high_memory.397 ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(insn 395 394 396 arch/arm/mm/init.c:656 (set (reg:SI 336)
        (lshiftrt:SI (reg:SI 335)
            (const_int 20 [0x14]))) -1 (nil))

(insn 396 395 397 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 44 [0x2c])) [0 S4 A32])
        (reg:SI 336)) -1 (nil))

(insn 397 396 398 arch/arm/mm/init.c:656 (set (reg:SI 337)
        (const_int -1075838976 [0xffffffffbfe00000])) -1 (nil))

(insn 398 397 399 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 48 [0x30])) [0 S4 A32])
        (reg:SI 337)) -1 (nil))

(insn 399 398 400 arch/arm/mm/init.c:656 (set (reg:SI 338)
        (const_int -1073741824 [0xffffffffc0000000])) -1 (nil))

(insn 400 399 401 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 52 [0x34])) [0 S4 A32])
        (reg:SI 338)) -1 (nil))

(insn 401 400 402 arch/arm/mm/init.c:656 (set (reg:SI 339)
        (const_int 2 [0x2])) -1 (nil))

(insn 402 401 403 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 56 [0x38])) [0 S4 A32])
        (reg:SI 339)) -1 (nil))

(insn 403 402 404 arch/arm/mm/init.c:656 (set (reg:SI 340)
        (const_int -1090519040 [0xffffffffbf000000])) -1 (nil))

(insn 404 403 405 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 60 [0x3c])) [0 S4 A32])
        (reg:SI 340)) -1 (nil))

(insn 405 404 406 arch/arm/mm/init.c:656 (set (reg:SI 341)
        (const_int -1075838976 [0xffffffffbfe00000])) -1 (nil))

(insn 406 405 407 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 64 [0x40])) [0 S4 A32])
        (reg:SI 341)) -1 (nil))

(insn 407 406 408 arch/arm/mm/init.c:656 (set (reg:SI 342)
        (const_int 14 [0xe])) -1 (nil))

(insn 408 407 409 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 68 [0x44])) [0 S4 A32])
        (reg:SI 342)) -1 (nil))

(insn 409 408 410 arch/arm/mm/init.c:656 (set (reg/f:SI 343)
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)) -1 (nil))

(insn 410 409 411 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 72 [0x48])) [0 S4 A32])
        (reg/f:SI 343)) -1 (nil))

(insn 411 410 412 arch/arm/mm/init.c:656 (set (reg/f:SI 344)
        (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)) -1 (nil))

(insn 412 411 413 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 76 [0x4c])) [0 S4 A32])
        (reg/f:SI 344)) -1 (nil))

(insn 413 412 414 arch/arm/mm/init.c:656 (set (reg:SI 346)
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
                (const_int 1023 [0x3ff])))) -1 (nil))

(insn 414 413 415 arch/arm/mm/init.c:656 (set (reg:SI 347)
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)) -1 (nil))

(insn 415 414 416 arch/arm/mm/init.c:656 (set (reg:SI 345)
        (minus:SI (reg:SI 346)
            (reg:SI 347))) -1 (nil))

(insn 416 415 417 arch/arm/mm/init.c:656 (set (reg:SI 349)
        (reg:SI 345)) -1 (nil))

(insn 417 416 418 arch/arm/mm/init.c:656 (set (reg:SI 351)
        (plus:SI (reg:SI 349)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 418 417 419 arch/arm/mm/init.c:656 (set (reg:SI 350)
        (plus:SI (reg:SI 351)
            (const_int 3 [0x3]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 349)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 419 418 420 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 349)
            (const_int 0 [0x0]))) -1 (nil))

(insn 420 419 421 arch/arm/mm/init.c:656 (set (reg:SI 349)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 350)
            (reg:SI 349))) -1 (nil))

(insn 421 420 422 arch/arm/mm/init.c:656 (set (reg:SI 352)
        (ashiftrt:SI (reg:SI 349)
            (const_int 10 [0xa]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 345)
            (const_int 1024 [0x400]))
        (nil)))

(insn 422 421 423 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 80 [0x50])) [0 S4 A32])
        (reg:SI 352)) -1 (nil))

(insn 423 422 424 arch/arm/mm/init.c:656 (set (reg/f:SI 353)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)) -1 (nil))

(insn 424 423 425 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 84 [0x54])) [0 S4 A32])
        (reg/f:SI 353)) -1 (nil))

(insn 425 424 426 arch/arm/mm/init.c:656 (set (reg/f:SI 354)
        (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)) -1 (nil))

(insn 426 425 427 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 88 [0x58])) [0 S4 A32])
        (reg/f:SI 354)) -1 (nil))

(insn 427 426 428 arch/arm/mm/init.c:656 (set (reg:SI 356)
        (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (const_int 1023 [0x3ff])))) -1 (nil))

(insn 428 427 429 arch/arm/mm/init.c:656 (set (reg:SI 357)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)) -1 (nil))

(insn 429 428 430 arch/arm/mm/init.c:656 (set (reg:SI 355)
        (minus:SI (reg:SI 356)
            (reg:SI 357))) -1 (nil))

(insn 430 429 431 arch/arm/mm/init.c:656 (set (reg:SI 359)
        (reg:SI 355)) -1 (nil))

(insn 431 430 432 arch/arm/mm/init.c:656 (set (reg:SI 361)
        (plus:SI (reg:SI 359)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 432 431 433 arch/arm/mm/init.c:656 (set (reg:SI 360)
        (plus:SI (reg:SI 361)
            (const_int 3 [0x3]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 359)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 433 432 434 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 359)
            (const_int 0 [0x0]))) -1 (nil))

(insn 434 433 435 arch/arm/mm/init.c:656 (set (reg:SI 359)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 360)
            (reg:SI 359))) -1 (nil))

(insn 435 434 436 arch/arm/mm/init.c:656 (set (reg:SI 362)
        (ashiftrt:SI (reg:SI 359)
            (const_int 10 [0xa]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 355)
            (const_int 1024 [0x400]))
        (nil)))

(insn 436 435 437 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 92 [0x5c])) [0 S4 A32])
        (reg:SI 362)) -1 (nil))

(insn 437 436 438 arch/arm/mm/init.c:656 (set (reg/f:SI 363)
        (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)) -1 (nil))

(insn 438 437 439 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 96 [0x60])) [0 S4 A32])
        (reg/f:SI 363)) -1 (nil))

(insn 439 438 440 arch/arm/mm/init.c:656 (set (reg/f:SI 364)
        (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)) -1 (nil))

(insn 440 439 441 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 100 [0x64])) [0 S4 A32])
        (reg/f:SI 364)) -1 (nil))

(insn 441 440 442 arch/arm/mm/init.c:656 (set (reg:SI 366)
        (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
                (const_int 1023 [0x3ff])))) -1 (nil))

(insn 442 441 443 arch/arm/mm/init.c:656 (set (reg:SI 367)
        (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)) -1 (nil))

(insn 443 442 444 arch/arm/mm/init.c:656 (set (reg:SI 365)
        (minus:SI (reg:SI 366)
            (reg:SI 367))) -1 (nil))

(insn 444 443 445 arch/arm/mm/init.c:656 (set (reg:SI 369)
        (reg:SI 365)) -1 (nil))

(insn 445 444 446 arch/arm/mm/init.c:656 (set (reg:SI 371)
        (plus:SI (reg:SI 369)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 446 445 447 arch/arm/mm/init.c:656 (set (reg:SI 370)
        (plus:SI (reg:SI 371)
            (const_int 3 [0x3]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 369)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 447 446 448 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 369)
            (const_int 0 [0x0]))) -1 (nil))

(insn 448 447 449 arch/arm/mm/init.c:656 (set (reg:SI 369)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 370)
            (reg:SI 369))) -1 (nil))

(insn 449 448 450 arch/arm/mm/init.c:656 (set (reg:SI 372)
        (ashiftrt:SI (reg:SI 369)
            (const_int 10 [0xa]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 365)
            (const_int 1024 [0x400]))
        (nil)))

(insn 450 449 451 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 104 [0x68])) [0 S4 A32])
        (reg:SI 372)) -1 (nil))

(insn 451 450 452 arch/arm/mm/init.c:656 (set (reg/f:SI 373)
        (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)) -1 (nil))

(insn 452 451 453 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 108 [0x6c])) [0 S4 A32])
        (reg/f:SI 373)) -1 (nil))

(insn 453 452 454 arch/arm/mm/init.c:656 (set (reg/f:SI 374)
        (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)) -1 (nil))

(insn 454 453 455 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 112 [0x70])) [0 S4 A32])
        (reg/f:SI 374)) -1 (nil))

(insn 455 454 456 arch/arm/mm/init.c:656 (set (reg:SI 376)
        (const:SI (plus:SI (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
                (const_int 1023 [0x3ff])))) -1 (nil))

(insn 456 455 457 arch/arm/mm/init.c:656 (set (reg:SI 377)
        (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)) -1 (nil))

(insn 457 456 458 arch/arm/mm/init.c:656 (set (reg:SI 375)
        (minus:SI (reg:SI 376)
            (reg:SI 377))) -1 (nil))

(insn 458 457 459 arch/arm/mm/init.c:656 (set (reg:SI 379)
        (reg:SI 375)) -1 (nil))

(insn 459 458 460 arch/arm/mm/init.c:656 (set (reg:SI 381)
        (plus:SI (reg:SI 379)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 460 459 461 arch/arm/mm/init.c:656 (set (reg:SI 380)
        (plus:SI (reg:SI 381)
            (const_int 3 [0x3]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 379)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 461 460 462 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 379)
            (const_int 0 [0x0]))) -1 (nil))

(insn 462 461 463 arch/arm/mm/init.c:656 (set (reg:SI 379)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 380)
            (reg:SI 379))) -1 (nil))

(insn 463 462 464 arch/arm/mm/init.c:656 (set (reg:SI 382)
        (ashiftrt:SI (reg:SI 379)
            (const_int 10 [0xa]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 375)
            (const_int 1024 [0x400]))
        (nil)))

(insn 464 463 465 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 116 [0x74])) [0 S4 A32])
        (reg:SI 382)) -1 (nil))

(insn 465 464 466 arch/arm/mm/init.c:656 (set (reg:SI 0 r0)
        (reg:SI 324)) -1 (nil))

(insn 466 465 467 arch/arm/mm/init.c:656 (set (reg:SI 1 r1)
        (const_int -65536 [0xffffffffffff0000])) -1 (nil))

(insn 467 466 468 arch/arm/mm/init.c:656 (set (reg:SI 2 r2)
        (const_int -61440 [0xffffffffffff1000])) -1 (nil))

(insn 468 467 469 arch/arm/mm/init.c:656 (set (reg:SI 3 r3)
        (const_int 4 [0x4])) -1 (nil))

(call_insn 469 468 0 arch/arm/mm/init.c:656 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 120 [0x78])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))


;;
;; Full RTL generated for this function:
;;
(note 4 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 4 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 7 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 7 5 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 8 7 9 3 arch/arm/mm/init.c:595 (set (reg/f:SI 193)
        (symbol_ref:SI ("max_mapnr") [flags 0xc0] <var_decl 0x110aed20 max_mapnr>)) -1 (nil))

(insn 9 8 10 3 arch/arm/mm/init.c:595 (set (reg/f:SI 194)
        (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>)) -1 (nil))

(insn 10 9 11 3 arch/arm/mm/init.c:595 (set (reg:SI 196)
        (mem/c/i:SI (reg/f:SI 194) [0 max_pfn+0 S4 A32])) -1 (nil))

(insn 11 10 12 3 arch/arm/mm/init.c:595 (set (reg:SI 195)
        (ashift:SI (reg:SI 196)
            (const_int 5 [0x5]))) -1 (nil))

(insn 12 11 13 3 arch/arm/mm/init.c:595 (set (reg:SI 197)
        (ashiftrt:SI (reg:SI 195)
            (const_int 5 [0x5]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 195)
            (const_int 32 [0x20]))
        (nil)))

(insn 13 12 14 3 arch/arm/mm/init.c:595 (set (mem/c/i:SI (reg/f:SI 193) [0 max_mapnr+0 S4 A32])
        (reg:SI 197)) -1 (nil))

(insn 14 13 15 3 arch/arm/mm/init.c:595 (set (reg:SI 152 [ ivtmp.752 ])
        (const_int 0 [0x0])) -1 (nil))

(insn 15 14 16 3 arch/arm/mm/init.c:487 (set (reg/v:SI 176 [ i ])
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 17 3 arch/arm/mm/init.c:480 (set (reg/v:SI 175 [ prev_bank_end ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 17 16 18 3 arch/arm/mm/init.c:480 (set (pc)
        (label_ref 71)) -1 (nil))
;; End of basic block 3 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 18 17 73)

;; Start of basic block ( 8) -> 4
;; Pred edge  8 [88.9%] 
(code_label 73 18 19 4 45 "" [1 uses])

(note 19 73 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 arch/arm/mm/init.c:584 (set (reg/f:SI 198)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 21 20 22 4 arch/arm/mm/init.c:584 (set (reg:SI 199)
        (plus:SI (reg/f:SI 198)
            (const_int 4 [0x4]))) -1 (nil))

(insn 22 21 23 4 arch/arm/mm/init.c:584 (set (reg/f:SI 151 [ D.26350 ])
        (plus:SI (reg:SI 199)
            (reg:SI 152 [ ivtmp.752 ]))) -1 (nil))

(insn 23 22 24 4 arch/arm/mm/init.c:490 (set (reg:SI 200)
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.26350 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) -1 (nil))

(insn 24 23 25 4 arch/arm/mm/init.c:490 (set (reg/v:SI 174 [ bank_start ])
        (lshiftrt:SI (reg:SI 200)
            (const_int 12 [0xc]))) -1 (nil))

(insn 25 24 26 4 arch/arm/mm/init.c:505 (set (reg:SI 201)
        (and:SI (reg/v:SI 174 [ bank_start ])
            (const_int -1021 [0xfffffffffffffc03]))) -1 (nil))

(insn 26 25 27 4 arch/arm/mm/init.c:505 (set (reg/v:SI 150 [ bank_start.756 ])
        (and:SI (reg:SI 201)
            (const_int -4 [0xfffffffffffffffc]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 174 [ bank_start ])
            (const_int -1024 [0xfffffffffffffc00]))
        (nil)))

(insn 27 26 28 4 arch/arm/mm/init.c:511 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 175 [ prev_bank_end ])
            (reg/v:SI 150 [ bank_start.756 ]))) -1 (nil))

(insn 28 27 29 4 arch/arm/mm/init.c:511 (set (reg:SI 203)
        (ltu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 29 28 30 4 arch/arm/mm/init.c:511 (set (reg:QI 202)
        (subreg:QI (reg:SI 203) 0)) -1 (nil))

(insn 30 29 31 4 arch/arm/mm/init.c:511 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 175 [ prev_bank_end ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 31 30 32 4 arch/arm/mm/init.c:511 (set (reg:SI 205)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 32 31 33 4 arch/arm/mm/init.c:511 (set (reg:QI 204)
        (subreg:QI (reg:SI 205) 0)) -1 (nil))

(insn 33 32 34 4 arch/arm/mm/init.c:511 (set (reg:SI 206)
        (and:SI (subreg:SI (reg:QI 202) 0)
            (subreg:SI (reg:QI 204) 0))) -1 (nil))

(insn 34 33 35 4 arch/arm/mm/init.c:511 (set (reg:QI 207)
        (subreg:QI (reg:SI 206) 0)) -1 (nil))

(insn 35 34 36 4 arch/arm/mm/init.c:511 (set (reg:SI 208)
        (zero_extend:SI (reg:QI 207))) -1 (nil))

(insn 36 35 37 4 arch/arm/mm/init.c:511 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 208)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 37 36 38 4 arch/arm/mm/init.c:511 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 7)

;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 5 arch/arm/mm/init.c:457 (set (reg/f:SI 209)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 40 39 41 5 arch/arm/mm/init.c:457 (set (reg/f:SI 179 [ mem_map.375 ])
        (mem/f/c/i:SI (reg/f:SI 209) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 41 40 42 5 arch/arm/mm/init.c:464 (set (reg:SI 210)
        (ashift:SI (reg/v:SI 175 [ prev_bank_end ])
            (const_int 5 [0x5]))) -1 (nil))

(insn 42 41 43 5 arch/arm/mm/init.c:464 (set (reg:SI 211)
        (plus:SI (reg/f:SI 179 [ mem_map.375 ])
            (reg:SI 210))) -1 (nil))

(insn 43 42 44 5 arch/arm/mm/init.c:464 (set (reg:SI 213)
        (plus:SI (reg:SI 211)
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 44 43 45 5 arch/arm/mm/init.c:464 (set (reg:SI 212)
        (plus:SI (reg:SI 213)
            (const_int 1073741839 [0x4000000f]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 211)
            (const_int 1073745919 [0x40000fff]))
        (nil)))

(insn 45 44 46 5 arch/arm/mm/init.c:464 (set (reg:SI 214)
        (and:SI (reg:SI 212)
            (const_int -4081 [0xfffffffffffff00f]))) -1 (nil))

(insn 46 45 47 5 arch/arm/mm/init.c:464 (set (reg/v:SI 178 [ pg ])
        (and:SI (reg:SI 214)
            (const_int -16 [0xfffffffffffffff0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 212)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

(insn 47 46 48 5 arch/arm/mm/init.c:465 (set (reg:SI 215)
        (ashift:SI (reg/v:SI 150 [ bank_start.756 ])
            (const_int 5 [0x5]))) -1 (nil))

(insn 48 47 49 5 arch/arm/mm/init.c:465 (set (reg:SI 216)
        (plus:SI (reg/f:SI 179 [ mem_map.375 ])
            (reg:SI 215))) -1 (nil))

(insn 49 48 50 5 arch/arm/mm/init.c:465 (set (reg:SI 217)
        (plus:SI (reg:SI 216)
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(insn 50 49 51 5 arch/arm/mm/init.c:465 (set (reg:SI 218)
        (and:SI (reg:SI 217)
            (const_int -4081 [0xfffffffffffff00f]))) -1 (nil))

(insn 51 50 52 5 arch/arm/mm/init.c:465 (set (reg/v:SI 177 [ pgend ])
        (and:SI (reg:SI 218)
            (const_int -16 [0xfffffffffffffff0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 217)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

(insn 52 51 53 5 arch/arm/mm/init.c:471 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 178 [ pg ])
            (reg/v:SI 177 [ pgend ]))) -1 (nil))

(jump_insn 53 52 54 5 arch/arm/mm/init.c:471 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [29.0%]  (fallthru)
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 6 arch/arm/mm/init.c:472 (set (reg:SI 219)
        (minus:SI (reg/v:SI 177 [ pgend ])
            (reg/v:SI 178 [ pg ]))) -1 (nil))

(insn 56 55 57 6 arch/arm/mm/init.c:472 (set (reg:SI 0 r0)
        (reg/v:SI 178 [ pg ])) -1 (nil))

(insn 57 56 58 6 arch/arm/mm/init.c:472 (set (reg:SI 1 r1)
        (reg:SI 219)) -1 (nil))

(call_insn 58 57 59 6 arch/arm/mm/init.c:472 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_bootmem") [flags 0x41] <function_decl 0x11095600 free_bootmem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4 5 6) -> 7
;; Pred edge  4 [50.0%] 
;; Pred edge  5 [71.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 59 58 60 7 44 "" [2 uses])

(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 7 arch/arm/mm/init.c:519 (set (reg:SI 221)
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.26350 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 62 61 63 7 arch/arm/mm/init.c:519 (set (reg:SI 222)
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.26350 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) -1 (nil))

(insn 63 62 64 7 arch/arm/mm/init.c:519 (set (reg:SI 220)
        (plus:SI (reg:SI 221)
            (reg:SI 222))) -1 (nil))

(insn 64 63 65 7 arch/arm/mm/init.c:519 (set (reg:SI 223)
        (lshiftrt:SI (reg:SI 220)
            (const_int 12 [0xc]))) -1 (nil))

(insn 65 64 66 7 arch/arm/mm/init.c:519 (set (reg:SI 225)
        (plus:SI (reg:SI 223)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 66 65 67 7 arch/arm/mm/init.c:519 (set (reg:SI 224)
        (plus:SI (reg:SI 225)
            (const_int 3 [0x3]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 223)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 67 66 68 7 arch/arm/mm/init.c:519 (set (reg:SI 226)
        (and:SI (reg:SI 224)
            (const_int -1021 [0xfffffffffffffc03]))) -1 (nil))

(insn 68 67 69 7 arch/arm/mm/init.c:519 (set (reg/v:SI 175 [ prev_bank_end ])
        (and:SI (reg:SI 226)
            (const_int -4 [0xfffffffffffffffc]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 224)
            (const_int -1024 [0xfffffffffffffc00]))
        (nil)))

(insn 69 68 70 7 arch/arm/mm/init.c:487 (set (reg/v:SI 176 [ i ])
        (plus:SI (reg/v:SI 176 [ i ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 70 69 71 7 arch/arm/mm/init.c:487 (set (reg:SI 152 [ ivtmp.752 ])
        (plus:SI (reg:SI 152 [ ivtmp.752 ])
            (const_int 12 [0xc]))) -1 (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 7) -> 8
;; Pred edge  3 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru,dfs_back)
(code_label 71 70 72 8 43 "" [1 uses])

(note 72 71 74 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 74 72 75 8 arch/arm/mm/init.c:487 discrim 1 (set (reg/f:SI 227)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 75 74 76 8 arch/arm/mm/init.c:487 discrim 1 (set (reg:SI 228)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 227)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) -1 (nil))

(insn 76 75 77 8 arch/arm/mm/init.c:487 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 176 [ i ])
            (reg:SI 228))) -1 (nil))

(jump_insn 77 76 78 8 arch/arm/mm/init.c:487 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 73)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8889 [0x22b9])
        (nil)))
;; End of basic block 8 -> ( 4 9)

;; Succ edge  4 [88.9%] 
;; Succ edge  9 [11.1%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [11.1%]  (fallthru)
(note 78 77 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 9 arch/arm/mm/init.c:600 (set (reg/f:SI 229)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 80 79 81 9 arch/arm/mm/init.c:600 (set (reg:SI 192 [ totalram_pages.389 ])
        (mem/c/i:SI (reg/f:SI 229) [0 totalram_pages+0 S4 A32])) -1 (nil))

(call_insn 81 80 82 9 arch/arm/mm/init.c:600 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("free_all_bootmem") [flags 0x41] <function_decl 0x11095500 free_all_bootmem>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(insn 82 81 83 9 arch/arm/mm/init.c:600 (set (reg:SI 191 [ D.25372 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 83 82 84 9 arch/arm/mm/init.c:600 (set (reg/f:SI 230)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 84 83 85 9 arch/arm/mm/init.c:600 (set (reg:SI 231)
        (plus:SI (reg:SI 191 [ D.25372 ])
            (reg:SI 192 [ totalram_pages.389 ]))) -1 (nil))

(insn 85 84 86 9 arch/arm/mm/init.c:600 (set (mem/c/i:SI (reg/f:SI 230) [0 totalram_pages+0 S4 A32])
        (reg:SI 231)) -1 (nil))

(insn 86 85 87 9 arch/arm/mm/init.c:532 (set (reg/f:SI 232)
        (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>)) -1 (nil))

(insn 87 86 88 9 arch/arm/mm/init.c:532 (set (reg/v:SI 169 [ start ])
        (mem/c/i:SI (reg/f:SI 232) [0 max_low_pfn+0 S4 A32])) -1 (nil))

(insn 88 87 89 9 arch/arm/mm/init.c:536 (set (reg/f:SI 233)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 89 88 90 9 arch/arm/mm/init.c:536 (set (reg/v/f:SI 167 [ mem ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 233)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

(jump_insn 90 89 91 9 arch/arm/mm/init.c:536 (set (pc)
        (label_ref 213)) -1 (nil))
;; End of basic block 9 -> ( 28)

;; Succ edge  28 [100.0%] 

(barrier 91 90 215)

;; Start of basic block ( 28) -> 10
;; Pred edge  28 [91.0%] 
(code_label 215 91 92 10 56 "" [1 uses])

(note 92 215 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 10 include/linux/memblock.h:120 (set (reg:SI 170 [ D.25753 ])
        (mem/s/j:SI (reg/v/f:SI 167 [ mem ]) [0 <variable>.base+0 S4 A32])) -1 (nil))

(insn 94 93 95 10 include/linux/memblock.h:129 (set (reg:SI 235)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ mem ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 95 94 96 10 include/linux/memblock.h:129 (set (reg:SI 234)
        (plus:SI (reg:SI 170 [ D.25753 ])
            (reg:SI 235))) -1 (nil))

(insn 96 95 97 10 include/linux/memblock.h:129 (set (reg/v:SI 148 [ start.759 ])
        (lshiftrt:SI (reg:SI 234)
            (const_int 12 [0xc]))) -1 (nil))

(insn 97 96 98 10 arch/arm/mm/init.c:541 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ start.759 ])
            (reg/v:SI 169 [ start ]))) -1 (nil))

(jump_insn 98 97 99 10 arch/arm/mm/init.c:541 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 210)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 27 11)

;; Succ edge  27 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 99 98 100 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 101 11 include/linux/memblock.h:120 (set (reg:SI 237)
        (plus:SI (reg:SI 170 [ D.25753 ])
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 101 100 102 11 include/linux/memblock.h:120 (set (reg:SI 236)
        (plus:SI (reg:SI 237)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 170 [ D.25753 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 102 101 103 11 include/linux/memblock.h:120 (set (reg/v:SI 149 [ start.758 ])
        (lshiftrt:SI (reg:SI 236)
            (const_int 12 [0xc]))) -1 (nil))

(insn 103 102 104 11 include/linux/memblock.h:120 (parallel [
            (set (reg/v:SI 145 [ start.762 ])
                (umax:SI (reg/v:SI 149 [ start.758 ])
                    (reg/v:SI 169 [ start ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 104 103 105 11 arch/arm/mm/init.c:549 (set (reg/f:SI 238)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 105 104 106 11 arch/arm/mm/init.c:549 (set (reg/v/f:SI 168 [ res ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 238)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) -1 (nil))

(jump_insn 106 105 107 11 arch/arm/mm/init.c:549 (set (pc)
        (label_ref 164)) -1 (nil))
;; End of basic block 11 -> ( 21)

;; Succ edge  21 [100.0%] 

(barrier 107 106 166)

;; Start of basic block ( 21) -> 12
;; Pred edge  21 [95.5%] 
(code_label 166 107 108 12 53 "" [1 uses])

(note 108 166 109 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 12 include/linux/memblock.h:138 (set (reg:SI 171 [ D.25749 ])
        (mem/s/j:SI (reg/v/f:SI 168 [ res ]) [0 <variable>.base+0 S4 A32])) -1 (nil))

(insn 110 109 111 12 include/linux/memblock.h:147 (set (reg:SI 240)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 168 [ res ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 111 110 112 12 include/linux/memblock.h:147 (set (reg:SI 239)
        (plus:SI (reg:SI 171 [ D.25749 ])
            (reg:SI 240))) -1 (nil))

(insn 112 111 113 12 include/linux/memblock.h:147 (set (reg:SI 242)
        (plus:SI (reg:SI 239)
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 113 112 114 12 include/linux/memblock.h:147 (set (reg:SI 241)
        (plus:SI (reg:SI 242)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 239)
            (const_int 4095 [0xfff]))
        (nil)))

(insn 114 113 115 12 include/linux/memblock.h:147 (set (reg/v:SI 146 [ start.761 ])
        (lshiftrt:SI (reg:SI 241)
            (const_int 12 [0xc]))) -1 (nil))

(insn 115 114 116 12 arch/arm/mm/init.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ start.761 ])
            (reg/v:SI 145 [ start.762 ]))) -1 (nil))

(jump_insn 116 115 117 12 arch/arm/mm/init.c:555 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 161)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 20 13)

;; Succ edge  20 [50.0%] 
;; Succ edge  13 [50.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [50.0%]  (fallthru)
(note 117 116 118 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 13 include/linux/memblock.h:138 (set (reg/v:SI 147 [ start.760 ])
        (lshiftrt:SI (reg:SI 171 [ D.25749 ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 119 118 120 13 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 138 [ start.770 ])
                (umax:SI (reg/v:SI 145 [ start.762 ])
                    (reg/v:SI 147 [ start.760 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 120 119 121 13 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 140 [ start.768 ])
                (umin:SI (reg/v:SI 138 [ start.770 ])
                    (reg/v:SI 148 [ start.759 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 121 120 122 13 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 139 [ start.769 ])
                (umin:SI (reg/v:SI 146 [ start.761 ])
                    (reg/v:SI 148 [ start.759 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 122 121 123 13 arch/arm/mm/init.c:563 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ start.768 ])
            (reg/v:SI 145 [ start.762 ]))) -1 (nil))

(jump_insn 123 122 124 13 arch/arm/mm/init.c:563 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 155)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 13 -> ( 14 18)

;; Succ edge  14 [72.0%]  (fallthru)
;; Succ edge  18 [28.0%] 

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [72.0%]  (fallthru)
(note 124 123 125 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 14 arch/arm/mm/init.c:564 (set (reg/f:SI 243)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) -1 (nil))

(insn 126 125 127 14 arch/arm/mm/init.c:564 (set (reg:SI 166 [ totalhigh_pages.382 ])
        (mem/c/i:SI (reg/f:SI 243) [0 totalhigh_pages+0 S4 A32])) -1 (nil))

(insn 127 126 128 14 arch/arm/mm/init.c:564 (set (reg:SI 153 [ ivtmp.734 ])
        (ashift:SI (reg/v:SI 145 [ start.762 ])
            (const_int 5 [0x5]))) -1 (nil))

(insn 128 127 129 14 arch/arm/mm/init.c:564 (set (reg/v:SI 144 [ start.763 ])
        (reg/v:SI 145 [ start.762 ])) -1 (nil))

(jump_insn 129 128 130 14 arch/arm/mm/init.c:564 (set (pc)
        (label_ref 145)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 130 129 147)

;; Start of basic block ( 16) -> 15
;; Pred edge  16 [91.0%] 
(code_label 147 130 131 15 52 "" [1 uses])

(note 131 147 132 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 15 arch/arm/mm/init.c:424 (set (reg/f:SI 244)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 133 132 134 15 arch/arm/mm/init.c:424 (set (reg:SI 245)
        (mem/f/c/i:SI (reg/f:SI 244) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 134 133 135 15 arch/arm/mm/init.c:424 (set (reg/v/f:SI 172 [ page ])
        (plus:SI (reg:SI 245)
            (reg:SI 153 [ ivtmp.734 ]))) -1 (nil))

(insn 135 134 136 15 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) -1 (nil))

(insn 136 135 137 15 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 172 [ page ])) -1 (nil))

(call_insn 137 136 138 15 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 138 137 139 15 include/linux/mm.h:417 (set (reg:SI 246)
        (const_int 1 [0x1])) -1 (nil))

(insn 139 138 140 15 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 172 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 246)) -1 (nil))

(insn 140 139 141 15 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 172 [ page ])) -1 (nil))

(insn 141 140 142 15 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 142 141 143 15 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 143 142 144 15 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 144 [ start.763 ])
        (plus:SI (reg/v:SI 144 [ start.763 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 144 143 145 15 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 153 [ ivtmp.734 ])
        (plus:SI (reg:SI 153 [ ivtmp.734 ])
            (const_int 32 [0x20]))) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru,dfs_back)
(code_label 145 144 146 16 51 "" [1 uses])

(note 146 145 148 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 148 146 149 16 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ start.763 ])
            (reg/v:SI 140 [ start.768 ]))) -1 (nil))

(jump_insn 149 148 150 16 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 16 -> ( 15 17)

;; Succ edge  15 [91.0%] 
;; Succ edge  17 [9.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [9.0%]  (fallthru)
(note 150 149 151 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 151 150 152 17 arch/arm/mm/init.c:564 (set (reg/f:SI 247)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) -1 (nil))

(insn 152 151 153 17 arch/arm/mm/init.c:564 (set (reg:SI 248)
        (minus:SI (reg:SI 166 [ totalhigh_pages.382 ])
            (reg/v:SI 145 [ start.762 ]))) -1 (nil))

(insn 153 152 154 17 arch/arm/mm/init.c:564 (set (reg:SI 249)
        (plus:SI (reg:SI 248)
            (reg/v:SI 144 [ start.763 ]))) -1 (nil))

(insn 154 153 155 17 arch/arm/mm/init.c:564 (set (mem/c/i:SI (reg/f:SI 247) [0 totalhigh_pages+0 S4 A32])
        (reg:SI 249)) -1 (nil))
;; End of basic block 17 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 13 17) -> 18
;; Pred edge  13 [28.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 155 154 156 18 50 "" [1 uses])

(note 156 155 157 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 157 156 158 18 arch/arm/mm/init.c:567 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ start.769 ])
            (reg/v:SI 148 [ start.759 ]))) -1 (nil))

(jump_insn 158 157 159 18 arch/arm/mm/init.c:567 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 210)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 18 -> ( 27 19)

;; Succ edge  27 [4.5%] 
;; Succ edge  19 [95.5%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [95.5%]  (fallthru)
(note 159 158 160 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 160 159 161 19 arch/arm/mm/init.c:567 (set (reg/v:SI 145 [ start.762 ])
        (reg/v:SI 139 [ start.769 ])) -1 (nil))
;; End of basic block 19 -> ( 20)

;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 12 19) -> 20
;; Pred edge  12 [50.0%] 
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 161 160 162 20 49 "" [1 uses])

(note 162 161 163 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 164 20 arch/arm/mm/init.c:549 (set (reg/v/f:SI 168 [ res ])
        (plus:SI (reg/v/f:SI 168 [ res ])
            (const_int 8 [0x8]))) -1 (nil))
;; End of basic block 20 -> ( 21)

;; Succ edge  21 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 20) -> 21
;; Pred edge  11 [100.0%] 
;; Pred edge  20 [100.0%]  (fallthru,dfs_back)
(code_label 164 163 165 21 48 "" [1 uses])

(note 165 164 167 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 167 165 168 21 arch/arm/mm/init.c:549 discrim 1 (set (reg/f:SI 250)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 168 167 169 21 arch/arm/mm/init.c:549 discrim 1 (set (reg/f:SI 251)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 169 168 170 21 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 253)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 251)
                (const_int 20 [0x14])) [0 memblock.reserved.cnt+0 S4 A32])) -1 (nil))

(insn 170 169 171 21 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 252)
        (ashift:SI (reg:SI 253)
            (const_int 3 [0x3]))) -1 (nil))

(insn 171 170 172 21 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 255)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 250)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) -1 (nil))

(insn 172 171 173 21 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 254)
        (plus:SI (reg:SI 255)
            (reg:SI 252))) -1 (nil))

(insn 173 172 174 21 arch/arm/mm/init.c:549 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 168 [ res ])
            (reg:SI 254))) -1 (nil))

(jump_insn 174 173 175 21 arch/arm/mm/init.c:549 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 166)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 21 -> ( 12 22)

;; Succ edge  12 [95.5%] 
;; Succ edge  22 [4.5%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; Pred edge  21 [4.5%]  (fallthru)
(note 175 174 176 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 176 175 177 22 arch/arm/mm/init.c:549 discrim 1 (set (reg/v:SI 137 [ start.772 ])
        (reg/v:SI 145 [ start.762 ])) -1 (nil))

(insn 177 176 178 22 arch/arm/mm/init.c:549 discrim 1 (set (reg/v:SI 143 [ start.764 ])
        (reg/v:SI 145 [ start.762 ])) -1 (nil))

(insn 178 177 179 22 arch/arm/mm/init.c:572 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ start.764 ])
            (reg/v:SI 148 [ start.759 ]))) -1 (nil))

(jump_insn 179 178 180 22 arch/arm/mm/init.c:572 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 210)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2628 [0xa44])
        (nil)))
;; End of basic block 22 -> ( 23 27)

;; Succ edge  23 [73.7%]  (fallthru)
;; Succ edge  27 [26.3%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [73.7%]  (fallthru)
(note 180 179 181 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 23 arch/arm/mm/init.c:573 (set (reg/f:SI 256)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) -1 (nil))

(insn 182 181 183 23 arch/arm/mm/init.c:573 (set (reg:SI 142 [ totalhigh_pages.765 ])
        (mem/c/i:SI (reg/f:SI 256) [0 totalhigh_pages+0 S4 A32])) -1 (nil))

(insn 183 182 184 23 arch/arm/mm/init.c:573 (set (reg:SI 154 [ ivtmp.722 ])
        (ashift:SI (reg/v:SI 137 [ start.772 ])
            (const_int 5 [0x5]))) -1 (nil))

(jump_insn 184 183 185 23 arch/arm/mm/init.c:573 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 23 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 185 184 202)

;; Start of basic block ( 25) -> 24
;; Pred edge  25 [91.0%] 
(code_label 202 185 186 24 55 "" [1 uses])

(note 186 202 187 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 24 arch/arm/mm/init.c:424 (set (reg/f:SI 257)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 188 187 189 24 arch/arm/mm/init.c:424 (set (reg:SI 258)
        (mem/f/c/i:SI (reg/f:SI 257) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 189 188 190 24 arch/arm/mm/init.c:424 (set (reg/v/f:SI 173 [ page ])
        (plus:SI (reg:SI 258)
            (reg:SI 154 [ ivtmp.722 ]))) -1 (nil))

(insn 190 189 191 24 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) -1 (nil))

(insn 191 190 192 24 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 173 [ page ])) -1 (nil))

(call_insn 192 191 193 24 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 193 192 194 24 include/linux/mm.h:417 (set (reg:SI 259)
        (const_int 1 [0x1])) -1 (nil))

(insn 194 193 195 24 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 173 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 259)) -1 (nil))

(insn 195 194 196 24 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 173 [ page ])) -1 (nil))

(insn 196 195 197 24 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 197 196 198 24 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 198 197 199 24 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 145 [ start.762 ])
        (plus:SI (reg/v:SI 145 [ start.762 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 199 198 200 24 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 154 [ ivtmp.722 ])
        (plus:SI (reg:SI 154 [ ivtmp.722 ])
            (const_int 32 [0x20]))) -1 (nil))
;; End of basic block 24 -> ( 25)

;; Succ edge  25 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 23 24) -> 25
;; Pred edge  23 [100.0%] 
;; Pred edge  24 [100.0%]  (fallthru,dfs_back)
(code_label 200 199 201 25 54 "" [1 uses])

(note 201 200 203 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 203 201 204 25 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ start.762 ])
            (reg/v:SI 148 [ start.759 ]))) -1 (nil))

(jump_insn 204 203 205 25 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 202)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 25 -> ( 24 26)

;; Succ edge  24 [91.0%] 
;; Succ edge  26 [9.0%]  (fallthru)

;; Start of basic block ( 25) -> 26
;; Pred edge  25 [9.0%]  (fallthru)
(note 205 204 206 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 206 205 207 26 arch/arm/mm/init.c:573 (set (reg/f:SI 260)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) -1 (nil))

(insn 207 206 208 26 arch/arm/mm/init.c:573 (set (reg:SI 261)
        (plus:SI (reg/v:SI 148 [ start.759 ])
            (reg:SI 142 [ totalhigh_pages.765 ]))) -1 (nil))

(insn 208 207 209 26 arch/arm/mm/init.c:573 (set (reg:SI 262)
        (minus:SI (reg:SI 261)
            (reg/v:SI 137 [ start.772 ]))) -1 (nil))

(insn 209 208 210 26 arch/arm/mm/init.c:573 (set (mem/c/i:SI (reg/f:SI 260) [0 totalhigh_pages+0 S4 A32])
        (reg:SI 262)) -1 (nil))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 10 22 26 18) -> 27
;; Pred edge  10 [50.0%] 
;; Pred edge  22 [26.3%] 
;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  18 [4.5%] 
(code_label 210 209 211 27 47 "" [3 uses])

(note 211 210 212 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 212 211 213 27 arch/arm/mm/init.c:536 (set (reg/v/f:SI 167 [ mem ])
        (plus:SI (reg/v/f:SI 167 [ mem ])
            (const_int 8 [0x8]))) -1 (nil))
;; End of basic block 27 -> ( 28)

;; Succ edge  28 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 9 27) -> 28
;; Pred edge  9 [100.0%] 
;; Pred edge  27 [100.0%]  (fallthru,dfs_back)
(code_label 213 212 214 28 46 "" [1 uses])

(note 214 213 216 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 216 214 217 28 arch/arm/mm/init.c:536 discrim 1 (set (reg/f:SI 263)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 217 216 218 28 arch/arm/mm/init.c:536 discrim 1 (set (reg/f:SI 264)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 218 217 219 28 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 266)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 264)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) -1 (nil))

(insn 219 218 220 28 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 265)
        (ashift:SI (reg:SI 266)
            (const_int 3 [0x3]))) -1 (nil))

(insn 220 219 221 28 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 268)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 263)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

(insn 221 220 222 28 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 267)
        (plus:SI (reg:SI 268)
            (reg:SI 265))) -1 (nil))

(insn 222 221 223 28 arch/arm/mm/init.c:536 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 167 [ mem ])
            (reg:SI 267))) -1 (nil))

(jump_insn 223 222 224 28 arch/arm/mm/init.c:536 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 215)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 28 -> ( 10 29)

;; Succ edge  10 [91.0%] 
;; Succ edge  29 [9.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [9.0%]  (fallthru)
(note 224 223 225 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 226 29 arch/arm/mm/init.c:575 (set (reg/f:SI 269)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 226 225 227 29 arch/arm/mm/init.c:575 (set (reg/f:SI 270)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) -1 (nil))

(insn 227 226 228 29 arch/arm/mm/init.c:575 (set (reg/f:SI 271)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) -1 (nil))

(insn 228 227 229 29 arch/arm/mm/init.c:575 (set (reg:SI 272)
        (mem/c/i:SI (reg/f:SI 270) [0 totalhigh_pages+0 S4 A32])) -1 (nil))

(insn 229 228 230 29 arch/arm/mm/init.c:575 (set (reg:SI 273)
        (mem/c/i:SI (reg/f:SI 271) [0 totalram_pages+0 S4 A32])) -1 (nil))

(insn 230 229 231 29 arch/arm/mm/init.c:575 (set (reg:SI 274)
        (plus:SI (reg:SI 272)
            (reg:SI 273))) -1 (nil))

(insn 231 230 232 29 arch/arm/mm/init.c:575 (set (mem/c/i:SI (reg/f:SI 269) [0 totalram_pages+0 S4 A32])
        (reg:SI 274)) -1 (nil))

(insn 232 231 233 29 arch/arm/mm/init.c:612 discrim 1 (set (reg/f:SI 275)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 233 232 234 29 arch/arm/mm/init.c:612 discrim 1 (set (reg:SI 188 [ D.25389 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 275)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) -1 (nil))

(insn 234 233 235 29 arch/arm/mm/init.c:620 (set (reg/f:SI 276)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 235 234 236 29 arch/arm/mm/init.c:620 (set (reg/f:SI 189 [ mem_map.392 ])
        (mem/f/c/i:SI (reg/f:SI 276) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 236 235 237 29 arch/arm/mm/init.c:620 (set (reg:SI 156 [ ivtmp.710 ])
        (const_int 0 [0x0])) -1 (nil))

(insn 237 236 238 29 arch/arm/mm/init.c:612 (set (reg/v:SI 183 [ i ])
        (const_int 0 [0x0])) -1 (nil))

(insn 238 237 239 29 arch/arm/mm/init.c:610 (set (reg/v:SI 184 [ free_pages ])
        (const_int 0 [0x0])) -1 (nil))

(insn 239 238 240 29 arch/arm/mm/init.c:610 (set (reg/v:SI 185 [ reserved_pages ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 240 239 241 29 arch/arm/mm/init.c:612 (set (pc)
        (label_ref 295)) -1 (nil))
;; End of basic block 29 -> ( 40)

;; Succ edge  40 [100.0%] 

(barrier 241 240 297)

;; Start of basic block ( 40) -> 30
;; Pred edge  40 [91.0%] 
(code_label 297 241 242 30 63 "" [1 uses])

(note 242 297 243 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 244 30 arch/arm/mm/init.c:584 (set (reg/f:SI 277)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 244 243 245 30 arch/arm/mm/init.c:584 (set (reg:SI 278)
        (plus:SI (reg/f:SI 277)
            (const_int 4 [0x4]))) -1 (nil))

(insn 245 244 246 30 arch/arm/mm/init.c:584 (set (reg/f:SI 155 [ D.26304 ])
        (plus:SI (reg:SI 278)
            (reg:SI 156 [ ivtmp.710 ]))) -1 (nil))

(insn 246 245 247 30 arch/arm/mm/init.c:617 (set (reg:SI 190 [ D.25376 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 155 [ D.26304 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) -1 (nil))

(insn 247 246 248 30 arch/arm/mm/init.c:620 (set (reg:SI 279)
        (lshiftrt:SI (reg:SI 190 [ D.25376 ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 248 247 249 30 arch/arm/mm/init.c:620 (set (reg:SI 280)
        (ashift:SI (reg:SI 279)
            (const_int 5 [0x5]))) -1 (nil))

(insn 249 248 250 30 arch/arm/mm/init.c:620 (set (reg/v/f:SI 182 [ page ])
        (plus:SI (reg/f:SI 189 [ mem_map.392 ])
            (reg:SI 280))) -1 (nil))

(insn 250 249 251 30 arch/arm/mm/init.c:621 (set (reg:SI 282)
        (mem/s/j:SI (plus:SI (reg/f:SI 155 [ D.26304 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 251 250 252 30 arch/arm/mm/init.c:621 (set (reg:SI 281)
        (plus:SI (reg:SI 190 [ D.25376 ])
            (reg:SI 282))) -1 (nil))

(insn 252 251 253 30 arch/arm/mm/init.c:621 (set (reg:SI 283)
        (lshiftrt:SI (reg:SI 281)
            (const_int 12 [0xc]))) -1 (nil))

(insn 253 252 254 30 arch/arm/mm/init.c:621 (set (reg:SI 284)
        (ashift:SI (reg:SI 283)
            (const_int 5 [0x5]))) -1 (nil))

(insn 254 253 289 30 arch/arm/mm/init.c:621 (set (reg/v/f:SI 181 [ end ])
        (plus:SI (reg/f:SI 189 [ mem_map.392 ])
            (reg:SI 284))) -1 (nil))
;; End of basic block 30 -> ( 31)

;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 30 38) -> 31
;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  38 [86.0%]  (dfs_back)
(code_label 289 254 255 31 62 "" [1 uses])

(note 255 289 256 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 256 255 257 31 include/linux/page-flags.h:207 (set (reg/f:SI 164 [ D.25779 ])
        (reg/v/f:SI 182 [ page ])) -1 (nil))

(insn 257 256 258 31 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 165 [ D.25775 ])
        (mem/v:SI (reg/f:SI 164 [ D.25779 ]) [0 S4 A32])) -1 (nil))

(insn 258 257 259 31 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 285)
        (and:SI (reg:SI 165 [ D.25775 ])
            (const_int 1024 [0x400]))) -1 (nil))

(insn 259 258 260 31 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 285)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 260 259 261 31 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 31 -> ( 32 33)

;; Succ edge  32 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 31) -> 32
;; Pred edge  31 [50.0%]  (fallthru)
(note 261 260 262 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 262 261 263 32 arch/arm/mm/init.c:625 (set (reg/v:SI 185 [ reserved_pages ])
        (plus:SI (reg/v:SI 185 [ reserved_pages ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 263 262 264 32 arch/arm/mm/init.c:625 (set (pc)
        (label_ref 286)) -1 (nil))
;; End of basic block 32 -> ( 38)

;; Succ edge  38 [100.0%] 

(barrier 264 263 265)

;; Start of basic block ( 31) -> 33
;; Pred edge  31 [50.0%] 
(code_label 265 264 266 33 58 "" [1 uses])

(note 266 265 267 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 33 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 162 [ D.25790 ])
        (mem/v:SI (reg/f:SI 164 [ D.25779 ]) [0 S4 A32])) -1 (nil))

(insn 268 267 269 33 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 286)
        (and:SI (reg:SI 162 [ D.25790 ])
            (const_int 32768 [0x8000]))) -1 (nil))

(insn 269 268 270 33 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 286)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 270 269 271 33 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 33 -> ( 35 34)

;; Succ edge  35 [0.0%] 
;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; Pred edge  33 [100.0%]  (fallthru)
(note 271 270 272 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 272 271 273 34 include/linux/mm.h:356 (set (reg/v/f:SI 141 [ page.767 ])
        (reg/v/f:SI 182 [ page ])) -1 (nil))

(jump_insn 273 272 274 34 include/linux/mm.h:356 (set (pc)
        (label_ref 278)) -1 (nil))
;; End of basic block 34 -> ( 36)

;; Succ edge  36 [100.0%] 

(barrier 274 273 275)

;; Start of basic block ( 33) -> 35
;; Pred edge  33 [0.0%] 
(code_label 275 274 276 35 60 "" [1 uses])

(note 276 275 277 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 277 276 278 35 include/linux/mm.h:355 (set (reg/v/f:SI 141 [ page.767 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 182 [ page ])
                (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32])) -1 (nil))
;; End of basic block 35 -> ( 36)

;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 34 35) -> 36
;; Pred edge  34 [100.0%] 
;; Pred edge  35 [100.0%]  (fallthru)
(code_label 278 277 279 36 61 "" [1 uses])

(note 279 278 280 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 281 36 include/linux/mm.h:376 (set (reg/f:SI 161 [ D.25795 ])
        (plus:SI (reg/v/f:SI 141 [ page.767 ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 281 280 282 36 include/linux/mm.h:376 (set (reg:SI 163 [ D.25786 ])
        (mem/v:SI (reg/f:SI 161 [ D.25795 ]) [0 S4 A32])) -1 (nil))

(insn 282 281 283 36 arch/arm/mm/init.c:626 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ D.25786 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 283 282 284 36 arch/arm/mm/init.c:626 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 286)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 36 -> ( 37 38)

;; Succ edge  37 [50.0%]  (fallthru)
;; Succ edge  38 [50.0%] 

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [50.0%]  (fallthru)
(note 284 283 285 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 285 284 286 37 arch/arm/mm/init.c:627 (set (reg/v:SI 184 [ free_pages ])
        (plus:SI (reg/v:SI 184 [ free_pages ])
            (const_int 1 [0x1]))) -1 (nil))
;; End of basic block 37 -> ( 38)

;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 32 36 37) -> 38
;; Pred edge  32 [100.0%] 
;; Pred edge  36 [50.0%] 
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 286 285 287 38 59 "" [2 uses])

(note 287 286 288 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 288 287 290 38 arch/arm/mm/init.c:628 (set (reg/v/f:SI 182 [ page ])
        (plus:SI (reg/v/f:SI 182 [ page ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 290 288 291 38 arch/arm/mm/init.c:629 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 182 [ page ])
            (reg/v/f:SI 181 [ end ]))) -1 (nil))

(jump_insn 291 290 292 38 arch/arm/mm/init.c:629 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 289)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))
;; End of basic block 38 -> ( 31 39)

;; Succ edge  31 [86.0%]  (dfs_back)
;; Succ edge  39 [14.0%]  (fallthru)

;; Start of basic block ( 38) -> 39
;; Pred edge  38 [14.0%]  (fallthru)
(note 292 291 293 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 293 292 294 39 arch/arm/mm/init.c:612 (set (reg/v:SI 183 [ i ])
        (plus:SI (reg/v:SI 183 [ i ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 294 293 295 39 arch/arm/mm/init.c:612 (set (reg:SI 156 [ ivtmp.710 ])
        (plus:SI (reg:SI 156 [ ivtmp.710 ])
            (const_int 12 [0xc]))) -1 (nil))
;; End of basic block 39 -> ( 40)

;; Succ edge  40 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 29 39) -> 40
;; Pred edge  29 [100.0%] 
;; Pred edge  39 [100.0%]  (fallthru,dfs_back)
(code_label 295 294 296 40 57 "" [1 uses])

(note 296 295 298 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 298 296 299 40 arch/arm/mm/init.c:612 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 183 [ i ])
            (reg:SI 188 [ D.25389 ]))) -1 (nil))

(jump_insn 299 298 300 40 arch/arm/mm/init.c:612 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 297)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 40 -> ( 30 41)

;; Succ edge  30 [91.0%] 
;; Succ edge  41 [9.0%]  (fallthru)

;; Start of basic block ( 40) -> 41
;; Pred edge  40 [9.0%]  (fallthru)
(note 300 299 301 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 301 300 302 41 arch/arm/mm/init.c:636 (set (reg:SI 287)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116e6fc0>)) -1 (nil))

(insn 302 301 303 41 arch/arm/mm/init.c:636 (set (reg:SI 0 r0)
        (reg:SI 287)) -1 (nil))

(call_insn 303 302 304 41 arch/arm/mm/init.c:636 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 304 303 305 41 arch/arm/mm/init.c:637 (set (reg/f:SI 288)
        (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)) -1 (nil))

(insn 305 304 306 41 arch/arm/mm/init.c:637 (set (reg:SI 289)
        (const_int 0 [0x0])) -1 (nil))

(insn 306 305 307 41 arch/arm/mm/init.c:637 (set (mem/c/i:SI (reg/f:SI 288) [0 num_physpages+0 S4 A32])
        (reg:SI 289)) -1 (nil))

(insn 307 306 308 41 arch/arm/mm/init.c:637 (set (reg/f:SI 290)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 308 307 309 41 arch/arm/mm/init.c:637 (set (reg:SI 157 [ ivtmp.692 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 290)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

(jump_insn 309 308 310 41 arch/arm/mm/init.c:638 (set (pc)
        (label_ref 330)) -1 (nil))
;; End of basic block 41 -> ( 43)

;; Succ edge  43 [100.0%] 

(barrier 310 309 334)

;; Start of basic block ( 43) -> 42
;; Pred edge  43 [0.0%] 
(code_label 334 310 311 42 65 "" [1 uses])

(note 311 334 312 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 312 311 313 42 include/linux/memblock.h:129 (set (reg:SI 160 [ D.25802 ])
        (mem/s/j:SI (plus:SI (reg:SI 157 [ ivtmp.692 ])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.base+0 S4 A32])) -1 (nil))

(insn 313 312 314 42 arch/arm/mm/init.c:640 (set (reg:SI 292)
        (mem/s/j:SI (plus:SI (reg:SI 157 [ ivtmp.692 ])
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 314 313 315 42 arch/arm/mm/init.c:640 (set (reg:SI 291)
        (plus:SI (reg:SI 160 [ D.25802 ])
            (reg:SI 292))) -1 (nil))

(insn 315 314 316 42 arch/arm/mm/init.c:640 (set (reg:SI 293)
        (lshiftrt:SI (reg:SI 291)
            (const_int 12 [0xc]))) -1 (nil))

(insn 316 315 317 42 arch/arm/mm/init.c:640 (set (reg:SI 295)
        (plus:SI (reg:SI 160 [ D.25802 ])
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 317 316 318 42 arch/arm/mm/init.c:640 (set (reg:SI 294)
        (plus:SI (reg:SI 295)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 160 [ D.25802 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 318 317 319 42 arch/arm/mm/init.c:640 (set (reg:SI 296)
        (lshiftrt:SI (reg:SI 294)
            (const_int 12 [0xc]))) -1 (nil))

(insn 319 318 320 42 arch/arm/mm/init.c:640 (set (reg/v:SI 180 [ pages ])
        (minus:SI (reg:SI 293)
            (reg:SI 296))) -1 (nil))

(insn 320 319 321 42 arch/arm/mm/init.c:641 (set (reg/f:SI 297)
        (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)) -1 (nil))

(insn 321 320 322 42 arch/arm/mm/init.c:641 (set (reg/f:SI 298)
        (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)) -1 (nil))

(insn 322 321 323 42 arch/arm/mm/init.c:641 (set (reg:SI 299)
        (mem/c/i:SI (reg/f:SI 298) [0 num_physpages+0 S4 A32])) -1 (nil))

(insn 323 322 324 42 arch/arm/mm/init.c:641 (set (reg:SI 300)
        (plus:SI (reg/v:SI 180 [ pages ])
            (reg:SI 299))) -1 (nil))

(insn 324 323 325 42 arch/arm/mm/init.c:641 (set (mem/c/i:SI (reg/f:SI 297) [0 num_physpages+0 S4 A32])
        (reg:SI 300)) -1 (nil))

(insn 325 324 326 42 arch/arm/mm/init.c:642 (set (reg:SI 301)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x116e5440>)) -1 (nil))

(insn 326 325 327 42 arch/arm/mm/init.c:642 (set (reg:SI 302)
        (lshiftrt:SI (reg/v:SI 180 [ pages ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 327 326 328 42 arch/arm/mm/init.c:642 (set (reg:SI 0 r0)
        (reg:SI 301)) -1 (nil))

(insn 328 327 329 42 arch/arm/mm/init.c:642 (set (reg:SI 1 r1)
        (reg:SI 302)) -1 (nil))

(call_insn 329 328 330 42 arch/arm/mm/init.c:642 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 42 -> ( 43)

;; Succ edge  43 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 41 42) -> 43
;; Pred edge  41 [100.0%] 
;; Pred edge  42 [100.0%]  (fallthru,dfs_back)
(code_label 330 329 331 43 64 "" [1 uses])

(note 331 330 332 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 332 331 333 43 arch/arm/mm/init.c:642 (set (reg/v/f:SI 136 [ reg.773 ])
        (reg:SI 157 [ ivtmp.692 ])) -1 (nil))

(insn 333 332 335 43 arch/arm/mm/init.c:642 (set (reg:SI 157 [ ivtmp.692 ])
        (plus:SI (reg:SI 157 [ ivtmp.692 ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 335 333 336 43 arch/arm/mm/init.c:638 discrim 1 (set (reg/f:SI 303)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 336 335 337 43 arch/arm/mm/init.c:638 discrim 1 (set (reg/f:SI 304)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 337 336 338 43 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 306)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 304)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) -1 (nil))

(insn 338 337 339 43 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 305)
        (ashift:SI (reg:SI 306)
            (const_int 3 [0x3]))) -1 (nil))

(insn 339 338 340 43 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 308)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 303)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

(insn 340 339 341 43 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 307)
        (plus:SI (reg:SI 308)
            (reg:SI 305))) -1 (nil))

(insn 341 340 342 43 arch/arm/mm/init.c:638 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 136 [ reg.773 ])
            (reg:SI 307))) -1 (nil))

(jump_insn 342 341 343 43 arch/arm/mm/init.c:638 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 334)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 43 -> ( 42 44)

;; Succ edge  42 [0.0%] 
;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [100.0%]  (fallthru)
(note 343 342 344 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 344 343 345 44 arch/arm/mm/init.c:644 (set (reg:SI 309)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116e82a0>)) -1 (nil))

(insn 345 344 346 44 arch/arm/mm/init.c:644 (set (reg/f:SI 310)
        (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)) -1 (nil))

(insn 346 345 347 44 arch/arm/mm/init.c:644 (set (reg:SI 312)
        (mem/c/i:SI (reg/f:SI 310) [0 num_physpages+0 S4 A32])) -1 (nil))

(insn 347 346 348 44 arch/arm/mm/init.c:644 (set (reg:SI 311)
        (lshiftrt:SI (reg:SI 312)
            (const_int 8 [0x8]))) -1 (nil))

(insn 348 347 349 44 arch/arm/mm/init.c:644 (set (reg:SI 0 r0)
        (reg:SI 309)) -1 (nil))

(insn 349 348 350 44 arch/arm/mm/init.c:644 (set (reg:SI 1 r1)
        (reg:SI 311)) -1 (nil))

(call_insn 350 349 351 44 arch/arm/mm/init.c:644 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 351 350 352 44 include/asm-generic/atomic-long.h:148 (set (reg/f:SI 159 [ D.25815 ])
        (symbol_ref:SI ("vm_stat") [flags 0xc0] <var_decl 0x1119ef00 vm_stat>)) -1 (nil))

(insn 352 351 353 44 include/asm-generic/atomic-long.h:148 (set (reg/v:SI 158 [ x ])
        (mem/v:SI (reg/f:SI 159 [ D.25815 ]) [0 S4 A32])) -1 (nil))

(insn 353 352 354 44 arch/arm/mm/init.c:646 (set (reg:SI 313)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x110f07e0>)) -1 (nil))

(insn 354 353 355 44 arch/arm/mm/init.c:646 (set (reg:SI 314)
        (smax:SI (reg/v:SI 158 [ x ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 355 354 356 44 arch/arm/mm/init.c:646 (set (reg:SI 315)
        (ashift:SI (reg:SI 314)
            (const_int 2 [0x2]))) -1 (nil))

(insn 356 355 357 44 arch/arm/mm/init.c:646 (set (reg:SI 316)
        (ashift:SI (reg/v:SI 184 [ free_pages ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 357 356 358 44 arch/arm/mm/init.c:646 (set (reg:SI 317)
        (ashift:SI (reg/v:SI 185 [ reserved_pages ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 358 357 359 44 arch/arm/mm/init.c:646 (set (reg/f:SI 318)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) -1 (nil))

(insn 359 358 360 44 arch/arm/mm/init.c:646 (set (reg:SI 320)
        (mem/c/i:SI (reg/f:SI 318) [0 totalhigh_pages+0 S4 A32])) -1 (nil))

(insn 360 359 361 44 arch/arm/mm/init.c:646 (set (reg:SI 319)
        (ashift:SI (reg:SI 320)
            (const_int 2 [0x2]))) -1 (nil))

(insn 361 360 362 44 arch/arm/mm/init.c:646 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 319)) -1 (nil))

(insn 362 361 363 44 arch/arm/mm/init.c:646 (set (reg:SI 0 r0)
        (reg:SI 313)) -1 (nil))

(insn 363 362 364 44 arch/arm/mm/init.c:646 (set (reg:SI 1 r1)
        (reg:SI 315)) -1 (nil))

(insn 364 363 365 44 arch/arm/mm/init.c:646 (set (reg:SI 2 r2)
        (reg:SI 316)) -1 (nil))

(insn 365 364 366 44 arch/arm/mm/init.c:646 (set (reg:SI 3 r3)
        (reg:SI 317)) -1 (nil))

(call_insn 366 365 367 44 arch/arm/mm/init.c:646 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 367 366 368 44 arch/arm/mm/init.c:687 (set (reg/f:SI 321)
        (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>)) -1 (nil))

(insn 368 367 369 44 arch/arm/mm/init.c:687 (set (reg:SI 187 [ high_memory.397 ])
        (mem/f/c/i:SI (reg/f:SI 321) [0 high_memory+0 S4 A32])) -1 (nil))

(insn 369 368 370 44 arch/arm/mm/init.c:687 (set (reg:SI 322)
        (plus:SI (reg:SI 187 [ high_memory.397 ])
            (const_int 8388608 [0x800000]))) -1 (nil))

(insn 370 369 371 44 arch/arm/mm/init.c:687 (set (reg:SI 323)
        (lshiftrt:SI (reg:SI 322)
            (const_int 23 [0x17]))) -1 (nil))

(insn 371 370 372 44 arch/arm/mm/init.c:687 (set (reg:SI 186 [ D.25409 ])
        (ashift:SI (reg:SI 323)
            (const_int 23 [0x17]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 322)
            (const_int -8388608 [0xffffffffff800000]))
        (nil)))

(insn 372 371 373 44 arch/arm/mm/init.c:656 (set (reg:SI 324)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1161bc00>)) -1 (nil))

(insn 373 372 374 44 arch/arm/mm/init.c:656 (set (reg:SI 325)
        (const_int -1048576 [0xfffffffffff00000])) -1 (nil))

(insn 374 373 375 44 arch/arm/mm/init.c:656 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 325)) -1 (nil))

(insn 375 374 376 44 arch/arm/mm/init.c:656 (set (reg:SI 326)
        (const_int -131072 [0xfffffffffffe0000])) -1 (nil))

(insn 376 375 377 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 326)) -1 (nil))

(insn 377 376 378 44 arch/arm/mm/init.c:656 (set (reg:SI 327)
        (const_int 896 [0x380])) -1 (nil))

(insn 378 377 379 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 327)) -1 (nil))

(insn 379 378 380 44 arch/arm/mm/init.c:656 (set (reg:SI 328)
        (const_int -16777216 [0xffffffffff000000])) -1 (nil))

(insn 380 379 381 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 328)) -1 (nil))

(insn 381 380 382 44 arch/arm/mm/init.c:656 (set (reg:SI 329)
        (const_int -2097152 [0xffffffffffe00000])) -1 (nil))

(insn 382 381 383 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 329)) -1 (nil))

(insn 383 382 384 44 arch/arm/mm/init.c:656 (set (reg:SI 330)
        (const_int 14 [0xe])) -1 (nil))

(insn 384 383 385 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 20 [0x14])) [0 S4 A32])
        (reg:SI 330)) -1 (nil))

(insn 385 384 386 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 24 [0x18])) [0 S4 A32])
        (reg:SI 186 [ D.25409 ])) -1 (nil))

(insn 386 385 387 44 arch/arm/mm/init.c:656 (set (reg:SI 331)
        (const_int -134217728 [0xfffffffff8000000])) -1 (nil))

(insn 387 386 388 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 28 [0x1c])) [0 S4 A32])
        (reg:SI 331)) -1 (nil))

(insn 388 387 389 44 arch/arm/mm/init.c:656 (set (reg:SI 332)
        (minus:SI (const_int -134217728 [0xfffffffff8000000])
            (reg:SI 186 [ D.25409 ]))) -1 (nil))

(insn 389 388 390 44 arch/arm/mm/init.c:656 (set (reg:SI 333)
        (lshiftrt:SI (reg:SI 332)
            (const_int 20 [0x14]))) -1 (nil))

(insn 390 389 391 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 32 [0x20])) [0 S4 A32])
        (reg:SI 333)) -1 (nil))

(insn 391 390 392 44 arch/arm/mm/init.c:656 (set (reg:SI 334)
        (const_int -1073741824 [0xffffffffc0000000])) -1 (nil))

(insn 392 391 393 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 36 [0x24])) [0 S4 A32])
        (reg:SI 334)) -1 (nil))

(insn 393 392 394 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 40 [0x28])) [0 S4 A32])
        (reg:SI 187 [ high_memory.397 ])) -1 (nil))

(insn 394 393 395 44 arch/arm/mm/init.c:656 (set (reg:SI 335)
        (plus:SI (reg:SI 187 [ high_memory.397 ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(insn 395 394 396 44 arch/arm/mm/init.c:656 (set (reg:SI 336)
        (lshiftrt:SI (reg:SI 335)
            (const_int 20 [0x14]))) -1 (nil))

(insn 396 395 397 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 44 [0x2c])) [0 S4 A32])
        (reg:SI 336)) -1 (nil))

(insn 397 396 398 44 arch/arm/mm/init.c:656 (set (reg:SI 337)
        (const_int -1075838976 [0xffffffffbfe00000])) -1 (nil))

(insn 398 397 399 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 48 [0x30])) [0 S4 A32])
        (reg:SI 337)) -1 (nil))

(insn 399 398 400 44 arch/arm/mm/init.c:656 (set (reg:SI 338)
        (const_int -1073741824 [0xffffffffc0000000])) -1 (nil))

(insn 400 399 401 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 52 [0x34])) [0 S4 A32])
        (reg:SI 338)) -1 (nil))

(insn 401 400 402 44 arch/arm/mm/init.c:656 (set (reg:SI 339)
        (const_int 2 [0x2])) -1 (nil))

(insn 402 401 403 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 56 [0x38])) [0 S4 A32])
        (reg:SI 339)) -1 (nil))

(insn 403 402 404 44 arch/arm/mm/init.c:656 (set (reg:SI 340)
        (const_int -1090519040 [0xffffffffbf000000])) -1 (nil))

(insn 404 403 405 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 60 [0x3c])) [0 S4 A32])
        (reg:SI 340)) -1 (nil))

(insn 405 404 406 44 arch/arm/mm/init.c:656 (set (reg:SI 341)
        (const_int -1075838976 [0xffffffffbfe00000])) -1 (nil))

(insn 406 405 407 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 64 [0x40])) [0 S4 A32])
        (reg:SI 341)) -1 (nil))

(insn 407 406 408 44 arch/arm/mm/init.c:656 (set (reg:SI 342)
        (const_int 14 [0xe])) -1 (nil))

(insn 408 407 409 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 68 [0x44])) [0 S4 A32])
        (reg:SI 342)) -1 (nil))

(insn 409 408 410 44 arch/arm/mm/init.c:656 (set (reg/f:SI 343)
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)) -1 (nil))

(insn 410 409 411 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 72 [0x48])) [0 S4 A32])
        (reg/f:SI 343)) -1 (nil))

(insn 411 410 412 44 arch/arm/mm/init.c:656 (set (reg/f:SI 344)
        (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)) -1 (nil))

(insn 412 411 413 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 76 [0x4c])) [0 S4 A32])
        (reg/f:SI 344)) -1 (nil))

(insn 413 412 414 44 arch/arm/mm/init.c:656 (set (reg:SI 346)
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
                (const_int 1023 [0x3ff])))) -1 (nil))

(insn 414 413 415 44 arch/arm/mm/init.c:656 (set (reg:SI 347)
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)) -1 (nil))

(insn 415 414 416 44 arch/arm/mm/init.c:656 (set (reg:SI 345)
        (minus:SI (reg:SI 346)
            (reg:SI 347))) -1 (nil))

(insn 416 415 417 44 arch/arm/mm/init.c:656 (set (reg:SI 349)
        (reg:SI 345)) -1 (nil))

(insn 417 416 418 44 arch/arm/mm/init.c:656 (set (reg:SI 351)
        (plus:SI (reg:SI 349)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 418 417 419 44 arch/arm/mm/init.c:656 (set (reg:SI 350)
        (plus:SI (reg:SI 351)
            (const_int 3 [0x3]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 349)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 419 418 420 44 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 349)
            (const_int 0 [0x0]))) -1 (nil))

(insn 420 419 421 44 arch/arm/mm/init.c:656 (set (reg:SI 349)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 350)
            (reg:SI 349))) -1 (nil))

(insn 421 420 422 44 arch/arm/mm/init.c:656 (set (reg:SI 352)
        (ashiftrt:SI (reg:SI 349)
            (const_int 10 [0xa]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 345)
            (const_int 1024 [0x400]))
        (nil)))

(insn 422 421 423 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 80 [0x50])) [0 S4 A32])
        (reg:SI 352)) -1 (nil))

(insn 423 422 424 44 arch/arm/mm/init.c:656 (set (reg/f:SI 353)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)) -1 (nil))

(insn 424 423 425 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 84 [0x54])) [0 S4 A32])
        (reg/f:SI 353)) -1 (nil))

(insn 425 424 426 44 arch/arm/mm/init.c:656 (set (reg/f:SI 354)
        (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)) -1 (nil))

(insn 426 425 427 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 88 [0x58])) [0 S4 A32])
        (reg/f:SI 354)) -1 (nil))

(insn 427 426 428 44 arch/arm/mm/init.c:656 (set (reg:SI 356)
        (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (const_int 1023 [0x3ff])))) -1 (nil))

(insn 428 427 429 44 arch/arm/mm/init.c:656 (set (reg:SI 357)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)) -1 (nil))

(insn 429 428 430 44 arch/arm/mm/init.c:656 (set (reg:SI 355)
        (minus:SI (reg:SI 356)
            (reg:SI 357))) -1 (nil))

(insn 430 429 431 44 arch/arm/mm/init.c:656 (set (reg:SI 359)
        (reg:SI 355)) -1 (nil))

(insn 431 430 432 44 arch/arm/mm/init.c:656 (set (reg:SI 361)
        (plus:SI (reg:SI 359)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 432 431 433 44 arch/arm/mm/init.c:656 (set (reg:SI 360)
        (plus:SI (reg:SI 361)
            (const_int 3 [0x3]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 359)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 433 432 434 44 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 359)
            (const_int 0 [0x0]))) -1 (nil))

(insn 434 433 435 44 arch/arm/mm/init.c:656 (set (reg:SI 359)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 360)
            (reg:SI 359))) -1 (nil))

(insn 435 434 436 44 arch/arm/mm/init.c:656 (set (reg:SI 362)
        (ashiftrt:SI (reg:SI 359)
            (const_int 10 [0xa]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 355)
            (const_int 1024 [0x400]))
        (nil)))

(insn 436 435 437 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 92 [0x5c])) [0 S4 A32])
        (reg:SI 362)) -1 (nil))

(insn 437 436 438 44 arch/arm/mm/init.c:656 (set (reg/f:SI 363)
        (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)) -1 (nil))

(insn 438 437 439 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 96 [0x60])) [0 S4 A32])
        (reg/f:SI 363)) -1 (nil))

(insn 439 438 440 44 arch/arm/mm/init.c:656 (set (reg/f:SI 364)
        (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)) -1 (nil))

(insn 440 439 441 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 100 [0x64])) [0 S4 A32])
        (reg/f:SI 364)) -1 (nil))

(insn 441 440 442 44 arch/arm/mm/init.c:656 (set (reg:SI 366)
        (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
                (const_int 1023 [0x3ff])))) -1 (nil))

(insn 442 441 443 44 arch/arm/mm/init.c:656 (set (reg:SI 367)
        (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)) -1 (nil))

(insn 443 442 444 44 arch/arm/mm/init.c:656 (set (reg:SI 365)
        (minus:SI (reg:SI 366)
            (reg:SI 367))) -1 (nil))

(insn 444 443 445 44 arch/arm/mm/init.c:656 (set (reg:SI 369)
        (reg:SI 365)) -1 (nil))

(insn 445 444 446 44 arch/arm/mm/init.c:656 (set (reg:SI 371)
        (plus:SI (reg:SI 369)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 446 445 447 44 arch/arm/mm/init.c:656 (set (reg:SI 370)
        (plus:SI (reg:SI 371)
            (const_int 3 [0x3]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 369)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 447 446 448 44 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 369)
            (const_int 0 [0x0]))) -1 (nil))

(insn 448 447 449 44 arch/arm/mm/init.c:656 (set (reg:SI 369)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 370)
            (reg:SI 369))) -1 (nil))

(insn 449 448 450 44 arch/arm/mm/init.c:656 (set (reg:SI 372)
        (ashiftrt:SI (reg:SI 369)
            (const_int 10 [0xa]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 365)
            (const_int 1024 [0x400]))
        (nil)))

(insn 450 449 451 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 104 [0x68])) [0 S4 A32])
        (reg:SI 372)) -1 (nil))

(insn 451 450 452 44 arch/arm/mm/init.c:656 (set (reg/f:SI 373)
        (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)) -1 (nil))

(insn 452 451 453 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 108 [0x6c])) [0 S4 A32])
        (reg/f:SI 373)) -1 (nil))

(insn 453 452 454 44 arch/arm/mm/init.c:656 (set (reg/f:SI 374)
        (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)) -1 (nil))

(insn 454 453 455 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 112 [0x70])) [0 S4 A32])
        (reg/f:SI 374)) -1 (nil))

(insn 455 454 456 44 arch/arm/mm/init.c:656 (set (reg:SI 376)
        (const:SI (plus:SI (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
                (const_int 1023 [0x3ff])))) -1 (nil))

(insn 456 455 457 44 arch/arm/mm/init.c:656 (set (reg:SI 377)
        (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)) -1 (nil))

(insn 457 456 458 44 arch/arm/mm/init.c:656 (set (reg:SI 375)
        (minus:SI (reg:SI 376)
            (reg:SI 377))) -1 (nil))

(insn 458 457 459 44 arch/arm/mm/init.c:656 (set (reg:SI 379)
        (reg:SI 375)) -1 (nil))

(insn 459 458 460 44 arch/arm/mm/init.c:656 (set (reg:SI 381)
        (plus:SI (reg:SI 379)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 460 459 461 44 arch/arm/mm/init.c:656 (set (reg:SI 380)
        (plus:SI (reg:SI 381)
            (const_int 3 [0x3]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 379)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 461 460 462 44 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 379)
            (const_int 0 [0x0]))) -1 (nil))

(insn 462 461 463 44 arch/arm/mm/init.c:656 (set (reg:SI 379)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 380)
            (reg:SI 379))) -1 (nil))

(insn 463 462 464 44 arch/arm/mm/init.c:656 (set (reg:SI 382)
        (ashiftrt:SI (reg:SI 379)
            (const_int 10 [0xa]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 375)
            (const_int 1024 [0x400]))
        (nil)))

(insn 464 463 465 44 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 116 [0x74])) [0 S4 A32])
        (reg:SI 382)) -1 (nil))

(insn 465 464 466 44 arch/arm/mm/init.c:656 (set (reg:SI 0 r0)
        (reg:SI 324)) -1 (nil))

(insn 466 465 467 44 arch/arm/mm/init.c:656 (set (reg:SI 1 r1)
        (const_int -65536 [0xffffffffffff0000])) -1 (nil))

(insn 467 466 468 44 arch/arm/mm/init.c:656 (set (reg:SI 2 r2)
        (const_int -61440 [0xffffffffffff1000])) -1 (nil))

(insn 468 467 469 44 arch/arm/mm/init.c:656 (set (reg:SI 3 r3)
        (const_int 4 [0x4])) -1 (nil))

(call_insn 469 468 474 44 arch/arm/mm/init.c:656 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 120 [0x78])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 44 -> ( 45)

;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 44) -> 45
;; Pred edge  44 [100.0%]  (fallthru)
(note 474 469 471 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(jump_insn 471 474 472 45 arch/arm/mm/init.c:730 (set (pc)
        (label_ref 473)) -1 (nil))
;; End of basic block 45 -> ( 47)

;; Succ edge  47 [100.0%] 

(barrier 472 471 470)

;; Start of basic block () -> 46
(code_label 470 472 475 46 42 "" [0 uses])

(note 475 470 473 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 46 -> ( 47)

;; Succ edge  47 [100.0%]  (fallthru)

;; Start of basic block ( 45 46) -> 47
;; Pred edge  45 [100.0%] 
;; Pred edge  46 [100.0%]  (fallthru)
(code_label 473 475 476 47 66 "" [1 uses])

(note 476 473 0 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 47 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function bootmem_init (bootmem_init)[0:1354] (unlikely executed)

Partition 0: size 12 align 4
	zone_size, offset 0
Partition 1: size 12 align 4
	zhole_size, offset 0

;; Generating RTL for gimple basic block 2

;; D.25862 = meminfo.nr_banks;

(insn 5 4 6 arch/arm/mm/init.c:144 discrim 1 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 6 5 0 arch/arm/mm/init.c:144 discrim 1 (set (reg:SI 156 [ D.25862 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) -1 (nil))

;; ivtmp.847 = (unsigned int) &meminfo.bank[0].highmem;

(insn 7 6 8 arch/arm/mm/init.c:144 discrim 1 (set (reg/f:SI 162)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 8 7 9 arch/arm/mm/init.c:144 discrim 1 (set (reg:SI 163)
        (plus:SI (reg/f:SI 162)
            (const_int 4 [0x4]))) -1 (nil))

(insn 9 8 0 arch/arm/mm/init.c:144 discrim 1 (set (reg:SI 140 [ ivtmp.847 ])
        (plus:SI (reg:SI 163)
            (const_int 12 [0xc]))) -1 (nil))

;; max_high.851 = 0;

(insn 10 9 0 arch/arm/mm/init.c:142 (set (reg/v:SI 136 [ max_high.851 ])
        (const_int 0 [0x0])) -1 (nil))

;; max_low.852 = 0;

(insn 11 10 0 arch/arm/mm/init.c:142 (set (reg/v:SI 135 [ max_low.852 ])
        (const_int 0 [0x0])) -1 (nil))

;; min = 4294967295;

(insn 12 11 0 arch/arm/mm/init.c:141 (set (reg/v:SI 160 [ min ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; i = 0;

(insn 13 12 0 arch/arm/mm/init.c:144 (set (reg/v:SI 157 [ i ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 3

;; D.25868 = MEM[index: ivtmp.847, offset: 4294967288];

(insn 17 16 0 arch/arm/mm/init.c:148 (set (reg:SI 155 [ D.25868 ])
        (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.847 ])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.start+0 S4 A32])) -1 (nil))

;; min.848 = D.25868 >> 12;

(insn 18 17 0 arch/arm/mm/init.c:148 (set (reg/v:SI 139 [ min.848 ])
        (lshiftrt:SI (reg:SI 155 [ D.25868 ])
            (const_int 12 [0xc]))) -1 (nil))

;; max_high = MEM[index: ivtmp.847, offset: 4294967292] + D.25868 >> 12;

(insn 19 18 20 arch/arm/mm/init.c:149 (set (reg:SI 165)
        (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.847 ])
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 20 19 21 arch/arm/mm/init.c:149 (set (reg:SI 164)
        (plus:SI (reg:SI 155 [ D.25868 ])
            (reg:SI 165))) -1 (nil))

(insn 21 20 0 arch/arm/mm/init.c:149 (set (reg/v:SI 158 [ max_high ])
        (lshiftrt:SI (reg:SI 164)
            (const_int 12 [0xc]))) -1 (nil))

;; min = MIN_EXPR <min, min.848>;

(insn 22 21 0 arch/arm/mm/init.c:149 (parallel [
            (set (reg/v:SI 160 [ min ])
                (umin:SI (reg/v:SI 160 [ min ])
                    (reg/v:SI 139 [ min.848 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; max_high.851 = MAX_EXPR <max_high.851, max_high>;

(insn 23 22 0 arch/arm/mm/init.c:149 (parallel [
            (set (reg/v:SI 136 [ max_high.851 ])
                (umax:SI (reg/v:SI 136 [ max_high.851 ])
                    (reg/v:SI 158 [ max_high ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; if (MEM[index: ivtmp.847] != 0)

(insn 24 23 25 arch/arm/mm/init.c:155 (set (reg:SI 166)
        (mem/s/j:SI (reg:SI 140 [ ivtmp.847 ]) [0 <variable>.highmem+0 S4 A32])) -1 (nil))

(insn 25 24 26 arch/arm/mm/init.c:155 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 26 25 0 arch/arm/mm/init.c:155 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 4

;; max_low.852 = MAX_EXPR <max_low.852, max_high>;

(insn 28 27 0 arch/arm/mm/init.c:155 (parallel [
            (set (reg/v:SI 135 [ max_low.852 ])
                (umax:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 158 [ max_high ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 29 28 30 73 "" [0 uses])

(note 30 29 0 NOTE_INSN_BASIC_BLOCK)

;; i = i + 1;

(insn 31 30 0 arch/arm/mm/init.c:144 (set (reg/v:SI 157 [ i ])
        (plus:SI (reg/v:SI 157 [ i ])
            (const_int 1 [0x1]))) -1 (nil))

;; ivtmp.847 = ivtmp.847 + 12;

(insn 32 31 0 arch/arm/mm/init.c:144 (set (reg:SI 140 [ ivtmp.847 ])
        (plus:SI (reg:SI 140 [ ivtmp.847 ])
            (const_int 12 [0xc]))) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 33 32 34 72 "" [0 uses])

(note 34 33 0 NOTE_INSN_BASIC_BLOCK)

;; if (i < D.25862)

(insn 36 34 37 arch/arm/mm/init.c:144 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 157 [ i ])
            (reg:SI 156 [ D.25862 ]))) -1 (nil))

(jump_insn 37 36 0 arch/arm/mm/init.c:144 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 7

;; D.25910 = max_low.852 - min;

(insn 39 38 0 arch/arm/mm/init.c:174 (set (reg:SI 146 [ D.25910 ])
        (minus:SI (reg/v:SI 135 [ max_low.852 ])
            (reg/v:SI 160 [ min ]))) -1 (nil))

;; boot_pages = bootmem_bootmap_pages (D.25910);

(insn 40 39 41 arch/arm/mm/init.c:174 (set (reg:SI 0 r0)
        (reg:SI 146 [ D.25910 ])) -1 (nil))

(call_insn 41 40 42 arch/arm/mm/init.c:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("bootmem_bootmap_pages") [flags 0x41] <function_decl 0x11095280 bootmem_bootmap_pages>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 42 41 0 arch/arm/mm/init.c:174 (set (reg/v:SI 149 [ boot_pages ])
        (reg:SI 0 r0)) -1 (nil))

;; D.25908 = max_low.852 << 12;

(insn 43 42 0 arch/arm/mm/init.c:175 (set (reg:SI 147 [ D.25908 ])
        (ashift:SI (reg/v:SI 135 [ max_low.852 ])
            (const_int 12 [0xc]))) -1 (nil))

;; bitmap = memblock_alloc_base (boot_pages << 12, 32, D.25908);

(insn 44 43 45 arch/arm/mm/init.c:175 (set (reg:SI 167)
        (ashift:SI (reg/v:SI 149 [ boot_pages ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 45 44 46 arch/arm/mm/init.c:175 (set (reg:SI 0 r0)
        (reg:SI 167)) -1 (nil))

(insn 46 45 47 arch/arm/mm/init.c:175 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) -1 (nil))

(insn 47 46 48 arch/arm/mm/init.c:175 (set (reg:SI 2 r2)
        (reg:SI 147 [ D.25908 ])) -1 (nil))

(call_insn 48 47 49 arch/arm/mm/init.c:175 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_alloc_base") [flags 0x41] <function_decl 0x113f7900 memblock_alloc_base>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 49 48 0 arch/arm/mm/init.c:175 (set (reg/v:SI 150 [ bitmap ])
        (reg:SI 0 r0)) -1 (nil))

;; init_bootmem_node (&contig_page_data, bitmap >> 12, min, max_low.852);

(insn 50 49 51 arch/arm/mm/init.c:184 (set (reg:SI 168)
        (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c25120 contig_page_data>)) -1 (nil))

(insn 51 50 52 arch/arm/mm/init.c:184 (set (reg:SI 169)
        (lshiftrt:SI (reg/v:SI 150 [ bitmap ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 52 51 53 arch/arm/mm/init.c:184 (set (reg:SI 0 r0)
        (reg:SI 168)) -1 (nil))

(insn 53 52 54 arch/arm/mm/init.c:184 (set (reg:SI 1 r1)
        (reg:SI 169)) -1 (nil))

(insn 54 53 55 arch/arm/mm/init.c:184 (set (reg:SI 2 r2)
        (reg/v:SI 160 [ min ])) -1 (nil))

(insn 55 54 56 arch/arm/mm/init.c:184 (set (reg:SI 3 r3)
        (reg/v:SI 135 [ max_low.852 ])) -1 (nil))

(call_insn 56 55 0 arch/arm/mm/init.c:184 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("init_bootmem_node") [flags 0x41] <function_decl 0x11095300 init_bootmem_node>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

;; reg = memblock.memory.regions;

(insn 57 56 58 arch/arm/mm/init.c:187 (set (reg/f:SI 170)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 58 57 0 arch/arm/mm/init.c:187 (set (reg/v/f:SI 148 [ reg ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 170)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

;; Generating RTL for gimple basic block 8

;; D.25891 = MEM[base: reg];

(insn 62 61 0 include/linux/memblock.h:120 (set (reg:SI 153 [ D.25891 ])
        (mem/s/j:SI (reg/v/f:SI 148 [ reg ]) [0 <variable>.base+0 S4 A32])) -1 (nil))

;; start = D.25891 + 4095 >> 12;

(insn 63 62 64 include/linux/memblock.h:120 (set (reg:SI 172)
        (plus:SI (reg:SI 153 [ D.25891 ])
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 64 63 65 include/linux/memblock.h:120 (set (reg:SI 171)
        (plus:SI (reg:SI 172)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 153 [ D.25891 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 65 64 0 include/linux/memblock.h:120 (set (reg/v:SI 151 [ start ])
        (lshiftrt:SI (reg:SI 171)
            (const_int 12 [0xc]))) -1 (nil))

;; max_low = MEM[base: reg, offset: 4] + D.25891 >> 12;

(insn 66 65 67 include/linux/memblock.h:129 (set (reg:SI 174)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 148 [ reg ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 67 66 68 include/linux/memblock.h:129 (set (reg:SI 173)
        (plus:SI (reg:SI 153 [ D.25891 ])
            (reg:SI 174))) -1 (nil))

(insn 68 67 0 include/linux/memblock.h:129 (set (reg/v:SI 159 [ max_low ])
        (lshiftrt:SI (reg:SI 173)
            (const_int 12 [0xc]))) -1 (nil))

;; max_low.853 = MIN_EXPR <max_low.852, max_low>;

(insn 69 68 0 include/linux/memblock.h:129 (parallel [
            (set (reg/v:SI 134 [ max_low.853 ])
                (umin:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 159 [ max_low ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; if (start >= max_low.853)

(insn 70 69 71 arch/arm/mm/init.c:193 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ start ])
            (reg/v:SI 134 [ max_low.853 ]))) -1 (nil))

(jump_insn 71 70 0 arch/arm/mm/init.c:193 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))

;; Generating RTL for gimple basic block 9

;; free_bootmem (start << 12, max_low.853 - start << 12);

(insn 73 72 74 arch/arm/mm/init.c:196 (set (reg:SI 175)
        (ashift:SI (reg/v:SI 151 [ start ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 74 73 75 arch/arm/mm/init.c:196 (set (reg:SI 176)
        (minus:SI (reg/v:SI 134 [ max_low.853 ])
            (reg/v:SI 151 [ start ]))) -1 (nil))

(insn 75 74 76 arch/arm/mm/init.c:196 (set (reg:SI 177)
        (ashift:SI (reg:SI 176)
            (const_int 12 [0xc]))) -1 (nil))

(insn 76 75 77 arch/arm/mm/init.c:196 (set (reg:SI 0 r0)
        (reg:SI 175)) -1 (nil))

(insn 77 76 78 arch/arm/mm/init.c:196 (set (reg:SI 1 r1)
        (reg:SI 177)) -1 (nil))

(call_insn 78 77 0 arch/arm/mm/init.c:196 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_bootmem") [flags 0x41] <function_decl 0x11095600 free_bootmem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; reg = reg + 8;

(insn 79 78 0 arch/arm/mm/init.c:187 (set (reg/v/f:SI 148 [ reg ])
        (plus:SI (reg/v/f:SI 148 [ reg ])
            (const_int 8 [0x8]))) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 80 79 81 75 "" [0 uses])

(note 81 80 0 NOTE_INSN_BASIC_BLOCK)

;; if (reg < memblock.memory.regions + memblock.memory.cnt * 8)

(insn 83 81 84 arch/arm/mm/init.c:187 discrim 1 (set (reg/f:SI 178)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 84 83 85 arch/arm/mm/init.c:187 discrim 1 (set (reg/f:SI 179)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 85 84 86 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 181)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 179)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) -1 (nil))

(insn 86 85 87 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 180)
        (ashift:SI (reg:SI 181)
            (const_int 3 [0x3]))) -1 (nil))

(insn 87 86 88 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 183)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 178)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

(insn 88 87 89 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 182)
        (plus:SI (reg:SI 183)
            (reg:SI 180))) -1 (nil))

(insn 89 88 90 arch/arm/mm/init.c:187 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 148 [ reg ])
            (reg:SI 182))) -1 (nil))

(jump_insn 90 89 0 arch/arm/mm/init.c:187 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 82)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))

;; Generating RTL for gimple basic block 11

;; 

(code_label 91 90 92 76 "" [0 uses])

(note 92 91 0 NOTE_INSN_BASIC_BLOCK)

;; reg.849 = memblock.reserved.regions;

(insn 93 92 94 arch/arm/mm/init.c:200 (set (reg/f:SI 184)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 94 93 0 arch/arm/mm/init.c:200 (set (reg/v/f:SI 138 [ reg.849 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 184)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; D.25887 = MEM[base: reg.849];

(insn 98 97 0 include/linux/memblock.h:138 (set (reg:SI 154 [ D.25887 ])
        (mem/s/j:SI (reg/v/f:SI 138 [ reg.849 ]) [0 <variable>.base+0 S4 A32])) -1 (nil))

;; start = D.25887 >> 12;

(insn 99 98 0 include/linux/memblock.h:138 (set (reg/v:SI 152 [ start ])
        (lshiftrt:SI (reg:SI 154 [ D.25887 ])
            (const_int 12 [0xc]))) -1 (nil))

;; max_low.850 = (D.25887 + MEM[base: reg.849, offset: 4]) + 4095 >> 12;

(insn 100 99 101 include/linux/memblock.h:147 (set (reg:SI 186)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ reg.849 ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 101 100 102 include/linux/memblock.h:147 (set (reg:SI 185)
        (plus:SI (reg:SI 154 [ D.25887 ])
            (reg:SI 186))) -1 (nil))

(insn 102 101 103 include/linux/memblock.h:147 (set (reg:SI 188)
        (plus:SI (reg:SI 185)
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 103 102 104 include/linux/memblock.h:147 (set (reg:SI 187)
        (plus:SI (reg:SI 188)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 185)
            (const_int 4095 [0xfff]))
        (nil)))

(insn 104 103 0 include/linux/memblock.h:147 (set (reg/v:SI 137 [ max_low.850 ])
        (lshiftrt:SI (reg:SI 187)
            (const_int 12 [0xc]))) -1 (nil))

;; max_low.854 = MIN_EXPR <max_low.852, max_low.850>;

(insn 105 104 0 include/linux/memblock.h:147 (parallel [
            (set (reg/v:SI 133 [ max_low.854 ])
                (umin:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 137 [ max_low.850 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; if (start >= max_low.854)

(insn 106 105 107 arch/arm/mm/init.c:206 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ start ])
            (reg/v:SI 133 [ max_low.854 ]))) -1 (nil))

(jump_insn 107 106 0 arch/arm/mm/init.c:206 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))

;; Generating RTL for gimple basic block 13

;; reserve_bootmem (start << 12, max_low.854 - start << 12, 0);

(insn 109 108 110 arch/arm/mm/init.c:209 (set (reg:SI 189)
        (ashift:SI (reg/v:SI 152 [ start ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 110 109 111 arch/arm/mm/init.c:209 (set (reg:SI 190)
        (minus:SI (reg/v:SI 133 [ max_low.854 ])
            (reg/v:SI 152 [ start ]))) -1 (nil))

(insn 111 110 112 arch/arm/mm/init.c:209 (set (reg:SI 191)
        (ashift:SI (reg:SI 190)
            (const_int 12 [0xc]))) -1 (nil))

(insn 112 111 113 arch/arm/mm/init.c:209 (set (reg:SI 0 r0)
        (reg:SI 189)) -1 (nil))

(insn 113 112 114 arch/arm/mm/init.c:209 (set (reg:SI 1 r1)
        (reg:SI 191)) -1 (nil))

(insn 114 113 115 arch/arm/mm/init.c:209 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 115 114 0 arch/arm/mm/init.c:209 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("reserve_bootmem") [flags 0x41] <function_decl 0x11095700 reserve_bootmem>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; reg.849 = reg.849 + 8;

(insn 116 115 0 arch/arm/mm/init.c:200 (set (reg/v/f:SI 138 [ reg.849 ])
        (plus:SI (reg/v/f:SI 138 [ reg.849 ])
            (const_int 8 [0x8]))) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 117 116 118 78 "" [0 uses])

(note 118 117 0 NOTE_INSN_BASIC_BLOCK)

;; if (reg.849 < memblock.reserved.regions + memblock.reserved.cnt * 8)

(insn 120 118 121 arch/arm/mm/init.c:200 discrim 1 (set (reg/f:SI 192)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 121 120 122 arch/arm/mm/init.c:200 discrim 1 (set (reg/f:SI 193)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 122 121 123 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 195)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 193)
                (const_int 20 [0x14])) [0 memblock.reserved.cnt+0 S4 A32])) -1 (nil))

(insn 123 122 124 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 194)
        (ashift:SI (reg:SI 195)
            (const_int 3 [0x3]))) -1 (nil))

(insn 124 123 125 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 197)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 192)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) -1 (nil))

(insn 125 124 126 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 196)
        (plus:SI (reg:SI 197)
            (reg:SI 194))) -1 (nil))

(insn 126 125 127 arch/arm/mm/init.c:200 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 138 [ reg.849 ])
            (reg:SI 196))) -1 (nil))

(jump_insn 127 126 0 arch/arm/mm/init.c:200 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 119)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))

;; Generating RTL for gimple basic block 15

;; 

(code_label 128 127 129 79 "" [0 uses])

(note 129 128 0 NOTE_INSN_BASIC_BLOCK)

;; __memzero (&zone_size, 12);

(insn 130 129 131 arch/arm/mm/init.c:249 discrim 1 (set (reg:SI 198)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

(insn 131 130 132 arch/arm/mm/init.c:249 discrim 1 (set (reg:SI 0 r0)
        (reg:SI 198)) -1 (nil))

(insn 132 131 133 arch/arm/mm/init.c:249 discrim 1 (set (reg:SI 1 r1)
        (const_int 12 [0xc])) -1 (nil))

(call_insn 133 132 0 arch/arm/mm/init.c:249 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10b7d080 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; zone_size[0] = D.25910;

(insn 134 133 0 arch/arm/mm/init.c:256 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 zone_size+0 S4 A32])
        (reg:SI 146 [ D.25910 ])) -1 (nil))

;; zone_size[1] = [minus_expr] max_high.851 - max_low.852;

(insn 135 134 136 arch/arm/mm/init.c:258 (set (reg:SI 199)
        (minus:SI (reg/v:SI 136 [ max_high.851 ])
            (reg/v:SI 135 [ max_low.852 ]))) -1 (nil))

(insn 136 135 0 arch/arm/mm/init.c:258 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 zone_size+4 S4 A32])
        (reg:SI 199)) -1 (nil))

;; memcpy (&zhole_size, &zone_size, 12);

(insn 137 136 138 arch/arm/mm/init.c:265 (set (reg:SI 200)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 138 137 139 arch/arm/mm/init.c:265 (set (reg:SI 201)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

(insn 139 138 140 arch/arm/mm/init.c:265 (set (reg:SI 202)
        (reg:SI 200)) -1 (nil))

(insn 140 139 141 arch/arm/mm/init.c:265 (set (reg:SI 203)
        (reg:SI 201)) -1 (nil))

(insn 141 140 142 arch/arm/mm/init.c:265 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg:SI 203) [0 zone_size+0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg:SI 203)
                        (const_int 4 [0x4])) [0 zone_size+4 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s/c:SI (plus:SI (reg:SI 203)
                        (const_int 8 [0x8])) [0 zone_size+8 S4 A32]))
        ]) -1 (nil))

(insn 142 141 0 arch/arm/mm/init.c:265 (parallel [
            (set (mem/s/c:SI (reg:SI 202) [0 zhole_size+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 202)
                        (const_int 4 [0x4])) [0 zhole_size+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 202)
                        (const_int 8 [0x8])) [0 zhole_size+8 S4 A64])
                (reg:SI 2 r2))
        ]) -1 (nil))

;; reg = memblock.memory.regions;

(insn 143 142 144 arch/arm/mm/init.c:266 (set (reg/f:SI 204)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 144 143 0 arch/arm/mm/init.c:266 (set (reg/v/f:SI 142 [ reg ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 204)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

;; D.25929 = reg + memblock.memory.cnt * 8;

(insn 145 144 146 arch/arm/mm/init.c:266 discrim 1 (set (reg/f:SI 205)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 146 145 147 arch/arm/mm/init.c:266 discrim 1 (set (reg:SI 207)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 205)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) -1 (nil))

(insn 147 146 148 arch/arm/mm/init.c:266 discrim 1 (set (reg:SI 206)
        (ashift:SI (reg:SI 207)
            (const_int 3 [0x3]))) -1 (nil))

(insn 148 147 0 arch/arm/mm/init.c:266 discrim 1 (set (reg/f:SI 141 [ D.25929 ])
        (plus:SI (reg/v/f:SI 142 [ reg ])
            (reg:SI 206))) -1 (nil))

;; Generating RTL for gimple basic block 16

;; D.25927 = MEM[base: reg];

(insn 152 151 0 include/linux/memblock.h:120 (set (reg:SI 145 [ D.25927 ])
        (mem/s/j:SI (reg/v/f:SI 142 [ reg ]) [0 <variable>.base+0 S4 A32])) -1 (nil))

;; start = D.25927 + 4095 >> 12;

(insn 153 152 154 include/linux/memblock.h:120 (set (reg:SI 209)
        (plus:SI (reg:SI 145 [ D.25927 ])
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 154 153 155 include/linux/memblock.h:120 (set (reg:SI 208)
        (plus:SI (reg:SI 209)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 145 [ D.25927 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 155 154 0 include/linux/memblock.h:120 (set (reg/v:SI 143 [ start ])
        (lshiftrt:SI (reg:SI 208)
            (const_int 12 [0xc]))) -1 (nil))

;; end = MEM[base: reg, offset: 4] + D.25927 >> 12;

(insn 156 155 157 include/linux/memblock.h:129 (set (reg:SI 211)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ reg ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 157 156 158 include/linux/memblock.h:129 (set (reg:SI 210)
        (plus:SI (reg:SI 145 [ D.25927 ])
            (reg:SI 211))) -1 (nil))

(insn 158 157 0 include/linux/memblock.h:129 (set (reg/v:SI 144 [ end ])
        (lshiftrt:SI (reg:SI 210)
            (const_int 12 [0xc]))) -1 (nil))

;; if (start < max_low.852)

(insn 159 158 160 arch/arm/mm/init.c:270 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ start ])
            (reg/v:SI 135 [ max_low.852 ]))) -1 (nil))

(jump_insn 160 159 0 arch/arm/mm/init.c:270 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 17

;; zhole_size[0] = [minus_expr] (start + zhole_size[0]) - MIN_EXPR <max_low.852, end>;

(insn 162 161 163 arch/arm/mm/init.c:272 (set (reg:SI 213)
        (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 zhole_size+0 S4 A64])) -1 (nil))

(insn 163 162 164 arch/arm/mm/init.c:272 (set (reg:SI 212)
        (plus:SI (reg/v:SI 143 [ start ])
            (reg:SI 213))) -1 (nil))

(insn 164 163 165 arch/arm/mm/init.c:272 (parallel [
            (set (reg:SI 214)
                (umin:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 144 [ end ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 165 164 166 arch/arm/mm/init.c:272 (set (reg:SI 215)
        (minus:SI (reg:SI 212)
            (reg:SI 214))) -1 (nil))

(insn 166 165 0 arch/arm/mm/init.c:272 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 zhole_size+0 S4 A64])
        (reg:SI 215)) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 167 166 168 82 "" [0 uses])

(note 168 167 0 NOTE_INSN_BASIC_BLOCK)

;; if (end > max_low.852)

(insn 169 168 170 arch/arm/mm/init.c:275 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ end ])
            (reg/v:SI 135 [ max_low.852 ]))) -1 (nil))

(jump_insn 170 169 0 arch/arm/mm/init.c:275 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 19

;; zhole_size[1] = [plus_expr] (zhole_size[1] - end) + MAX_EXPR <max_low.852, start>;

(insn 172 171 173 arch/arm/mm/init.c:277 (set (reg:SI 217)
        (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 zhole_size+4 S4 A32])) -1 (nil))

(insn 173 172 174 arch/arm/mm/init.c:277 (set (reg:SI 216)
        (minus:SI (reg:SI 217)
            (reg/v:SI 144 [ end ]))) -1 (nil))

(insn 174 173 175 arch/arm/mm/init.c:277 (parallel [
            (set (reg:SI 218)
                (umax:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 143 [ start ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 175 174 176 arch/arm/mm/init.c:277 (set (reg:SI 219)
        (plus:SI (reg:SI 216)
            (reg:SI 218))) -1 (nil))

(insn 176 175 0 arch/arm/mm/init.c:277 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 zhole_size+4 S4 A32])
        (reg:SI 219)) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 177 176 178 83 "" [0 uses])

(note 178 177 0 NOTE_INSN_BASIC_BLOCK)

;; reg = reg + 8;

(insn 179 178 0 arch/arm/mm/init.c:266 (set (reg/v/f:SI 142 [ reg ])
        (plus:SI (reg/v/f:SI 142 [ reg ])
            (const_int 8 [0x8]))) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 180 179 181 81 "" [0 uses])

(note 181 180 0 NOTE_INSN_BASIC_BLOCK)

;; if (reg < D.25929)

(insn 183 181 184 arch/arm/mm/init.c:266 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 142 [ reg ])
            (reg/f:SI 141 [ D.25929 ]))) -1 (nil))

(jump_insn 184 183 0 arch/arm/mm/init.c:266 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 182)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 22

;; free_area_init_node (0, &zone_size, min, &zhole_size);

(insn 186 185 187 arch/arm/mm/init.c:295 (set (reg:SI 220)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

(insn 187 186 188 arch/arm/mm/init.c:295 (set (reg:SI 221)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 188 187 189 arch/arm/mm/init.c:295 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(insn 189 188 190 arch/arm/mm/init.c:295 (set (reg:SI 1 r1)
        (reg:SI 220)) -1 (nil))

(insn 190 189 191 arch/arm/mm/init.c:295 (set (reg:SI 2 r2)
        (reg/v:SI 160 [ min ])) -1 (nil))

(insn 191 190 192 arch/arm/mm/init.c:295 (set (reg:SI 3 r3)
        (reg:SI 221)) -1 (nil))

(call_insn 192 191 0 arch/arm/mm/init.c:295 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_area_init_node") [flags 0x41] <function_decl 0x111d5700 free_area_init_node>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

;; high_memory = (void *) (void *) (D.25908 + -1073741824);

(insn 193 192 194 arch/arm/mm/init.c:405 (set (reg/f:SI 222)
        (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>)) -1 (nil))

(insn 194 193 195 arch/arm/mm/init.c:405 (set (reg:SI 223)
        (plus:SI (reg:SI 147 [ D.25908 ])
            (const_int -1073741824 [0xffffffffc0000000]))) -1 (nil))

(insn 195 194 0 arch/arm/mm/init.c:405 (set (mem/f/c/i:SI (reg/f:SI 222) [0 high_memory+0 S4 A32])
        (reg:SI 223)) -1 (nil))

;; max_low_pfn = max_low.852;

(insn 196 195 197 arch/arm/mm/init.c:415 (set (reg/f:SI 224)
        (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>)) -1 (nil))

(insn 197 196 0 arch/arm/mm/init.c:415 (set (mem/c/i:SI (reg/f:SI 224) [0 max_low_pfn+0 S4 A32])
        (reg/v:SI 135 [ max_low.852 ])) -1 (nil))

;; max_pfn = max_high.851;

(insn 198 197 199 arch/arm/mm/init.c:416 (set (reg/f:SI 225)
        (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>)) -1 (nil))

(insn 199 198 0 arch/arm/mm/init.c:416 (set (mem/c/i:SI (reg/f:SI 225) [0 max_pfn+0 S4 A32])
        (reg/v:SI 136 [ max_high.851 ])) -1 (nil))


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 4 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 4 2 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 arch/arm/mm/init.c:144 discrim 1 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 6 5 7 3 arch/arm/mm/init.c:144 discrim 1 (set (reg:SI 156 [ D.25862 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) -1 (nil))

(insn 7 6 8 3 arch/arm/mm/init.c:144 discrim 1 (set (reg/f:SI 162)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 8 7 9 3 arch/arm/mm/init.c:144 discrim 1 (set (reg:SI 163)
        (plus:SI (reg/f:SI 162)
            (const_int 4 [0x4]))) -1 (nil))

(insn 9 8 10 3 arch/arm/mm/init.c:144 discrim 1 (set (reg:SI 140 [ ivtmp.847 ])
        (plus:SI (reg:SI 163)
            (const_int 12 [0xc]))) -1 (nil))

(insn 10 9 11 3 arch/arm/mm/init.c:142 (set (reg/v:SI 136 [ max_high.851 ])
        (const_int 0 [0x0])) -1 (nil))

(insn 11 10 12 3 arch/arm/mm/init.c:142 (set (reg/v:SI 135 [ max_low.852 ])
        (const_int 0 [0x0])) -1 (nil))

(insn 12 11 13 3 arch/arm/mm/init.c:141 (set (reg/v:SI 160 [ min ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 13 12 14 3 arch/arm/mm/init.c:144 (set (reg/v:SI 157 [ i ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 14 13 15 3 arch/arm/mm/init.c:144 (set (pc)
        (label_ref 33)) -1 (nil))
;; End of basic block 3 -> ( 7)

;; Succ edge  7 [100.0%] 

(barrier 15 14 35)

;; Start of basic block ( 7) -> 4
;; Pred edge  7 [91.0%] 
(code_label 35 15 16 4 74 "" [1 uses])

(note 16 35 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 arch/arm/mm/init.c:148 (set (reg:SI 155 [ D.25868 ])
        (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.847 ])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.start+0 S4 A32])) -1 (nil))

(insn 18 17 19 4 arch/arm/mm/init.c:148 (set (reg/v:SI 139 [ min.848 ])
        (lshiftrt:SI (reg:SI 155 [ D.25868 ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 19 18 20 4 arch/arm/mm/init.c:149 (set (reg:SI 165)
        (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.847 ])
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 20 19 21 4 arch/arm/mm/init.c:149 (set (reg:SI 164)
        (plus:SI (reg:SI 155 [ D.25868 ])
            (reg:SI 165))) -1 (nil))

(insn 21 20 22 4 arch/arm/mm/init.c:149 (set (reg/v:SI 158 [ max_high ])
        (lshiftrt:SI (reg:SI 164)
            (const_int 12 [0xc]))) -1 (nil))

(insn 22 21 23 4 arch/arm/mm/init.c:149 (parallel [
            (set (reg/v:SI 160 [ min ])
                (umin:SI (reg/v:SI 160 [ min ])
                    (reg/v:SI 139 [ min.848 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 23 22 24 4 arch/arm/mm/init.c:149 (parallel [
            (set (reg/v:SI 136 [ max_high.851 ])
                (umax:SI (reg/v:SI 136 [ max_high.851 ])
                    (reg/v:SI 158 [ max_high ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 24 23 25 4 arch/arm/mm/init.c:155 (set (reg:SI 166)
        (mem/s/j:SI (reg:SI 140 [ ivtmp.847 ]) [0 <variable>.highmem+0 S4 A32])) -1 (nil))

(insn 25 24 26 4 arch/arm/mm/init.c:155 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 26 25 27 4 arch/arm/mm/init.c:155 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 6 5)

;; Succ edge  6 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 5 arch/arm/mm/init.c:155 (parallel [
            (set (reg/v:SI 135 [ max_low.852 ])
                (umax:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 158 [ max_high ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 29 28 30 6 73 "" [1 uses])

(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 32 6 arch/arm/mm/init.c:144 (set (reg/v:SI 157 [ i ])
        (plus:SI (reg/v:SI 157 [ i ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 32 31 33 6 arch/arm/mm/init.c:144 (set (reg:SI 140 [ ivtmp.847 ])
        (plus:SI (reg:SI 140 [ ivtmp.847 ])
            (const_int 12 [0xc]))) -1 (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 6) -> 7
;; Pred edge  3 [100.0%] 
;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
(code_label 33 32 34 7 72 "" [1 uses])

(note 34 33 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 36 34 37 7 arch/arm/mm/init.c:144 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 157 [ i ])
            (reg:SI 156 [ D.25862 ]))) -1 (nil))

(jump_insn 37 36 38 7 arch/arm/mm/init.c:144 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 7 -> ( 4 8)

;; Succ edge  4 [91.0%] 
;; Succ edge  8 [9.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [9.0%]  (fallthru)
(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 8 arch/arm/mm/init.c:174 (set (reg:SI 146 [ D.25910 ])
        (minus:SI (reg/v:SI 135 [ max_low.852 ])
            (reg/v:SI 160 [ min ]))) -1 (nil))

(insn 40 39 41 8 arch/arm/mm/init.c:174 (set (reg:SI 0 r0)
        (reg:SI 146 [ D.25910 ])) -1 (nil))

(call_insn 41 40 42 8 arch/arm/mm/init.c:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("bootmem_bootmap_pages") [flags 0x41] <function_decl 0x11095280 bootmem_bootmap_pages>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 42 41 43 8 arch/arm/mm/init.c:174 (set (reg/v:SI 149 [ boot_pages ])
        (reg:SI 0 r0)) -1 (nil))

(insn 43 42 44 8 arch/arm/mm/init.c:175 (set (reg:SI 147 [ D.25908 ])
        (ashift:SI (reg/v:SI 135 [ max_low.852 ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 44 43 45 8 arch/arm/mm/init.c:175 (set (reg:SI 167)
        (ashift:SI (reg/v:SI 149 [ boot_pages ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 45 44 46 8 arch/arm/mm/init.c:175 (set (reg:SI 0 r0)
        (reg:SI 167)) -1 (nil))

(insn 46 45 47 8 arch/arm/mm/init.c:175 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) -1 (nil))

(insn 47 46 48 8 arch/arm/mm/init.c:175 (set (reg:SI 2 r2)
        (reg:SI 147 [ D.25908 ])) -1 (nil))

(call_insn 48 47 49 8 arch/arm/mm/init.c:175 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_alloc_base") [flags 0x41] <function_decl 0x113f7900 memblock_alloc_base>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 49 48 50 8 arch/arm/mm/init.c:175 (set (reg/v:SI 150 [ bitmap ])
        (reg:SI 0 r0)) -1 (nil))

(insn 50 49 51 8 arch/arm/mm/init.c:184 (set (reg:SI 168)
        (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c25120 contig_page_data>)) -1 (nil))

(insn 51 50 52 8 arch/arm/mm/init.c:184 (set (reg:SI 169)
        (lshiftrt:SI (reg/v:SI 150 [ bitmap ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 52 51 53 8 arch/arm/mm/init.c:184 (set (reg:SI 0 r0)
        (reg:SI 168)) -1 (nil))

(insn 53 52 54 8 arch/arm/mm/init.c:184 (set (reg:SI 1 r1)
        (reg:SI 169)) -1 (nil))

(insn 54 53 55 8 arch/arm/mm/init.c:184 (set (reg:SI 2 r2)
        (reg/v:SI 160 [ min ])) -1 (nil))

(insn 55 54 56 8 arch/arm/mm/init.c:184 (set (reg:SI 3 r3)
        (reg/v:SI 135 [ max_low.852 ])) -1 (nil))

(call_insn 56 55 57 8 arch/arm/mm/init.c:184 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("init_bootmem_node") [flags 0x41] <function_decl 0x11095300 init_bootmem_node>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 57 56 58 8 arch/arm/mm/init.c:187 (set (reg/f:SI 170)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 58 57 59 8 arch/arm/mm/init.c:187 (set (reg/v/f:SI 148 [ reg ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 170)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

(jump_insn 59 58 60 8 arch/arm/mm/init.c:187 (set (pc)
        (label_ref 80)) -1 (nil))
;; End of basic block 8 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 60 59 82)

;; Start of basic block ( 11) -> 9
;; Pred edge  11 [95.5%] 
(code_label 82 60 61 9 77 "" [1 uses])

(note 61 82 62 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 9 include/linux/memblock.h:120 (set (reg:SI 153 [ D.25891 ])
        (mem/s/j:SI (reg/v/f:SI 148 [ reg ]) [0 <variable>.base+0 S4 A32])) -1 (nil))

(insn 63 62 64 9 include/linux/memblock.h:120 (set (reg:SI 172)
        (plus:SI (reg:SI 153 [ D.25891 ])
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 64 63 65 9 include/linux/memblock.h:120 (set (reg:SI 171)
        (plus:SI (reg:SI 172)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 153 [ D.25891 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 65 64 66 9 include/linux/memblock.h:120 (set (reg/v:SI 151 [ start ])
        (lshiftrt:SI (reg:SI 171)
            (const_int 12 [0xc]))) -1 (nil))

(insn 66 65 67 9 include/linux/memblock.h:129 (set (reg:SI 174)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 148 [ reg ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 67 66 68 9 include/linux/memblock.h:129 (set (reg:SI 173)
        (plus:SI (reg:SI 153 [ D.25891 ])
            (reg:SI 174))) -1 (nil))

(insn 68 67 69 9 include/linux/memblock.h:129 (set (reg/v:SI 159 [ max_low ])
        (lshiftrt:SI (reg:SI 173)
            (const_int 12 [0xc]))) -1 (nil))

(insn 69 68 70 9 include/linux/memblock.h:129 (parallel [
            (set (reg/v:SI 134 [ max_low.853 ])
                (umin:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 159 [ max_low ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 70 69 71 9 arch/arm/mm/init.c:193 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ start ])
            (reg/v:SI 134 [ max_low.853 ]))) -1 (nil))

(jump_insn 71 70 72 9 arch/arm/mm/init.c:193 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 9 -> ( 12 10)

;; Succ edge  12 [4.5%] 
;; Succ edge  10 [95.5%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [95.5%]  (fallthru)
(note 72 71 73 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 10 arch/arm/mm/init.c:196 (set (reg:SI 175)
        (ashift:SI (reg/v:SI 151 [ start ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 74 73 75 10 arch/arm/mm/init.c:196 (set (reg:SI 176)
        (minus:SI (reg/v:SI 134 [ max_low.853 ])
            (reg/v:SI 151 [ start ]))) -1 (nil))

(insn 75 74 76 10 arch/arm/mm/init.c:196 (set (reg:SI 177)
        (ashift:SI (reg:SI 176)
            (const_int 12 [0xc]))) -1 (nil))

(insn 76 75 77 10 arch/arm/mm/init.c:196 (set (reg:SI 0 r0)
        (reg:SI 175)) -1 (nil))

(insn 77 76 78 10 arch/arm/mm/init.c:196 (set (reg:SI 1 r1)
        (reg:SI 177)) -1 (nil))

(call_insn 78 77 79 10 arch/arm/mm/init.c:196 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_bootmem") [flags 0x41] <function_decl 0x11095600 free_bootmem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 79 78 80 10 arch/arm/mm/init.c:187 (set (reg/v/f:SI 148 [ reg ])
        (plus:SI (reg/v/f:SI 148 [ reg ])
            (const_int 8 [0x8]))) -1 (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 8 10) -> 11
;; Pred edge  8 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru,dfs_back)
(code_label 80 79 81 11 75 "" [1 uses])

(note 81 80 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 83 81 84 11 arch/arm/mm/init.c:187 discrim 1 (set (reg/f:SI 178)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 84 83 85 11 arch/arm/mm/init.c:187 discrim 1 (set (reg/f:SI 179)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 85 84 86 11 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 181)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 179)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) -1 (nil))

(insn 86 85 87 11 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 180)
        (ashift:SI (reg:SI 181)
            (const_int 3 [0x3]))) -1 (nil))

(insn 87 86 88 11 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 183)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 178)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

(insn 88 87 89 11 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 182)
        (plus:SI (reg:SI 183)
            (reg:SI 180))) -1 (nil))

(insn 89 88 90 11 arch/arm/mm/init.c:187 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 148 [ reg ])
            (reg:SI 182))) -1 (nil))

(jump_insn 90 89 91 11 arch/arm/mm/init.c:187 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 82)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 11 -> ( 9 12)

;; Succ edge  9 [95.5%] 
;; Succ edge  12 [4.5%]  (fallthru)

;; Start of basic block ( 9 11) -> 12
;; Pred edge  9 [4.5%] 
;; Pred edge  11 [4.5%]  (fallthru)
(code_label 91 90 92 12 76 "" [1 uses])

(note 92 91 93 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 12 arch/arm/mm/init.c:200 (set (reg/f:SI 184)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 94 93 95 12 arch/arm/mm/init.c:200 (set (reg/v/f:SI 138 [ reg.849 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 184)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) -1 (nil))

(jump_insn 95 94 96 12 arch/arm/mm/init.c:200 (set (pc)
        (label_ref 117)) -1 (nil))
;; End of basic block 12 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 96 95 119)

;; Start of basic block ( 15) -> 13
;; Pred edge  15 [95.5%] 
(code_label 119 96 97 13 80 "" [1 uses])

(note 97 119 98 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 13 include/linux/memblock.h:138 (set (reg:SI 154 [ D.25887 ])
        (mem/s/j:SI (reg/v/f:SI 138 [ reg.849 ]) [0 <variable>.base+0 S4 A32])) -1 (nil))

(insn 99 98 100 13 include/linux/memblock.h:138 (set (reg/v:SI 152 [ start ])
        (lshiftrt:SI (reg:SI 154 [ D.25887 ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 100 99 101 13 include/linux/memblock.h:147 (set (reg:SI 186)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ reg.849 ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 101 100 102 13 include/linux/memblock.h:147 (set (reg:SI 185)
        (plus:SI (reg:SI 154 [ D.25887 ])
            (reg:SI 186))) -1 (nil))

(insn 102 101 103 13 include/linux/memblock.h:147 (set (reg:SI 188)
        (plus:SI (reg:SI 185)
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 103 102 104 13 include/linux/memblock.h:147 (set (reg:SI 187)
        (plus:SI (reg:SI 188)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 185)
            (const_int 4095 [0xfff]))
        (nil)))

(insn 104 103 105 13 include/linux/memblock.h:147 (set (reg/v:SI 137 [ max_low.850 ])
        (lshiftrt:SI (reg:SI 187)
            (const_int 12 [0xc]))) -1 (nil))

(insn 105 104 106 13 include/linux/memblock.h:147 (parallel [
            (set (reg/v:SI 133 [ max_low.854 ])
                (umin:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 137 [ max_low.850 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 106 105 107 13 arch/arm/mm/init.c:206 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ start ])
            (reg/v:SI 133 [ max_low.854 ]))) -1 (nil))

(jump_insn 107 106 108 13 arch/arm/mm/init.c:206 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 13 -> ( 16 14)

;; Succ edge  16 [4.5%] 
;; Succ edge  14 [95.5%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [95.5%]  (fallthru)
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 14 arch/arm/mm/init.c:209 (set (reg:SI 189)
        (ashift:SI (reg/v:SI 152 [ start ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 110 109 111 14 arch/arm/mm/init.c:209 (set (reg:SI 190)
        (minus:SI (reg/v:SI 133 [ max_low.854 ])
            (reg/v:SI 152 [ start ]))) -1 (nil))

(insn 111 110 112 14 arch/arm/mm/init.c:209 (set (reg:SI 191)
        (ashift:SI (reg:SI 190)
            (const_int 12 [0xc]))) -1 (nil))

(insn 112 111 113 14 arch/arm/mm/init.c:209 (set (reg:SI 0 r0)
        (reg:SI 189)) -1 (nil))

(insn 113 112 114 14 arch/arm/mm/init.c:209 (set (reg:SI 1 r1)
        (reg:SI 191)) -1 (nil))

(insn 114 113 115 14 arch/arm/mm/init.c:209 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 115 114 116 14 arch/arm/mm/init.c:209 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("reserve_bootmem") [flags 0x41] <function_decl 0x11095700 reserve_bootmem>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 116 115 117 14 arch/arm/mm/init.c:200 (set (reg/v/f:SI 138 [ reg.849 ])
        (plus:SI (reg/v/f:SI 138 [ reg.849 ])
            (const_int 8 [0x8]))) -1 (nil))
;; End of basic block 14 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 12 14) -> 15
;; Pred edge  12 [100.0%] 
;; Pred edge  14 [100.0%]  (fallthru,dfs_back)
(code_label 117 116 118 15 78 "" [1 uses])

(note 118 117 120 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 120 118 121 15 arch/arm/mm/init.c:200 discrim 1 (set (reg/f:SI 192)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 121 120 122 15 arch/arm/mm/init.c:200 discrim 1 (set (reg/f:SI 193)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 122 121 123 15 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 195)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 193)
                (const_int 20 [0x14])) [0 memblock.reserved.cnt+0 S4 A32])) -1 (nil))

(insn 123 122 124 15 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 194)
        (ashift:SI (reg:SI 195)
            (const_int 3 [0x3]))) -1 (nil))

(insn 124 123 125 15 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 197)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 192)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) -1 (nil))

(insn 125 124 126 15 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 196)
        (plus:SI (reg:SI 197)
            (reg:SI 194))) -1 (nil))

(insn 126 125 127 15 arch/arm/mm/init.c:200 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 138 [ reg.849 ])
            (reg:SI 196))) -1 (nil))

(jump_insn 127 126 128 15 arch/arm/mm/init.c:200 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 119)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 15 -> ( 13 16)

;; Succ edge  13 [95.5%] 
;; Succ edge  16 [4.5%]  (fallthru)

;; Start of basic block ( 15 13) -> 16
;; Pred edge  15 [4.5%]  (fallthru)
;; Pred edge  13 [4.5%] 
(code_label 128 127 129 16 79 "" [1 uses])

(note 129 128 130 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 16 arch/arm/mm/init.c:249 discrim 1 (set (reg:SI 198)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

(insn 131 130 132 16 arch/arm/mm/init.c:249 discrim 1 (set (reg:SI 0 r0)
        (reg:SI 198)) -1 (nil))

(insn 132 131 133 16 arch/arm/mm/init.c:249 discrim 1 (set (reg:SI 1 r1)
        (const_int 12 [0xc])) -1 (nil))

(call_insn 133 132 134 16 arch/arm/mm/init.c:249 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10b7d080 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 134 133 135 16 arch/arm/mm/init.c:256 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 zone_size+0 S4 A32])
        (reg:SI 146 [ D.25910 ])) -1 (nil))

(insn 135 134 136 16 arch/arm/mm/init.c:258 (set (reg:SI 199)
        (minus:SI (reg/v:SI 136 [ max_high.851 ])
            (reg/v:SI 135 [ max_low.852 ]))) -1 (nil))

(insn 136 135 137 16 arch/arm/mm/init.c:258 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 zone_size+4 S4 A32])
        (reg:SI 199)) -1 (nil))

(insn 137 136 138 16 arch/arm/mm/init.c:265 (set (reg:SI 200)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 138 137 139 16 arch/arm/mm/init.c:265 (set (reg:SI 201)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

(insn 139 138 140 16 arch/arm/mm/init.c:265 (set (reg:SI 202)
        (reg:SI 200)) -1 (nil))

(insn 140 139 141 16 arch/arm/mm/init.c:265 (set (reg:SI 203)
        (reg:SI 201)) -1 (nil))

(insn 141 140 142 16 arch/arm/mm/init.c:265 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg:SI 203) [0 zone_size+0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg:SI 203)
                        (const_int 4 [0x4])) [0 zone_size+4 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s/c:SI (plus:SI (reg:SI 203)
                        (const_int 8 [0x8])) [0 zone_size+8 S4 A32]))
        ]) -1 (nil))

(insn 142 141 143 16 arch/arm/mm/init.c:265 (parallel [
            (set (mem/s/c:SI (reg:SI 202) [0 zhole_size+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 202)
                        (const_int 4 [0x4])) [0 zhole_size+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 202)
                        (const_int 8 [0x8])) [0 zhole_size+8 S4 A64])
                (reg:SI 2 r2))
        ]) -1 (nil))

(insn 143 142 144 16 arch/arm/mm/init.c:266 (set (reg/f:SI 204)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 144 143 145 16 arch/arm/mm/init.c:266 (set (reg/v/f:SI 142 [ reg ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 204)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) -1 (nil))

(insn 145 144 146 16 arch/arm/mm/init.c:266 discrim 1 (set (reg/f:SI 205)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) -1 (nil))

(insn 146 145 147 16 arch/arm/mm/init.c:266 discrim 1 (set (reg:SI 207)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 205)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) -1 (nil))

(insn 147 146 148 16 arch/arm/mm/init.c:266 discrim 1 (set (reg:SI 206)
        (ashift:SI (reg:SI 207)
            (const_int 3 [0x3]))) -1 (nil))

(insn 148 147 149 16 arch/arm/mm/init.c:266 discrim 1 (set (reg/f:SI 141 [ D.25929 ])
        (plus:SI (reg/v/f:SI 142 [ reg ])
            (reg:SI 206))) -1 (nil))

(jump_insn 149 148 150 16 arch/arm/mm/init.c:266 discrim 1 (set (pc)
        (label_ref 180)) -1 (nil))
;; End of basic block 16 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 150 149 182)

;; Start of basic block ( 22) -> 17
;; Pred edge  22 [91.0%] 
(code_label 182 150 151 17 84 "" [1 uses])

(note 151 182 152 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 17 include/linux/memblock.h:120 (set (reg:SI 145 [ D.25927 ])
        (mem/s/j:SI (reg/v/f:SI 142 [ reg ]) [0 <variable>.base+0 S4 A32])) -1 (nil))

(insn 153 152 154 17 include/linux/memblock.h:120 (set (reg:SI 209)
        (plus:SI (reg:SI 145 [ D.25927 ])
            (const_int 4080 [0xff0]))) -1 (nil))

(insn 154 153 155 17 include/linux/memblock.h:120 (set (reg:SI 208)
        (plus:SI (reg:SI 209)
            (const_int 15 [0xf]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 145 [ D.25927 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 155 154 156 17 include/linux/memblock.h:120 (set (reg/v:SI 143 [ start ])
        (lshiftrt:SI (reg:SI 208)
            (const_int 12 [0xc]))) -1 (nil))

(insn 156 155 157 17 include/linux/memblock.h:129 (set (reg:SI 211)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ reg ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 157 156 158 17 include/linux/memblock.h:129 (set (reg:SI 210)
        (plus:SI (reg:SI 145 [ D.25927 ])
            (reg:SI 211))) -1 (nil))

(insn 158 157 159 17 include/linux/memblock.h:129 (set (reg/v:SI 144 [ end ])
        (lshiftrt:SI (reg:SI 210)
            (const_int 12 [0xc]))) -1 (nil))

(insn 159 158 160 17 arch/arm/mm/init.c:270 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ start ])
            (reg/v:SI 135 [ max_low.852 ]))) -1 (nil))

(jump_insn 160 159 161 17 arch/arm/mm/init.c:270 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 167)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [50.0%]  (fallthru)
(note 161 160 162 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 18 arch/arm/mm/init.c:272 (set (reg:SI 213)
        (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 zhole_size+0 S4 A64])) -1 (nil))

(insn 163 162 164 18 arch/arm/mm/init.c:272 (set (reg:SI 212)
        (plus:SI (reg/v:SI 143 [ start ])
            (reg:SI 213))) -1 (nil))

(insn 164 163 165 18 arch/arm/mm/init.c:272 (parallel [
            (set (reg:SI 214)
                (umin:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 144 [ end ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 165 164 166 18 arch/arm/mm/init.c:272 (set (reg:SI 215)
        (minus:SI (reg:SI 212)
            (reg:SI 214))) -1 (nil))

(insn 166 165 167 18 arch/arm/mm/init.c:272 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 zhole_size+0 S4 A64])
        (reg:SI 215)) -1 (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 167 166 168 19 82 "" [1 uses])

(note 168 167 169 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 19 arch/arm/mm/init.c:275 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ end ])
            (reg/v:SI 135 [ max_low.852 ]))) -1 (nil))

(jump_insn 170 169 171 19 arch/arm/mm/init.c:275 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 177)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 171 170 172 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 20 arch/arm/mm/init.c:277 (set (reg:SI 217)
        (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 zhole_size+4 S4 A32])) -1 (nil))

(insn 173 172 174 20 arch/arm/mm/init.c:277 (set (reg:SI 216)
        (minus:SI (reg:SI 217)
            (reg/v:SI 144 [ end ]))) -1 (nil))

(insn 174 173 175 20 arch/arm/mm/init.c:277 (parallel [
            (set (reg:SI 218)
                (umax:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 143 [ start ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 175 174 176 20 arch/arm/mm/init.c:277 (set (reg:SI 219)
        (plus:SI (reg:SI 216)
            (reg:SI 218))) -1 (nil))

(insn 176 175 177 20 arch/arm/mm/init.c:277 (set (mem/s/j:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 zhole_size+4 S4 A32])
        (reg:SI 219)) -1 (nil))
;; End of basic block 20 -> ( 21)

;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 19 20) -> 21
;; Pred edge  19 [50.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 177 176 178 21 83 "" [1 uses])

(note 178 177 179 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 21 arch/arm/mm/init.c:266 (set (reg/v/f:SI 142 [ reg ])
        (plus:SI (reg/v/f:SI 142 [ reg ])
            (const_int 8 [0x8]))) -1 (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 16 21) -> 22
;; Pred edge  16 [100.0%] 
;; Pred edge  21 [100.0%]  (fallthru,dfs_back)
(code_label 180 179 181 22 81 "" [1 uses])

(note 181 180 183 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 183 181 184 22 arch/arm/mm/init.c:266 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 142 [ reg ])
            (reg/f:SI 141 [ D.25929 ]))) -1 (nil))

(jump_insn 184 183 185 22 arch/arm/mm/init.c:266 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 182)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 22 -> ( 17 23)

;; Succ edge  17 [91.0%] 
;; Succ edge  23 [9.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [9.0%]  (fallthru)
(note 185 184 186 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 186 185 187 23 arch/arm/mm/init.c:295 (set (reg:SI 220)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -12 [0xfffffffffffffff4]))) -1 (nil))

(insn 187 186 188 23 arch/arm/mm/init.c:295 (set (reg:SI 221)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 188 187 189 23 arch/arm/mm/init.c:295 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(insn 189 188 190 23 arch/arm/mm/init.c:295 (set (reg:SI 1 r1)
        (reg:SI 220)) -1 (nil))

(insn 190 189 191 23 arch/arm/mm/init.c:295 (set (reg:SI 2 r2)
        (reg/v:SI 160 [ min ])) -1 (nil))

(insn 191 190 192 23 arch/arm/mm/init.c:295 (set (reg:SI 3 r3)
        (reg:SI 221)) -1 (nil))

(call_insn 192 191 193 23 arch/arm/mm/init.c:295 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_area_init_node") [flags 0x41] <function_decl 0x111d5700 free_area_init_node>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 193 192 194 23 arch/arm/mm/init.c:405 (set (reg/f:SI 222)
        (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>)) -1 (nil))

(insn 194 193 195 23 arch/arm/mm/init.c:405 (set (reg:SI 223)
        (plus:SI (reg:SI 147 [ D.25908 ])
            (const_int -1073741824 [0xffffffffc0000000]))) -1 (nil))

(insn 195 194 196 23 arch/arm/mm/init.c:405 (set (mem/f/c/i:SI (reg/f:SI 222) [0 high_memory+0 S4 A32])
        (reg:SI 223)) -1 (nil))

(insn 196 195 197 23 arch/arm/mm/init.c:415 (set (reg/f:SI 224)
        (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>)) -1 (nil))

(insn 197 196 198 23 arch/arm/mm/init.c:415 (set (mem/c/i:SI (reg/f:SI 224) [0 max_low_pfn+0 S4 A32])
        (reg/v:SI 135 [ max_low.852 ])) -1 (nil))

(insn 198 197 199 23 arch/arm/mm/init.c:416 (set (reg/f:SI 225)
        (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>)) -1 (nil))

(insn 199 198 204 23 arch/arm/mm/init.c:416 (set (mem/c/i:SI (reg/f:SI 225) [0 max_pfn+0 S4 A32])
        (reg/v:SI 136 [ max_high.851 ])) -1 (nil))
;; End of basic block 23 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [100.0%]  (fallthru)
(note 204 199 201 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(jump_insn 201 204 202 24 arch/arm/mm/init.c:417 (set (pc)
        (label_ref 203)) -1 (nil))
;; End of basic block 24 -> ( 26)

;; Succ edge  26 [100.0%] 

(barrier 202 201 200)

;; Start of basic block () -> 25
(code_label 200 202 205 25 71 "" [0 uses])

(note 205 200 203 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 25 -> ( 26)

;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 24 25) -> 26
;; Pred edge  24 [100.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 203 205 206 26 85 "" [1 uses])

(note 206 203 0 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 26 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function arm_memblock_init (arm_memblock_init)[0:1353] (unlikely executed)


;; Generating RTL for gimple basic block 2

;; sort (&meminfo.bank, (size_t) meminfo.nr_banks, 12, meminfo_cmp, 0B);

(insn 7 6 8 arch/arm/mm/init.c:332 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 8 7 9 arch/arm/mm/init.c:332 (set (reg:SI 146)
        (plus:SI (reg/f:SI 145)
            (const_int 4 [0x4]))) -1 (nil))

(insn 9 8 10 arch/arm/mm/init.c:332 (set (reg:SI 147)
        (plus:SI (reg:SI 146)
            (const_int 4 [0x4]))) -1 (nil))

(insn 10 9 11 arch/arm/mm/init.c:332 (set (reg/f:SI 148)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 11 10 12 arch/arm/mm/init.c:332 (set (reg:SI 149)
        (symbol_ref:SI ("meminfo_cmp") [flags 0x3] <function_decl 0x115b7c80 meminfo_cmp>)) -1 (nil))

(insn 12 11 13 arch/arm/mm/init.c:332 (set (reg:SI 150)
        (const_int 0 [0x0])) -1 (nil))

(insn 13 12 14 arch/arm/mm/init.c:332 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 150)) -1 (nil))

(insn 14 13 15 arch/arm/mm/init.c:332 (set (reg:SI 0 r0)
        (reg:SI 147)) -1 (nil))

(insn 15 14 16 arch/arm/mm/init.c:332 (set (reg:SI 1 r1)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 148)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) -1 (nil))

(insn 16 15 17 arch/arm/mm/init.c:332 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) -1 (nil))

(insn 17 16 18 arch/arm/mm/init.c:332 (set (reg:SI 3 r3)
        (reg:SI 149)) -1 (nil))

(call_insn 18 17 0 arch/arm/mm/init.c:332 (parallel [
            (call (mem:SI (symbol_ref:SI ("sort") [flags 0x41] <function_decl 0x11402380 sort>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

;; memblock_init ();

(call_insn 19 18 0 arch/arm/mm/init.c:334 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_init") [flags 0x41] <function_decl 0x113f7480 memblock_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; ivtmp.885 = 0;

(insn 20 19 0 arch/arm/mm/init.c:334 (set (reg:SI 136 [ ivtmp.885 ])
        (const_int 0 [0x0])) -1 (nil))

;; i = 0;

(insn 21 20 0 arch/arm/mm/init.c:335 (set (reg/v:SI 137 [ i ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 3

;; D.26496 = mi + ivtmp.885;

(insn 25 24 0 arch/arm/mm/init.c:328 (set (reg/f:SI 135 [ D.26496 ])
        (plus:SI (reg/v/f:SI 143 [ mi ])
            (reg:SI 136 [ ivtmp.885 ]))) -1 (nil))

;; memblock_add (MEM[base: D.26496, offset: 4], MEM[base: D.26496, offset: 8]);

(insn 26 25 27 arch/arm/mm/init.c:336 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26496 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) -1 (nil))

(insn 27 26 28 arch/arm/mm/init.c:336 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26496 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(call_insn 28 27 0 arch/arm/mm/init.c:336 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_add") [flags 0x41] <function_decl 0x113f7580 memblock_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; i = i + 1;

(insn 29 28 0 arch/arm/mm/init.c:335 discrim 2 (set (reg/v:SI 137 [ i ])
        (plus:SI (reg/v:SI 137 [ i ])
            (const_int 1 [0x1]))) -1 (nil))

;; ivtmp.885 = ivtmp.885 + 12;

(insn 30 29 0 arch/arm/mm/init.c:335 discrim 2 (set (reg:SI 136 [ ivtmp.885 ])
        (plus:SI (reg:SI 136 [ ivtmp.885 ])
            (const_int 12 [0xc]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 31 30 32 89 "" [0 uses])

(note 32 31 0 NOTE_INSN_BASIC_BLOCK)

;; if (i < mi->nr_banks)

(insn 34 32 35 arch/arm/mm/init.c:335 (set (reg:SI 151)
        (mem/s/j:SI (reg/v/f:SI 143 [ mi ]) [0 <variable>.nr_banks+0 S4 A32])) -1 (nil))

(insn 35 34 36 arch/arm/mm/init.c:335 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ i ])
            (reg:SI 151))) -1 (nil))

(jump_insn 36 35 0 arch/arm/mm/init.c:335 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8889 [0x22b9])
        (nil)))

;; Generating RTL for gimple basic block 5

;; memblock_reserve ((long unsigned int) &_stext + 1073741824, (phys_addr_t) ((int) &_end - (int) &_stext));

(insn 38 37 39 arch/arm/mm/init.c:342 (set (reg:SI 152)
        (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)
                (const_int 1073741824 [0x40000000])))) -1 (nil))

(insn 39 38 40 arch/arm/mm/init.c:342 (set (reg:SI 154)
        (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x11478300 _end>)) -1 (nil))

(insn 40 39 41 arch/arm/mm/init.c:342 (set (reg:SI 155)
        (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)) -1 (nil))

(insn 41 40 42 arch/arm/mm/init.c:342 (set (reg:SI 153)
        (minus:SI (reg:SI 154)
            (reg:SI 155))) -1 (nil))

(insn 42 41 43 arch/arm/mm/init.c:342 (set (reg:SI 0 r0)
        (reg:SI 152)) -1 (nil))

(insn 43 42 44 arch/arm/mm/init.c:342 (set (reg:SI 1 r1)
        (reg:SI 153)) -1 (nil))

(call_insn 44 43 0 arch/arm/mm/init.c:342 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_reserve") [flags 0x41] <function_decl 0x113f7700 memblock_reserve>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; phys_initrd_size.365 = phys_initrd_size;

(insn 45 44 46 arch/arm/mm/init.c:345 (set (reg/f:SI 156)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 46 45 0 arch/arm/mm/init.c:345 (set (reg:SI 142 [ phys_initrd_size.365 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 156)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) -1 (nil))

;; if (phys_initrd_size.365 != 0)

(insn 47 46 48 arch/arm/mm/init.c:345 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ phys_initrd_size.365 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 48 47 0 arch/arm/mm/init.c:345 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 6

;; D.25190 = memblock_is_region_memory (phys_initrd_start, phys_initrd_size.365);

(insn 50 49 51 arch/arm/mm/init.c:346 (set (reg/f:SI 157)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 51 50 52 arch/arm/mm/init.c:346 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 157) [0 phys_initrd_start+0 S4 A32])) -1 (nil))

(insn 52 51 53 arch/arm/mm/init.c:346 (set (reg:SI 1 r1)
        (reg:SI 142 [ phys_initrd_size.365 ])) -1 (nil))

(call_insn 53 52 54 arch/arm/mm/init.c:346 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_region_memory") [flags 0x41] <function_decl 0x113f7c00 memblock_is_region_memory>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 54 53 0 arch/arm/mm/init.c:346 (set (reg:SI 141 [ D.25190 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.25190 == 0)

(insn 55 54 56 arch/arm/mm/init.c:345 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.25190 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 56 55 0 arch/arm/mm/init.c:345 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 7

;; printk (&"<3>INITRD: 0x%08lx+0x%08lx is not a memory region - disabling initrd\n"[0], phys_initrd_start, phys_initrd_size);

(insn 58 57 59 arch/arm/mm/init.c:347 (set (reg:SI 158)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11160a80>)) -1 (nil))

(insn 59 58 60 arch/arm/mm/init.c:347 (set (reg/f:SI 159)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 60 59 61 arch/arm/mm/init.c:347 (set (reg/f:SI 160)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 61 60 62 arch/arm/mm/init.c:347 (set (reg:SI 0 r0)
        (reg:SI 158)) -1 (nil))

(insn 62 61 63 arch/arm/mm/init.c:347 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 159) [0 phys_initrd_start+0 S4 A32])) -1 (nil))

(insn 63 62 64 arch/arm/mm/init.c:347 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 160)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) -1 (nil))

(call_insn 64 63 0 arch/arm/mm/init.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; phys_initrd_size = 0;

(insn 65 64 66 arch/arm/mm/init.c:349 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 66 65 67 arch/arm/mm/init.c:349 (set (reg:SI 162)
        (const_int 0 [0x0])) -1 (nil))

(insn 67 66 0 arch/arm/mm/init.c:349 (set (mem/c/i:SI (plus:SI (reg/f:SI 161)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 162)) -1 (nil))

;; phys_initrd_start = 0;

(insn 68 67 69 arch/arm/mm/init.c:349 (set (reg/f:SI 163)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 69 68 70 arch/arm/mm/init.c:349 (set (reg:SI 164)
        (const_int 0 [0x0])) -1 (nil))

(insn 70 69 0 arch/arm/mm/init.c:349 (set (mem/c/i:SI (reg/f:SI 163) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 164)) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 71 70 72 91 "" [0 uses])

(note 72 71 0 NOTE_INSN_BASIC_BLOCK)

;; phys_initrd_size.892 = phys_initrd_size;

(insn 73 72 74 arch/arm/mm/init.c:351 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 74 73 0 arch/arm/mm/init.c:351 (set (reg:SI 134 [ phys_initrd_size.892 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) -1 (nil))

;; if (phys_initrd_size.892 != 0)

(insn 75 74 76 arch/arm/mm/init.c:351 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ phys_initrd_size.892 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 0 arch/arm/mm/init.c:351 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 9

;; D.25195 = memblock_is_region_reserved (phys_initrd_start, phys_initrd_size.892);

(insn 78 77 79 arch/arm/mm/init.c:352 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 79 78 80 arch/arm/mm/init.c:352 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 166) [0 phys_initrd_start+0 S4 A32])) -1 (nil))

(insn 80 79 81 arch/arm/mm/init.c:352 (set (reg:SI 1 r1)
        (reg:SI 134 [ phys_initrd_size.892 ])) -1 (nil))

(call_insn 81 80 82 arch/arm/mm/init.c:352 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_region_reserved") [flags 0x41] <function_decl 0x113f7d00 memblock_is_region_reserved>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 82 81 0 arch/arm/mm/init.c:352 (set (reg:SI 140 [ D.25195 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.25195 != 0)

(insn 83 82 84 arch/arm/mm/init.c:351 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.25195 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 84 83 0 arch/arm/mm/init.c:351 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 10

;; printk (&"<3>INITRD: 0x%08lx+0x%08lx overlaps in-use memory region - disabling initrd\n"[0], phys_initrd_start, phys_initrd_size);

(insn 86 85 87 arch/arm/mm/init.c:353 (set (reg:SI 167)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1174ae00>)) -1 (nil))

(insn 87 86 88 arch/arm/mm/init.c:353 (set (reg/f:SI 168)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 88 87 89 arch/arm/mm/init.c:353 (set (reg/f:SI 169)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 89 88 90 arch/arm/mm/init.c:353 (set (reg:SI 0 r0)
        (reg:SI 167)) -1 (nil))

(insn 90 89 91 arch/arm/mm/init.c:353 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 168) [0 phys_initrd_start+0 S4 A32])) -1 (nil))

(insn 91 90 92 arch/arm/mm/init.c:353 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 169)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) -1 (nil))

(call_insn 92 91 0 arch/arm/mm/init.c:353 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; phys_initrd_size = 0;

(insn 93 92 94 arch/arm/mm/init.c:355 (set (reg/f:SI 170)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 94 93 95 arch/arm/mm/init.c:355 (set (reg:SI 171)
        (const_int 0 [0x0])) -1 (nil))

(insn 95 94 0 arch/arm/mm/init.c:355 (set (mem/c/i:SI (plus:SI (reg/f:SI 170)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 171)) -1 (nil))

;; phys_initrd_start = 0;

(insn 96 95 97 arch/arm/mm/init.c:355 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 97 96 98 arch/arm/mm/init.c:355 (set (reg:SI 173)
        (const_int 0 [0x0])) -1 (nil))

(insn 98 97 0 arch/arm/mm/init.c:355 (set (mem/c/i:SI (reg/f:SI 172) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 173)) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 99 98 100 92 "" [0 uses])

(note 100 99 0 NOTE_INSN_BASIC_BLOCK)

;; phys_initrd_size.896 = phys_initrd_size;

(insn 101 100 102 arch/arm/mm/init.c:357 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 102 101 0 arch/arm/mm/init.c:357 (set (reg:SI 133 [ phys_initrd_size.896 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 174)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) -1 (nil))

;; if (phys_initrd_size.896 != 0)

(insn 103 102 104 arch/arm/mm/init.c:357 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ phys_initrd_size.896 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 104 103 0 arch/arm/mm/init.c:357 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 12

;; memblock_reserve (phys_initrd_start, phys_initrd_size.896);

(insn 106 105 107 arch/arm/mm/init.c:358 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 107 106 108 arch/arm/mm/init.c:358 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 175) [0 phys_initrd_start+0 S4 A32])) -1 (nil))

(insn 108 107 109 arch/arm/mm/init.c:358 (set (reg:SI 1 r1)
        (reg:SI 133 [ phys_initrd_size.896 ])) -1 (nil))

(call_insn 109 108 0 arch/arm/mm/init.c:358 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_reserve") [flags 0x41] <function_decl 0x113f7700 memblock_reserve>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; initrd_start.367 = phys_initrd_start + 3221225472;

(insn 110 109 111 arch/arm/mm/init.c:361 (set (reg/f:SI 176)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 111 110 112 arch/arm/mm/init.c:361 (set (reg:SI 177)
        (mem/c/i:SI (reg/f:SI 176) [0 phys_initrd_start+0 S4 A32])) -1 (nil))

(insn 112 111 0 arch/arm/mm/init.c:361 (set (reg:SI 139 [ initrd_start.367 ])
        (plus:SI (reg:SI 177)
            (const_int -1073741824 [0xffffffffc0000000]))) -1 (nil))

;; initrd_start = initrd_start.367;

(insn 113 112 114 arch/arm/mm/init.c:361 (set (reg/f:SI 178)
        (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x111e8b40 initrd_start>)) -1 (nil))

(insn 114 113 0 arch/arm/mm/init.c:361 (set (mem/c/i:SI (reg/f:SI 178) [0 initrd_start+0 S4 A32])
        (reg:SI 139 [ initrd_start.367 ])) -1 (nil))

;; initrd_end = [plus_expr] initrd_start.367 + phys_initrd_size;

(insn 115 114 116 arch/arm/mm/init.c:362 (set (reg/f:SI 179)
        (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x111e8ba0 initrd_end>)) -1 (nil))

(insn 116 115 117 arch/arm/mm/init.c:362 (set (reg/f:SI 180)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 117 116 118 arch/arm/mm/init.c:362 (set (reg:SI 181)
        (mem/c/i:SI (plus:SI (reg/f:SI 180)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) -1 (nil))

(insn 118 117 119 arch/arm/mm/init.c:362 (set (reg:SI 182)
        (plus:SI (reg:SI 139 [ initrd_start.367 ])
            (reg:SI 181))) -1 (nil))

(insn 119 118 0 arch/arm/mm/init.c:362 (set (mem/c/i:SI (reg/f:SI 179) [0 initrd_end+0 S4 A32])
        (reg:SI 182)) -1 (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 120 119 121 93 "" [0 uses])

(note 121 120 0 NOTE_INSN_BASIC_BLOCK)

;; arm_mm_memblock_reserve ();

(call_insn 122 121 0 arch/arm/mm/init.c:366 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_mm_memblock_reserve") [flags 0x41] <function_decl 0x115b7280 arm_mm_memblock_reserve>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; D.25203 = mdesc->reserve;

(insn 123 122 0 arch/arm/mm/init.c:370 (set (reg/f:SI 138 [ D.25203 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 144 [ mdesc ])
                (const_int 36 [0x24])) [0 <variable>.reserve+0 S4 A32])) -1 (nil))

;; if (D.25203 != 0B)

(insn 124 123 125 arch/arm/mm/init.c:370 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 138 [ D.25203 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 125 124 0 arch/arm/mm/init.c:370 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))

;; Generating RTL for gimple basic block 14

;; D.25203 ();

(call_insn 127 126 0 arch/arm/mm/init.c:371 (parallel [
            (call (mem:SI (reg/f:SI 138 [ D.25203 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 128 127 129 94 "" [0 uses])

(note 129 128 0 NOTE_INSN_BASIC_BLOCK)

;; memblock_analyze ();

(call_insn 130 129 0 arch/arm/mm/init.c:373 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_analyze") [flags 0x41] <function_decl 0x113f7500 memblock_analyze>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; memblock_dump_all (); [tail call]

(call_insn/j 131 130 132 15 arch/arm/mm/init.c:374 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_dump_all") [flags 0x41] <function_decl 0x113f7d80 memblock_dump_all>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (nil))

(barrier 132 131 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/mm/init.c:329 (set (reg/v/f:SI 143 [ mi ])
        (reg:SI 0 r0 [ mi ])) -1 (nil))

(insn 3 2 4 2 arch/arm/mm/init.c:329 (set (reg/v/f:SI 144 [ mdesc ])
        (reg:SI 1 r1 [ mdesc ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/mm/init.c:332 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 8 7 9 3 arch/arm/mm/init.c:332 (set (reg:SI 146)
        (plus:SI (reg/f:SI 145)
            (const_int 4 [0x4]))) -1 (nil))

(insn 9 8 10 3 arch/arm/mm/init.c:332 (set (reg:SI 147)
        (plus:SI (reg:SI 146)
            (const_int 4 [0x4]))) -1 (nil))

(insn 10 9 11 3 arch/arm/mm/init.c:332 (set (reg/f:SI 148)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 11 10 12 3 arch/arm/mm/init.c:332 (set (reg:SI 149)
        (symbol_ref:SI ("meminfo_cmp") [flags 0x3] <function_decl 0x115b7c80 meminfo_cmp>)) -1 (nil))

(insn 12 11 13 3 arch/arm/mm/init.c:332 (set (reg:SI 150)
        (const_int 0 [0x0])) -1 (nil))

(insn 13 12 14 3 arch/arm/mm/init.c:332 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 150)) -1 (nil))

(insn 14 13 15 3 arch/arm/mm/init.c:332 (set (reg:SI 0 r0)
        (reg:SI 147)) -1 (nil))

(insn 15 14 16 3 arch/arm/mm/init.c:332 (set (reg:SI 1 r1)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 148)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) -1 (nil))

(insn 16 15 17 3 arch/arm/mm/init.c:332 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) -1 (nil))

(insn 17 16 18 3 arch/arm/mm/init.c:332 (set (reg:SI 3 r3)
        (reg:SI 149)) -1 (nil))

(call_insn 18 17 19 3 arch/arm/mm/init.c:332 (parallel [
            (call (mem:SI (symbol_ref:SI ("sort") [flags 0x41] <function_decl 0x11402380 sort>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(call_insn 19 18 20 3 arch/arm/mm/init.c:334 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_init") [flags 0x41] <function_decl 0x113f7480 memblock_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(insn 20 19 21 3 arch/arm/mm/init.c:334 (set (reg:SI 136 [ ivtmp.885 ])
        (const_int 0 [0x0])) -1 (nil))

(insn 21 20 22 3 arch/arm/mm/init.c:335 (set (reg/v:SI 137 [ i ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 22 21 23 3 arch/arm/mm/init.c:335 (set (pc)
        (label_ref 31)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 23 22 33)

;; Start of basic block ( 5) -> 4
;; Pred edge  5 [88.9%] 
(code_label 33 23 24 4 90 "" [1 uses])

(note 24 33 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 4 arch/arm/mm/init.c:328 (set (reg/f:SI 135 [ D.26496 ])
        (plus:SI (reg/v/f:SI 143 [ mi ])
            (reg:SI 136 [ ivtmp.885 ]))) -1 (nil))

(insn 26 25 27 4 arch/arm/mm/init.c:336 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26496 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) -1 (nil))

(insn 27 26 28 4 arch/arm/mm/init.c:336 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26496 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(call_insn 28 27 29 4 arch/arm/mm/init.c:336 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_add") [flags 0x41] <function_decl 0x113f7580 memblock_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 28 30 4 arch/arm/mm/init.c:335 discrim 2 (set (reg/v:SI 137 [ i ])
        (plus:SI (reg/v:SI 137 [ i ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 30 29 31 4 arch/arm/mm/init.c:335 discrim 2 (set (reg:SI 136 [ ivtmp.885 ])
        (plus:SI (reg:SI 136 [ ivtmp.885 ])
            (const_int 12 [0xc]))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [100.0%] 
;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(code_label 31 30 32 5 89 "" [1 uses])

(note 32 31 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 34 32 35 5 arch/arm/mm/init.c:335 (set (reg:SI 151)
        (mem/s/j:SI (reg/v/f:SI 143 [ mi ]) [0 <variable>.nr_banks+0 S4 A32])) -1 (nil))

(insn 35 34 36 5 arch/arm/mm/init.c:335 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ i ])
            (reg:SI 151))) -1 (nil))

(jump_insn 36 35 37 5 arch/arm/mm/init.c:335 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8889 [0x22b9])
        (nil)))
;; End of basic block 5 -> ( 4 6)

;; Succ edge  4 [88.9%] 
;; Succ edge  6 [11.1%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [11.1%]  (fallthru)
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 6 arch/arm/mm/init.c:342 (set (reg:SI 152)
        (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)
                (const_int 1073741824 [0x40000000])))) -1 (nil))

(insn 39 38 40 6 arch/arm/mm/init.c:342 (set (reg:SI 154)
        (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x11478300 _end>)) -1 (nil))

(insn 40 39 41 6 arch/arm/mm/init.c:342 (set (reg:SI 155)
        (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)) -1 (nil))

(insn 41 40 42 6 arch/arm/mm/init.c:342 (set (reg:SI 153)
        (minus:SI (reg:SI 154)
            (reg:SI 155))) -1 (nil))

(insn 42 41 43 6 arch/arm/mm/init.c:342 (set (reg:SI 0 r0)
        (reg:SI 152)) -1 (nil))

(insn 43 42 44 6 arch/arm/mm/init.c:342 (set (reg:SI 1 r1)
        (reg:SI 153)) -1 (nil))

(call_insn 44 43 45 6 arch/arm/mm/init.c:342 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_reserve") [flags 0x41] <function_decl 0x113f7700 memblock_reserve>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 45 44 46 6 arch/arm/mm/init.c:345 (set (reg/f:SI 156)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 46 45 47 6 arch/arm/mm/init.c:345 (set (reg:SI 142 [ phys_initrd_size.365 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 156)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) -1 (nil))

(insn 47 46 48 6 arch/arm/mm/init.c:345 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ phys_initrd_size.365 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 48 47 49 6 arch/arm/mm/init.c:345 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 9)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  9 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 7 arch/arm/mm/init.c:346 (set (reg/f:SI 157)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 51 50 52 7 arch/arm/mm/init.c:346 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 157) [0 phys_initrd_start+0 S4 A32])) -1 (nil))

(insn 52 51 53 7 arch/arm/mm/init.c:346 (set (reg:SI 1 r1)
        (reg:SI 142 [ phys_initrd_size.365 ])) -1 (nil))

(call_insn 53 52 54 7 arch/arm/mm/init.c:346 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_region_memory") [flags 0x41] <function_decl 0x113f7c00 memblock_is_region_memory>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 54 53 55 7 arch/arm/mm/init.c:346 (set (reg:SI 141 [ D.25190 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 55 54 56 7 arch/arm/mm/init.c:345 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.25190 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 56 55 57 7 arch/arm/mm/init.c:345 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [0.0%]  (fallthru)
;; Succ edge  9 [100.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [0.0%]  (fallthru)
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 8 arch/arm/mm/init.c:347 (set (reg:SI 158)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11160a80>)) -1 (nil))

(insn 59 58 60 8 arch/arm/mm/init.c:347 (set (reg/f:SI 159)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 60 59 61 8 arch/arm/mm/init.c:347 (set (reg/f:SI 160)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 61 60 62 8 arch/arm/mm/init.c:347 (set (reg:SI 0 r0)
        (reg:SI 158)) -1 (nil))

(insn 62 61 63 8 arch/arm/mm/init.c:347 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 159) [0 phys_initrd_start+0 S4 A32])) -1 (nil))

(insn 63 62 64 8 arch/arm/mm/init.c:347 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 160)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) -1 (nil))

(call_insn 64 63 65 8 arch/arm/mm/init.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 65 64 66 8 arch/arm/mm/init.c:349 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 66 65 67 8 arch/arm/mm/init.c:349 (set (reg:SI 162)
        (const_int 0 [0x0])) -1 (nil))

(insn 67 66 68 8 arch/arm/mm/init.c:349 (set (mem/c/i:SI (plus:SI (reg/f:SI 161)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 162)) -1 (nil))

(insn 68 67 69 8 arch/arm/mm/init.c:349 (set (reg/f:SI 163)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 69 68 70 8 arch/arm/mm/init.c:349 (set (reg:SI 164)
        (const_int 0 [0x0])) -1 (nil))

(insn 70 69 71 8 arch/arm/mm/init.c:349 (set (mem/c/i:SI (reg/f:SI 163) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 164)) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6 7 8) -> 9
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 71 70 72 9 91 "" [2 uses])

(note 72 71 73 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 9 arch/arm/mm/init.c:351 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 74 73 75 9 arch/arm/mm/init.c:351 (set (reg:SI 134 [ phys_initrd_size.892 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) -1 (nil))

(insn 75 74 76 9 arch/arm/mm/init.c:351 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ phys_initrd_size.892 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 77 9 arch/arm/mm/init.c:351 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 9 -> ( 10 12)

;; Succ edge  10 [29.0%]  (fallthru)
;; Succ edge  12 [71.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [29.0%]  (fallthru)
(note 77 76 78 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 10 arch/arm/mm/init.c:352 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 79 78 80 10 arch/arm/mm/init.c:352 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 166) [0 phys_initrd_start+0 S4 A32])) -1 (nil))

(insn 80 79 81 10 arch/arm/mm/init.c:352 (set (reg:SI 1 r1)
        (reg:SI 134 [ phys_initrd_size.892 ])) -1 (nil))

(call_insn 81 80 82 10 arch/arm/mm/init.c:352 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_region_reserved") [flags 0x41] <function_decl 0x113f7d00 memblock_is_region_reserved>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 82 81 83 10 arch/arm/mm/init.c:352 (set (reg:SI 140 [ D.25195 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 83 82 84 10 arch/arm/mm/init.c:351 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.25195 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 84 83 85 10 arch/arm/mm/init.c:351 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 10 -> ( 11 12)

;; Succ edge  11 [0.0%]  (fallthru)
;; Succ edge  12 [100.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [0.0%]  (fallthru)
(note 85 84 86 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 11 arch/arm/mm/init.c:353 (set (reg:SI 167)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1174ae00>)) -1 (nil))

(insn 87 86 88 11 arch/arm/mm/init.c:353 (set (reg/f:SI 168)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 88 87 89 11 arch/arm/mm/init.c:353 (set (reg/f:SI 169)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 89 88 90 11 arch/arm/mm/init.c:353 (set (reg:SI 0 r0)
        (reg:SI 167)) -1 (nil))

(insn 90 89 91 11 arch/arm/mm/init.c:353 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 168) [0 phys_initrd_start+0 S4 A32])) -1 (nil))

(insn 91 90 92 11 arch/arm/mm/init.c:353 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 169)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) -1 (nil))

(call_insn 92 91 93 11 arch/arm/mm/init.c:353 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 93 92 94 11 arch/arm/mm/init.c:355 (set (reg/f:SI 170)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 94 93 95 11 arch/arm/mm/init.c:355 (set (reg:SI 171)
        (const_int 0 [0x0])) -1 (nil))

(insn 95 94 96 11 arch/arm/mm/init.c:355 (set (mem/c/i:SI (plus:SI (reg/f:SI 170)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 171)) -1 (nil))

(insn 96 95 97 11 arch/arm/mm/init.c:355 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 97 96 98 11 arch/arm/mm/init.c:355 (set (reg:SI 173)
        (const_int 0 [0x0])) -1 (nil))

(insn 98 97 99 11 arch/arm/mm/init.c:355 (set (mem/c/i:SI (reg/f:SI 172) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 173)) -1 (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; Pred edge  9 [71.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 99 98 100 12 92 "" [2 uses])

(note 100 99 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 102 12 arch/arm/mm/init.c:357 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 102 101 103 12 arch/arm/mm/init.c:357 (set (reg:SI 133 [ phys_initrd_size.896 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 174)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) -1 (nil))

(insn 103 102 104 12 arch/arm/mm/init.c:357 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ phys_initrd_size.896 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 104 103 105 12 arch/arm/mm/init.c:357 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 12 -> ( 13 14)

;; Succ edge  13 [29.0%]  (fallthru)
;; Succ edge  14 [71.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [29.0%]  (fallthru)
(note 105 104 106 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 13 arch/arm/mm/init.c:358 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 107 106 108 13 arch/arm/mm/init.c:358 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 175) [0 phys_initrd_start+0 S4 A32])) -1 (nil))

(insn 108 107 109 13 arch/arm/mm/init.c:358 (set (reg:SI 1 r1)
        (reg:SI 133 [ phys_initrd_size.896 ])) -1 (nil))

(call_insn 109 108 110 13 arch/arm/mm/init.c:358 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_reserve") [flags 0x41] <function_decl 0x113f7700 memblock_reserve>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 110 109 111 13 arch/arm/mm/init.c:361 (set (reg/f:SI 176)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 111 110 112 13 arch/arm/mm/init.c:361 (set (reg:SI 177)
        (mem/c/i:SI (reg/f:SI 176) [0 phys_initrd_start+0 S4 A32])) -1 (nil))

(insn 112 111 113 13 arch/arm/mm/init.c:361 (set (reg:SI 139 [ initrd_start.367 ])
        (plus:SI (reg:SI 177)
            (const_int -1073741824 [0xffffffffc0000000]))) -1 (nil))

(insn 113 112 114 13 arch/arm/mm/init.c:361 (set (reg/f:SI 178)
        (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x111e8b40 initrd_start>)) -1 (nil))

(insn 114 113 115 13 arch/arm/mm/init.c:361 (set (mem/c/i:SI (reg/f:SI 178) [0 initrd_start+0 S4 A32])
        (reg:SI 139 [ initrd_start.367 ])) -1 (nil))

(insn 115 114 116 13 arch/arm/mm/init.c:362 (set (reg/f:SI 179)
        (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x111e8ba0 initrd_end>)) -1 (nil))

(insn 116 115 117 13 arch/arm/mm/init.c:362 (set (reg/f:SI 180)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 117 116 118 13 arch/arm/mm/init.c:362 (set (reg:SI 181)
        (mem/c/i:SI (plus:SI (reg/f:SI 180)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) -1 (nil))

(insn 118 117 119 13 arch/arm/mm/init.c:362 (set (reg:SI 182)
        (plus:SI (reg:SI 139 [ initrd_start.367 ])
            (reg:SI 181))) -1 (nil))

(insn 119 118 120 13 arch/arm/mm/init.c:362 (set (mem/c/i:SI (reg/f:SI 179) [0 initrd_end+0 S4 A32])
        (reg:SI 182)) -1 (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [71.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 120 119 121 14 93 "" [1 uses])

(note 121 120 122 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(call_insn 122 121 123 14 arch/arm/mm/init.c:366 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_mm_memblock_reserve") [flags 0x41] <function_decl 0x115b7280 arm_mm_memblock_reserve>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(insn 123 122 124 14 arch/arm/mm/init.c:370 (set (reg/f:SI 138 [ D.25203 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 144 [ mdesc ])
                (const_int 36 [0x24])) [0 <variable>.reserve+0 S4 A32])) -1 (nil))

(insn 124 123 125 14 arch/arm/mm/init.c:370 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 138 [ D.25203 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 125 124 126 14 arch/arm/mm/init.c:370 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))
;; End of basic block 14 -> ( 15 16)

;; Succ edge  15 [78.3%]  (fallthru)
;; Succ edge  16 [21.6%] 

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [78.3%]  (fallthru)
(note 126 125 127 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(call_insn 127 126 128 15 arch/arm/mm/init.c:371 (parallel [
            (call (mem:SI (reg/f:SI 138 [ D.25203 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [21.6%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 128 127 129 16 94 "" [1 uses])

(note 129 128 130 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(call_insn 130 129 131 16 arch/arm/mm/init.c:373 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_analyze") [flags 0x41] <function_decl 0x113f7500 memblock_analyze>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(call_insn/j 131 130 132 16 arch/arm/mm/init.c:374 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_dump_all") [flags 0x41] <function_decl 0x113f7d80 memblock_dump_all>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (nil))
;; End of basic block 16 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 132 131 137)

;; Start of basic block () -> 17
(note 137 132 134 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(jump_insn 134 137 135 17 arch/arm/mm/init.c:375 (set (pc)
        (label_ref 136)) -1 (nil))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%] 

(barrier 135 134 133)

;; Start of basic block () -> 18
(code_label 133 135 138 18 88 "" [0 uses])

(note 138 133 136 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [100.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 136 138 139 19 95 "" [1 uses])

(note 139 136 0 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 19 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function pfn_valid (pfn_valid)[0:1350]


;; Generating RTL for gimple basic block 2

;; D.25140 = memblock_is_memory (pfn << 12); [tail call]

(insn 6 5 7 2 arch/arm/mm/init.c:301 (set (reg:SI 136)
        (ashift:SI (reg/v:SI 135 [ pfn ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 7 6 8 2 arch/arm/mm/init.c:301 (set (reg:SI 0 r0)
        (reg:SI 136)) -1 (nil))

(call_insn/j 8 7 9 2 arch/arm/mm/init.c:301 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_memory") [flags 0x41] <function_decl 0x113f7b80 memblock_is_memory>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(barrier 9 8 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:300 (set (reg/v:SI 135 [ pfn ])
        (reg:SI 0 r0 [ pfn ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/mm/init.c:301 (set (reg:SI 136)
        (ashift:SI (reg/v:SI 135 [ pfn ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 7 6 8 3 arch/arm/mm/init.c:301 (set (reg:SI 0 r0)
        (reg:SI 136)) -1 (nil))

(call_insn/j 8 7 9 3 arch/arm/mm/init.c:301 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_memory") [flags 0x41] <function_decl 0x113f7b80 memblock_is_memory>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 9 8 19)

;; Start of basic block () -> 4
(note 19 9 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 19 14 4 arch/arm/mm/init.c:302 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 14 13 15 4 arch/arm/mm/init.c:302 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 15 14 16 4 arch/arm/mm/init.c:302 (set (pc)
        (label_ref 17)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 16 15 11)

;; Start of basic block () -> 5
(code_label 11 16 20 5 98 "" [0 uses])

(note 20 11 12 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 12 20 17 5 arch/arm/mm/init.c:302 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 17 12 21 6 99 "" [1 uses])

(note 21 17 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 18 21 0 6 arch/arm/mm/init.c:302 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function show_mem (show_mem)[0:1346]


;; Generating RTL for gimple basic block 2

;; printk (&"Mem-info:\n"[0]);

(insn 6 5 7 arch/arm/mm/init.c:97 (set (reg:SI 158)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x11768f30>)) -1 (nil))

(insn 7 6 8 arch/arm/mm/init.c:97 (set (reg:SI 0 r0)
        (reg:SI 158)) -1 (nil))

(call_insn 8 7 0 arch/arm/mm/init.c:97 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; show_free_areas (filter);

(insn 9 8 10 arch/arm/mm/init.c:98 (set (reg:SI 0 r0)
        (reg/v:SI 157 [ filter ])) -1 (nil))

(call_insn 10 9 0 arch/arm/mm/init.c:98 (parallel [
            (call (mem:SI (symbol_ref:SI ("show_free_areas") [flags 0x41] <function_decl 0x111b4600 show_free_areas>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; D.25004 = meminfo.nr_banks;

(insn 11 10 12 arch/arm/mm/init.c:100 discrim 1 (set (reg/f:SI 159)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 12 11 0 arch/arm/mm/init.c:100 discrim 1 (set (reg:SI 154 [ D.25004 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 159)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) -1 (nil))

;; mem_map.344 = mem_map;

(insn 13 12 14 arch/arm/mm/init.c:108 (set (reg/f:SI 160)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 14 13 0 arch/arm/mm/init.c:108 (set (reg/f:SI 155 [ mem_map.344 ])
        (mem/f/c/i:SI (reg/f:SI 160) [0 mem_map+0 S4 A32])) -1 (nil))

;; ivtmp.959 = 0;

(insn 15 14 0 arch/arm/mm/init.c:108 (set (reg:SI 136 [ ivtmp.959 ])
        (const_int 0 [0x0])) -1 (nil))

;; i = 0;

(insn 16 15 0 arch/arm/mm/init.c:100 (set (reg/v:SI 148 [ i ])
        (const_int 0 [0x0])) -1 (nil))

;; slab = 0;

(insn 17 16 0 arch/arm/mm/init.c:94 (set (reg/v:SI 149 [ slab ])
        (const_int 0 [0x0])) -1 (nil))

;; shared = 0;

(insn 18 17 0 arch/arm/mm/init.c:94 (set (reg/v:SI 150 [ shared ])
        (const_int 0 [0x0])) -1 (nil))

;; reserved = 0;

(insn 19 18 0 arch/arm/mm/init.c:93 (set (reg/v:SI 151 [ reserved ])
        (const_int 0 [0x0])) -1 (nil))

;; total = 0;

(insn 20 19 0 arch/arm/mm/init.c:93 (set (reg/v:SI 152 [ total ])
        (const_int 0 [0x0])) -1 (nil))

;; free = 0;

(insn 21 20 0 arch/arm/mm/init.c:93 (set (reg/v:SI 153 [ free ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 3

;; D.26570 = &meminfo + ivtmp.959;

(insn 25 24 26 arch/arm/mm/init.c:91 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 26 25 27 arch/arm/mm/init.c:91 (set (reg:SI 162)
        (plus:SI (reg/f:SI 161)
            (const_int 4 [0x4]))) -1 (nil))

(insn 27 26 0 arch/arm/mm/init.c:91 (set (reg/f:SI 135 [ D.26570 ])
        (plus:SI (reg:SI 162)
            (reg:SI 136 [ ivtmp.959 ]))) -1 (nil))

;; D.24980 = MEM[base: D.26570, offset: 4];

(insn 28 27 0 arch/arm/mm/init.c:105 (set (reg:SI 156 [ D.24980 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26570 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) -1 (nil))

;; page = mem_map.344 + (D.24980 >> 12) * 32;

(insn 29 28 30 arch/arm/mm/init.c:108 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 156 [ D.24980 ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 30 29 31 arch/arm/mm/init.c:108 (set (reg:SI 164)
        (ashift:SI (reg:SI 163)
            (const_int 5 [0x5]))) -1 (nil))

(insn 31 30 0 arch/arm/mm/init.c:108 (set (reg/v/f:SI 147 [ page ])
        (plus:SI (reg/f:SI 155 [ mem_map.344 ])
            (reg:SI 164))) -1 (nil))

;; end = mem_map.344 + (MEM[base: D.26570, offset: 8] + D.24980 >> 12) * 32;

(insn 32 31 33 arch/arm/mm/init.c:109 (set (reg:SI 166)
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26570 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 33 32 34 arch/arm/mm/init.c:109 (set (reg:SI 165)
        (plus:SI (reg:SI 156 [ D.24980 ])
            (reg:SI 166))) -1 (nil))

(insn 34 33 35 arch/arm/mm/init.c:109 (set (reg:SI 167)
        (lshiftrt:SI (reg:SI 165)
            (const_int 12 [0xc]))) -1 (nil))

(insn 35 34 36 arch/arm/mm/init.c:109 (set (reg:SI 168)
        (ashift:SI (reg:SI 167)
            (const_int 5 [0x5]))) -1 (nil))

(insn 36 35 0 arch/arm/mm/init.c:109 (set (reg/v/f:SI 146 [ end ])
        (plus:SI (reg/f:SI 155 [ mem_map.344 ])
            (reg:SI 168))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; total = total + 1;

(insn 38 37 0 arch/arm/mm/init.c:112 (set (reg/v:SI 152 [ total ])
        (plus:SI (reg/v:SI 152 [ total ])
            (const_int 1 [0x1]))) -1 (nil))

;; D.25950 = (const long unsigned int *) &page->flags;

(insn 39 38 0 include/linux/page-flags.h:207 (set (reg/f:SI 144 [ D.25950 ])
        (reg/v/f:SI 147 [ page ])) -1 (nil))

;; D.25946 ={v} *D.25950;

(insn 40 39 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 145 [ D.25946 ])
        (mem/v:SI (reg/f:SI 144 [ D.25950 ]) [0 S4 A32])) -1 (nil))

;; if (D.25946 & 1024 != 0)

(insn 41 40 42 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 169)
        (and:SI (reg:SI 145 [ D.25946 ])
            (const_int 1024 [0x400]))) -1 (nil))

(insn 42 41 43 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 43 42 0 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; reserved = reserved + 1;

(insn 45 44 0 arch/arm/mm/init.c:114 (set (reg/v:SI 151 [ reserved ])
        (plus:SI (reg/v:SI 151 [ reserved ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 48 47 49 102 "" [0 uses])

(note 49 48 0 NOTE_INSN_BASIC_BLOCK)

;; D.25959 ={v} *D.25950;

(insn 50 49 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 143 [ D.25959 ])
        (mem/v:SI (reg/f:SI 144 [ D.25950 ]) [0 S4 A32])) -1 (nil))

;; if (D.25959 & 128 != 0)

(insn 51 50 52 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 170)
        (and:SI (reg:SI 143 [ D.25959 ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 52 51 53 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 53 52 0 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 7

;; slab = slab + 1;

(insn 55 54 0 arch/arm/mm/init.c:118 (set (reg/v:SI 149 [ slab ])
        (plus:SI (reg/v:SI 149 [ slab ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 58 57 59 104 "" [0 uses])

(note 59 58 0 NOTE_INSN_BASIC_BLOCK)

;; D.25974 ={v} *D.25950;

(insn 60 59 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 141 [ D.25974 ])
        (mem/v:SI (reg/f:SI 144 [ D.25950 ]) [0 S4 A32])) -1 (nil))

;; if (D.25974 & 32768 != 0)

(insn 61 60 62 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 171)
        (and:SI (reg:SI 141 [ D.25974 ])
            (const_int 32768 [0x8000]))) -1 (nil))

(insn 62 61 63 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 63 62 0 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 9

;; page.962 = page;

(insn 65 64 0 include/linux/mm.h:356 (set (reg/v/f:SI 134 [ page.962 ])
        (reg/v/f:SI 147 [ page ])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 68 67 69 105 "" [0 uses])

(note 69 68 0 NOTE_INSN_BASIC_BLOCK)

;; page.962 = MEM[base: page, offset: 28];

(insn 70 69 0 include/linux/mm.h:355 (set (reg/v/f:SI 134 [ page.962 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ page ])
                (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32])) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 71 70 72 106 "" [0 uses])

(note 72 71 0 NOTE_INSN_BASIC_BLOCK)

;; D.25979 = (volatile int *) &page.962->D.8033.D.8032.D.8031._count.counter;

(insn 73 72 0 include/linux/mm.h:376 (set (reg/f:SI 140 [ D.25979 ])
        (plus:SI (reg/v/f:SI 134 [ page.962 ])
            (const_int 16 [0x10]))) -1 (nil))

;; D.25970 ={v} *D.25979;

(insn 74 73 0 include/linux/mm.h:376 (set (reg:SI 142 [ D.25970 ])
        (mem/v:SI (reg/f:SI 140 [ D.25979 ]) [0 S4 A32])) -1 (nil))

;; if (D.25970 == 0)

(insn 75 74 76 arch/arm/mm/init.c:119 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.25970 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 0 arch/arm/mm/init.c:119 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 12

;; free = free + 1;

(insn 78 77 0 arch/arm/mm/init.c:120 (set (reg/v:SI 153 [ free ])
        (plus:SI (reg/v:SI 153 [ free ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 81 80 82 107 "" [0 uses])

(note 82 81 0 NOTE_INSN_BASIC_BLOCK)

;; D.25991 ={v} *D.25950;

(insn 83 82 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.25991 ])
        (mem/v:SI (reg/f:SI 144 [ D.25950 ]) [0 S4 A32])) -1 (nil))

;; if (D.25991 & 32768 != 0)

(insn 84 83 85 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 172)
        (and:SI (reg:SI 138 [ D.25991 ])
            (const_int 32768 [0x8000]))) -1 (nil))

(insn 85 84 86 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 86 85 0 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 14

;; page.963 = page;

(insn 88 87 0 include/linux/mm.h:356 (set (reg/v/f:SI 133 [ page.963 ])
        (reg/v/f:SI 147 [ page ])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 91 90 92 108 "" [0 uses])

(note 92 91 0 NOTE_INSN_BASIC_BLOCK)

;; page.963 = MEM[base: page, offset: 28];

(insn 93 92 0 include/linux/mm.h:355 (set (reg/v/f:SI 133 [ page.963 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ page ])
                (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32])) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 94 93 95 109 "" [0 uses])

(note 95 94 0 NOTE_INSN_BASIC_BLOCK)

;; D.25996 = (volatile int *) &page.963->D.8033.D.8032.D.8031._count.counter;

(insn 96 95 0 include/linux/mm.h:376 (set (reg/f:SI 137 [ D.25996 ])
        (plus:SI (reg/v/f:SI 133 [ page.963 ])
            (const_int 16 [0x10]))) -1 (nil))

;; D.25987 ={v} *D.25996;

(insn 97 96 0 include/linux/mm.h:376 (set (reg:SI 139 [ D.25987 ])
        (mem/v:SI (reg/f:SI 137 [ D.25996 ]) [0 S4 A32])) -1 (nil))

;; shared = (D.25987 + -1) + shared;

(insn 98 97 99 arch/arm/mm/init.c:122 (set (reg:SI 173)
        (plus:SI (reg:SI 139 [ D.25987 ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(insn 99 98 0 arch/arm/mm/init.c:122 (set (reg/v:SI 150 [ shared ])
        (plus:SI (reg/v:SI 150 [ shared ])
            (reg:SI 173))) -1 (nil))

;; Generating RTL for gimple basic block 17

;; 

(code_label 100 99 101 103 "" [0 uses])

(note 101 100 0 NOTE_INSN_BASIC_BLOCK)

;; page = page + 32;

(insn 102 101 0 arch/arm/mm/init.c:123 (set (reg/v/f:SI 147 [ page ])
        (plus:SI (reg/v/f:SI 147 [ page ])
            (const_int 32 [0x20]))) -1 (nil))

;; if (page < end)

(insn 104 102 105 arch/arm/mm/init.c:124 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 147 [ page ])
            (reg/v/f:SI 146 [ end ]))) -1 (nil))

(jump_insn 105 104 0 arch/arm/mm/init.c:124 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))

;; Generating RTL for gimple basic block 18

;; i = i + 1;

(insn 107 106 0 arch/arm/mm/init.c:100 (set (reg/v:SI 148 [ i ])
        (plus:SI (reg/v:SI 148 [ i ])
            (const_int 1 [0x1]))) -1 (nil))

;; ivtmp.959 = ivtmp.959 + 12;

(insn 108 107 0 arch/arm/mm/init.c:100 (set (reg:SI 136 [ ivtmp.959 ])
        (plus:SI (reg:SI 136 [ ivtmp.959 ])
            (const_int 12 [0xc]))) -1 (nil))

;; Generating RTL for gimple basic block 19

;; 

(code_label 109 108 110 101 "" [0 uses])

(note 110 109 0 NOTE_INSN_BASIC_BLOCK)

;; if (i < D.25004)

(insn 112 110 113 arch/arm/mm/init.c:100 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ i ])
            (reg:SI 154 [ D.25004 ]))) -1 (nil))

(jump_insn 113 112 0 arch/arm/mm/init.c:100 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))

;; Generating RTL for gimple basic block 20

;; printk (&"%d pages of RAM\n"[0], total);

(insn 115 114 116 arch/arm/mm/init.c:127 (set (reg:SI 174)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11769900>)) -1 (nil))

(insn 116 115 117 arch/arm/mm/init.c:127 (set (reg:SI 0 r0)
        (reg:SI 174)) -1 (nil))

(insn 117 116 118 arch/arm/mm/init.c:127 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ total ])) -1 (nil))

(call_insn 118 117 0 arch/arm/mm/init.c:127 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; printk (&"%d free pages\n"[0], free);

(insn 119 118 120 arch/arm/mm/init.c:128 (set (reg:SI 175)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11769b70>)) -1 (nil))

(insn 120 119 121 arch/arm/mm/init.c:128 (set (reg:SI 0 r0)
        (reg:SI 175)) -1 (nil))

(insn 121 120 122 arch/arm/mm/init.c:128 (set (reg:SI 1 r1)
        (reg/v:SI 153 [ free ])) -1 (nil))

(call_insn 122 121 0 arch/arm/mm/init.c:128 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; printk (&"%d reserved pages\n"[0], reserved);

(insn 123 122 124 arch/arm/mm/init.c:129 (set (reg:SI 176)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11769ed0>)) -1 (nil))

(insn 124 123 125 arch/arm/mm/init.c:129 (set (reg:SI 0 r0)
        (reg:SI 176)) -1 (nil))

(insn 125 124 126 arch/arm/mm/init.c:129 (set (reg:SI 1 r1)
        (reg/v:SI 151 [ reserved ])) -1 (nil))

(call_insn 126 125 0 arch/arm/mm/init.c:129 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; printk (&"%d slab pages\n"[0], slab);

(insn 127 126 128 arch/arm/mm/init.c:130 (set (reg:SI 177)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x11765930>)) -1 (nil))

(insn 128 127 129 arch/arm/mm/init.c:130 (set (reg:SI 0 r0)
        (reg:SI 177)) -1 (nil))

(insn 129 128 130 arch/arm/mm/init.c:130 (set (reg:SI 1 r1)
        (reg/v:SI 149 [ slab ])) -1 (nil))

(call_insn 130 129 0 arch/arm/mm/init.c:130 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; printk (&"%d pages shared\n"[0], shared);

(insn 131 130 132 arch/arm/mm/init.c:131 (set (reg:SI 178)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x1176c0c0>)) -1 (nil))

(insn 132 131 133 arch/arm/mm/init.c:131 (set (reg:SI 0 r0)
        (reg:SI 178)) -1 (nil))

(insn 133 132 134 arch/arm/mm/init.c:131 (set (reg:SI 1 r1)
        (reg/v:SI 150 [ shared ])) -1 (nil))

(call_insn 134 133 0 arch/arm/mm/init.c:131 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; printk (&"%d pages swap cached\n"[0], 0); [tail call]

(insn 135 134 136 20 arch/arm/mm/init.c:132 (set (reg:SI 179)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x1176c1b0>)) -1 (nil))

(insn 136 135 137 20 arch/arm/mm/init.c:132 (set (reg:SI 0 r0)
        (reg:SI 179)) -1 (nil))

(insn 137 136 138 20 arch/arm/mm/init.c:132 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn/j 138 137 139 20 arch/arm/mm/init.c:132 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(barrier 139 138 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:92 (set (reg/v:SI 157 [ filter ])
        (reg:SI 0 r0 [ filter ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/mm/init.c:97 (set (reg:SI 158)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x11768f30>)) -1 (nil))

(insn 7 6 8 3 arch/arm/mm/init.c:97 (set (reg:SI 0 r0)
        (reg:SI 158)) -1 (nil))

(call_insn 8 7 9 3 arch/arm/mm/init.c:97 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 3 arch/arm/mm/init.c:98 (set (reg:SI 0 r0)
        (reg/v:SI 157 [ filter ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/mm/init.c:98 (parallel [
            (call (mem:SI (symbol_ref:SI ("show_free_areas") [flags 0x41] <function_decl 0x111b4600 show_free_areas>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/mm/init.c:100 discrim 1 (set (reg/f:SI 159)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 12 11 13 3 arch/arm/mm/init.c:100 discrim 1 (set (reg:SI 154 [ D.25004 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 159)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) -1 (nil))

(insn 13 12 14 3 arch/arm/mm/init.c:108 (set (reg/f:SI 160)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) -1 (nil))

(insn 14 13 15 3 arch/arm/mm/init.c:108 (set (reg/f:SI 155 [ mem_map.344 ])
        (mem/f/c/i:SI (reg/f:SI 160) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 15 14 16 3 arch/arm/mm/init.c:108 (set (reg:SI 136 [ ivtmp.959 ])
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 17 3 arch/arm/mm/init.c:100 (set (reg/v:SI 148 [ i ])
        (const_int 0 [0x0])) -1 (nil))

(insn 17 16 18 3 arch/arm/mm/init.c:94 (set (reg/v:SI 149 [ slab ])
        (const_int 0 [0x0])) -1 (nil))

(insn 18 17 19 3 arch/arm/mm/init.c:94 (set (reg/v:SI 150 [ shared ])
        (const_int 0 [0x0])) -1 (nil))

(insn 19 18 20 3 arch/arm/mm/init.c:93 (set (reg/v:SI 151 [ reserved ])
        (const_int 0 [0x0])) -1 (nil))

(insn 20 19 21 3 arch/arm/mm/init.c:93 (set (reg/v:SI 152 [ total ])
        (const_int 0 [0x0])) -1 (nil))

(insn 21 20 22 3 arch/arm/mm/init.c:93 (set (reg/v:SI 153 [ free ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 22 21 23 3 arch/arm/mm/init.c:100 (set (pc)
        (label_ref 109)) -1 (nil))
;; End of basic block 3 -> ( 20)

;; Succ edge  20 [100.0%] 

(barrier 23 22 111)

;; Start of basic block ( 20) -> 4
;; Pred edge  20 [91.0%] 
(code_label 111 23 24 4 111 "" [1 uses])

(note 24 111 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 4 arch/arm/mm/init.c:91 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 26 25 27 4 arch/arm/mm/init.c:91 (set (reg:SI 162)
        (plus:SI (reg/f:SI 161)
            (const_int 4 [0x4]))) -1 (nil))

(insn 27 26 28 4 arch/arm/mm/init.c:91 (set (reg/f:SI 135 [ D.26570 ])
        (plus:SI (reg:SI 162)
            (reg:SI 136 [ ivtmp.959 ]))) -1 (nil))

(insn 28 27 29 4 arch/arm/mm/init.c:105 (set (reg:SI 156 [ D.24980 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26570 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) -1 (nil))

(insn 29 28 30 4 arch/arm/mm/init.c:108 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 156 [ D.24980 ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 30 29 31 4 arch/arm/mm/init.c:108 (set (reg:SI 164)
        (ashift:SI (reg:SI 163)
            (const_int 5 [0x5]))) -1 (nil))

(insn 31 30 32 4 arch/arm/mm/init.c:108 (set (reg/v/f:SI 147 [ page ])
        (plus:SI (reg/f:SI 155 [ mem_map.344 ])
            (reg:SI 164))) -1 (nil))

(insn 32 31 33 4 arch/arm/mm/init.c:109 (set (reg:SI 166)
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26570 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) -1 (nil))

(insn 33 32 34 4 arch/arm/mm/init.c:109 (set (reg:SI 165)
        (plus:SI (reg:SI 156 [ D.24980 ])
            (reg:SI 166))) -1 (nil))

(insn 34 33 35 4 arch/arm/mm/init.c:109 (set (reg:SI 167)
        (lshiftrt:SI (reg:SI 165)
            (const_int 12 [0xc]))) -1 (nil))

(insn 35 34 36 4 arch/arm/mm/init.c:109 (set (reg:SI 168)
        (ashift:SI (reg:SI 167)
            (const_int 5 [0x5]))) -1 (nil))

(insn 36 35 103 4 arch/arm/mm/init.c:109 (set (reg/v/f:SI 146 [ end ])
        (plus:SI (reg/f:SI 155 [ mem_map.344 ])
            (reg:SI 168))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 18) -> 5
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  18 [86.0%]  (dfs_back)
(code_label 103 36 37 5 110 "" [1 uses])

(note 37 103 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 arch/arm/mm/init.c:112 (set (reg/v:SI 152 [ total ])
        (plus:SI (reg/v:SI 152 [ total ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 39 38 40 5 include/linux/page-flags.h:207 (set (reg/f:SI 144 [ D.25950 ])
        (reg/v/f:SI 147 [ page ])) -1 (nil))

(insn 40 39 41 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 145 [ D.25946 ])
        (mem/v:SI (reg/f:SI 144 [ D.25950 ]) [0 S4 A32])) -1 (nil))

(insn 41 40 42 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 169)
        (and:SI (reg:SI 145 [ D.25946 ])
            (const_int 1024 [0x400]))) -1 (nil))

(insn 42 41 43 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 43 42 44 5 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 6 arch/arm/mm/init.c:114 (set (reg/v:SI 151 [ reserved ])
        (plus:SI (reg/v:SI 151 [ reserved ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 46 45 47 6 arch/arm/mm/init.c:114 (set (pc)
        (label_ref 100)) -1 (nil))
;; End of basic block 6 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 47 46 48)

;; Start of basic block ( 5) -> 7
;; Pred edge  5 [50.0%] 
(code_label 48 47 49 7 102 "" [1 uses])

(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 7 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 143 [ D.25959 ])
        (mem/v:SI (reg/f:SI 144 [ D.25950 ]) [0 S4 A32])) -1 (nil))

(insn 51 50 52 7 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 170)
        (and:SI (reg:SI 143 [ D.25959 ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 52 51 53 7 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 53 52 54 7 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [50.0%]  (fallthru)
(note 54 53 55 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 8 arch/arm/mm/init.c:118 (set (reg/v:SI 149 [ slab ])
        (plus:SI (reg/v:SI 149 [ slab ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 56 55 57 8 arch/arm/mm/init.c:118 (set (pc)
        (label_ref 100)) -1 (nil))
;; End of basic block 8 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 57 56 58)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [50.0%] 
(code_label 58 57 59 9 104 "" [1 uses])

(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 9 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 141 [ D.25974 ])
        (mem/v:SI (reg/f:SI 144 [ D.25950 ]) [0 S4 A32])) -1 (nil))

(insn 61 60 62 9 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 171)
        (and:SI (reg:SI 141 [ D.25974 ])
            (const_int 32768 [0x8000]))) -1 (nil))

(insn 62 61 63 9 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 63 62 64 9 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 68)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 9 -> ( 11 10)

;; Succ edge  11 [0.0%] 
;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
(note 64 63 65 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 10 include/linux/mm.h:356 (set (reg/v/f:SI 134 [ page.962 ])
        (reg/v/f:SI 147 [ page ])) -1 (nil))

(jump_insn 66 65 67 10 include/linux/mm.h:356 (set (pc)
        (label_ref 71)) -1 (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 67 66 68)

;; Start of basic block ( 9) -> 11
;; Pred edge  9 [0.0%] 
(code_label 68 67 69 11 105 "" [1 uses])

(note 69 68 70 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 11 include/linux/mm.h:355 (set (reg/v/f:SI 134 [ page.962 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ page ])
                (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32])) -1 (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10 [100.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 71 70 72 12 106 "" [1 uses])

(note 72 71 73 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 12 include/linux/mm.h:376 (set (reg/f:SI 140 [ D.25979 ])
        (plus:SI (reg/v/f:SI 134 [ page.962 ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 74 73 75 12 include/linux/mm.h:376 (set (reg:SI 142 [ D.25970 ])
        (mem/v:SI (reg/f:SI 140 [ D.25979 ]) [0 S4 A32])) -1 (nil))

(insn 75 74 76 12 arch/arm/mm/init.c:119 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.25970 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 77 12 arch/arm/mm/init.c:119 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 13 14)

;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [50.0%]  (fallthru)
(note 77 76 78 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 13 arch/arm/mm/init.c:120 (set (reg/v:SI 153 [ free ])
        (plus:SI (reg/v:SI 153 [ free ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 79 78 80 13 arch/arm/mm/init.c:120 (set (pc)
        (label_ref 100)) -1 (nil))
;; End of basic block 13 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 80 79 81)

;; Start of basic block ( 12) -> 14
;; Pred edge  12 [50.0%] 
(code_label 81 80 82 14 107 "" [1 uses])

(note 82 81 83 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 14 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.25991 ])
        (mem/v:SI (reg/f:SI 144 [ D.25950 ]) [0 S4 A32])) -1 (nil))

(insn 84 83 85 14 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 172)
        (and:SI (reg:SI 138 [ D.25991 ])
            (const_int 32768 [0x8000]))) -1 (nil))

(insn 85 84 86 14 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 86 85 87 14 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 14 -> ( 16 15)

;; Succ edge  16 [0.0%] 
;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [100.0%]  (fallthru)
(note 87 86 88 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 15 include/linux/mm.h:356 (set (reg/v/f:SI 133 [ page.963 ])
        (reg/v/f:SI 147 [ page ])) -1 (nil))

(jump_insn 89 88 90 15 include/linux/mm.h:356 (set (pc)
        (label_ref 94)) -1 (nil))
;; End of basic block 15 -> ( 17)

;; Succ edge  17 [100.0%] 

(barrier 90 89 91)

;; Start of basic block ( 14) -> 16
;; Pred edge  14 [0.0%] 
(code_label 91 90 92 16 108 "" [1 uses])

(note 92 91 93 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 16 include/linux/mm.h:355 (set (reg/v/f:SI 133 [ page.963 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ page ])
                (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32])) -1 (nil))
;; End of basic block 16 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; Pred edge  15 [100.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 94 93 95 17 109 "" [1 uses])

(note 95 94 96 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 17 include/linux/mm.h:376 (set (reg/f:SI 137 [ D.25996 ])
        (plus:SI (reg/v/f:SI 133 [ page.963 ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 97 96 98 17 include/linux/mm.h:376 (set (reg:SI 139 [ D.25987 ])
        (mem/v:SI (reg/f:SI 137 [ D.25996 ]) [0 S4 A32])) -1 (nil))

(insn 98 97 99 17 arch/arm/mm/init.c:122 (set (reg:SI 173)
        (plus:SI (reg:SI 139 [ D.25987 ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(insn 99 98 100 17 arch/arm/mm/init.c:122 (set (reg/v:SI 150 [ shared ])
        (plus:SI (reg/v:SI 150 [ shared ])
            (reg:SI 173))) -1 (nil))
;; End of basic block 17 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 6 17 8 13) -> 18
;; Pred edge  6 [100.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
;; Pred edge  13 [100.0%] 
(code_label 100 99 101 18 103 "" [3 uses])

(note 101 100 102 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 104 18 arch/arm/mm/init.c:123 (set (reg/v/f:SI 147 [ page ])
        (plus:SI (reg/v/f:SI 147 [ page ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 104 102 105 18 arch/arm/mm/init.c:124 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 147 [ page ])
            (reg/v/f:SI 146 [ end ]))) -1 (nil))

(jump_insn 105 104 106 18 arch/arm/mm/init.c:124 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))
;; End of basic block 18 -> ( 5 19)

;; Succ edge  5 [86.0%]  (dfs_back)
;; Succ edge  19 [14.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [14.0%]  (fallthru)
(note 106 105 107 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 19 arch/arm/mm/init.c:100 (set (reg/v:SI 148 [ i ])
        (plus:SI (reg/v:SI 148 [ i ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 108 107 109 19 arch/arm/mm/init.c:100 (set (reg:SI 136 [ ivtmp.959 ])
        (plus:SI (reg:SI 136 [ ivtmp.959 ])
            (const_int 12 [0xc]))) -1 (nil))
;; End of basic block 19 -> ( 20)

;; Succ edge  20 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 19) -> 20
;; Pred edge  3 [100.0%] 
;; Pred edge  19 [100.0%]  (fallthru,dfs_back)
(code_label 109 108 110 20 101 "" [1 uses])

(note 110 109 112 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 112 110 113 20 arch/arm/mm/init.c:100 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ i ])
            (reg:SI 154 [ D.25004 ]))) -1 (nil))

(jump_insn 113 112 114 20 arch/arm/mm/init.c:100 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 20 -> ( 4 21)

;; Succ edge  4 [91.0%] 
;; Succ edge  21 [9.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [9.0%]  (fallthru)
(note 114 113 115 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 21 arch/arm/mm/init.c:127 (set (reg:SI 174)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11769900>)) -1 (nil))

(insn 116 115 117 21 arch/arm/mm/init.c:127 (set (reg:SI 0 r0)
        (reg:SI 174)) -1 (nil))

(insn 117 116 118 21 arch/arm/mm/init.c:127 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ total ])) -1 (nil))

(call_insn 118 117 119 21 arch/arm/mm/init.c:127 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 119 118 120 21 arch/arm/mm/init.c:128 (set (reg:SI 175)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11769b70>)) -1 (nil))

(insn 120 119 121 21 arch/arm/mm/init.c:128 (set (reg:SI 0 r0)
        (reg:SI 175)) -1 (nil))

(insn 121 120 122 21 arch/arm/mm/init.c:128 (set (reg:SI 1 r1)
        (reg/v:SI 153 [ free ])) -1 (nil))

(call_insn 122 121 123 21 arch/arm/mm/init.c:128 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 123 122 124 21 arch/arm/mm/init.c:129 (set (reg:SI 176)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11769ed0>)) -1 (nil))

(insn 124 123 125 21 arch/arm/mm/init.c:129 (set (reg:SI 0 r0)
        (reg:SI 176)) -1 (nil))

(insn 125 124 126 21 arch/arm/mm/init.c:129 (set (reg:SI 1 r1)
        (reg/v:SI 151 [ reserved ])) -1 (nil))

(call_insn 126 125 127 21 arch/arm/mm/init.c:129 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 127 126 128 21 arch/arm/mm/init.c:130 (set (reg:SI 177)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x11765930>)) -1 (nil))

(insn 128 127 129 21 arch/arm/mm/init.c:130 (set (reg:SI 0 r0)
        (reg:SI 177)) -1 (nil))

(insn 129 128 130 21 arch/arm/mm/init.c:130 (set (reg:SI 1 r1)
        (reg/v:SI 149 [ slab ])) -1 (nil))

(call_insn 130 129 131 21 arch/arm/mm/init.c:130 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 131 130 132 21 arch/arm/mm/init.c:131 (set (reg:SI 178)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x1176c0c0>)) -1 (nil))

(insn 132 131 133 21 arch/arm/mm/init.c:131 (set (reg:SI 0 r0)
        (reg:SI 178)) -1 (nil))

(insn 133 132 134 21 arch/arm/mm/init.c:131 (set (reg:SI 1 r1)
        (reg/v:SI 150 [ shared ])) -1 (nil))

(call_insn 134 133 135 21 arch/arm/mm/init.c:131 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 135 134 136 21 arch/arm/mm/init.c:132 (set (reg:SI 179)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x1176c1b0>)) -1 (nil))

(insn 136 135 137 21 arch/arm/mm/init.c:132 (set (reg:SI 0 r0)
        (reg:SI 179)) -1 (nil))

(insn 137 136 138 21 arch/arm/mm/init.c:132 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(call_insn/j 138 137 139 21 arch/arm/mm/init.c:132 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 21 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 139 138 144)

;; Start of basic block () -> 22
(note 144 139 141 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(jump_insn 141 144 142 22 arch/arm/mm/init.c:133 (set (pc)
        (label_ref 143)) -1 (nil))
;; End of basic block 22 -> ( 24)

;; Succ edge  24 [100.0%] 

(barrier 142 141 140)

;; Start of basic block () -> 23
(code_label 140 142 145 23 100 "" [0 uses])

(note 145 140 143 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 23 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; Pred edge  22 [100.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 143 145 146 24 112 "" [1 uses])

(note 146 143 0 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 24 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)

