#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Jan 10 17:39:20 2018
# Process ID: 6784
# Current directory: C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3184 C:\Users\Karma\Documents\workspace\final_project\project_bubble_vga\project_bubble_vga.xpr
# Log file: C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/vivado.log
# Journal file: C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/bd/system/system.bd}
create_peripheral xilinx.com user vga_axi_b 1.0 -dir C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:vga_axi_b:1.0]
set_property VALUE 32 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:vga_axi_b:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:vga_axi_b:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:vga_axi_b:1.0]
set_property  ip_repo_paths  {C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0 C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/VGA_B_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_vga_axi_b_v1_0 -directory C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0/component.xml
update_compile_order -fileset sources_1
close [ open C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_b.v w ]
add_files C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_b.v
update_compile_order -fileset sources_1
remove_files  C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_b.v
add_files -norecurse -scan_for_includes -copy_to c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0/src C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0/hdl/vga_b.v
add_files -norecurse -scan_for_includes -copy_to c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0/src C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_b.v
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
add_files -norecurse -scan_for_includes -copy_to c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0/src C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_b.v
close [ open C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0/hdl/vga_b.v w ]
add_files C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0/hdl/vga_b.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:vga_axi_b:1.0 vga_axi_b_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins vga_axi_b_0/pixel_clock]
set_property location {4 1604 1110} [get_bd_cells vga_axi_b_0]
connect_bd_net [get_bd_pins vga_axi_b_0/s00_axi_aclk] [get_bd_pins mig_7series_0/ui_clk]
connect_bd_net [get_bd_pins vga_axi_b_0/s00_axi_aresetn] [get_bd_pins rst_mig_7series_0_100M/peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins vga_axi_b_0/vsync] [get_bd_pins vga_axi_b_0/hsync] [get_bd_pins vga_axi_b_0/blue] [get_bd_pins vga_axi_b_0/red] [get_bd_pins vga_axi_b_0/green]
endgroup
set_property location {4 1690 1212} [get_bd_cells vga_axi_b_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins vga_axi_b_0/S00_AXI]
ipx::edit_ip_in_project -upgrade true -name vga_axi_b_v1_0_project -directory C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.tmp/vga_axi_b_v1_0_project c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0
ipx::edit_ip_in_project -upgrade true -name vga_axi_b_v1_0_project -directory C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.tmp/vga_axi_b_v1_0_project c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0/component.xml
update_compile_order -fileset sources_1
set_property name S00_AXI_VGA [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::current_core]]
close_project
delete_bd_objs [get_bd_nets vga_axi_b_0_hsync] [get_bd_nets vga_axi_b_0_vsync] [get_bd_nets vga_axi_b_0_red] [get_bd_nets vga_axi_b_0_blue] [get_bd_nets vga_axi_b_0_green] [get_bd_intf_nets microblaze_0_axi_periph_M11_AXI] [get_bd_nets clk_wiz_0_clk_out3] [get_bd_cells vga_axi_b_0]
delete_bd_objs [get_bd_ports hsync] [get_bd_ports red] [get_bd_ports green] [get_bd_ports vsync] [get_bd_ports blue]
save_bd_design
create_peripheral xilinx.com user vga_axi_b 1.0 -dir C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo
add_peripheral_interface S00_VGA_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:vga_axi_b:1.0]
set_property VALUE 32 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_VGA_AXI -of_objects [ipx::find_open_core xilinx.com:user:vga_axi_b:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:vga_axi_b:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:vga_axi_b:1.0]
set_property  ip_repo_paths  {C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0 C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0 C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/VGA_B_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_vga_axi_b_v1_0 -directory C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0/component.xml
update_compile_order -fileset sources_1
close [ open C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0/hdl/vga_b.v w ]
add_files C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0/hdl/vga_b.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_b_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:vga_axi_b:1.0 vga_axi_b_0
endgroup
set_property location {5 1947 1217} [get_bd_cells vga_axi_b_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins vga_axi_b_0/pixel_clock]
startgroup
endgroup
connect_bd_net [get_bd_pins vga_axi_b_0/s00_vga_axi_aclk] [get_bd_pins mig_7series_0/ui_clk]
connect_bd_net [get_bd_pins vga_axi_b_0/s00_vga_axi_aresetn] [get_bd_pins rst_mig_7series_0_100M/peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins vga_axi_b_0/vsync] [get_bd_pins vga_axi_b_0/hsync] [get_bd_pins vga_axi_b_0/blue] [get_bd_pins vga_axi_b_0/red] [get_bd_pins vga_axi_b_0/green]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins vga_axi_b_0/S00_VGA_AXI]
set_property location {4 1970 1210} [get_bd_cells vga_axi_b_0]
set_property location {4 1970 1200} [get_bd_cells vga_axi_b_0]
set_property location {4 1970 1190} [get_bd_cells vga_axi_b_0]
set_property location {4 1970 1180} [get_bd_cells vga_axi_b_0]
set_property location {4 1970 1170} [get_bd_cells vga_axi_b_0]
set_property location {4 1970 1160} [get_bd_cells vga_axi_b_0]
set_property location {2200 1010} [get_bd_ports ACL_SCLK]
set_property location {2200 1030} [get_bd_ports ACL_CSN]
set_property location {2200 870} [get_bd_ports push]
save_bd_design
make_wrapper -files [get_files C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/bd/system/system.bd] -top
validate_bd_design -force
save_bd_design
reset_run synth_1
reset_run system_xbar_0_synth_1
reset_run system_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.runs/impl_1/system_wrapper.sysdef C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.sdk -hwspec C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.sdk/system_wrapper.hdf
open_bd_design {C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/bd/system/system.bd}
