// Seed: 1396286420
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  assign module_2.type_6 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_6;
  wire id_7;
  assign id_2 = id_6 + -1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_6
  );
  parameter id_8 = id_3;
endmodule
module module_2 (
    output tri0 id_0,
    id_14,
    output wor id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri id_8,
    input wire id_9,
    input tri0 id_10,
    output tri id_11,
    input tri0 id_12
);
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
