vendor_name = ModelSim
source_file = 1, C:/altera/13.1/bi_de/bi_de.vhd
source_file = 1, C:/altera/13.1/half_adder/half_adder.vhd
source_file = 1, C:/altera/13.1/full_adder4/full_adder4.vhd
source_file = 1, C:/altera/13.1/full_adder/full_adder.vhd
source_file = 1, C:/altera/13.1/BCD/BCD.vhd
source_file = 1, C:/altera/13.1/sum4bits_test/sum4bits_test.vhd
source_file = 1, E:/Downloads/Waveform.vwf
source_file = 1, C:/altera/13.1/sum4bits_test/db/sum4bits_test.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = sum4bits_test
instance = comp, \Dis_0[0]~output\, Dis_0[0]~output, sum4bits_test, 1
instance = comp, \Dis_0[1]~output\, Dis_0[1]~output, sum4bits_test, 1
instance = comp, \Dis_0[2]~output\, Dis_0[2]~output, sum4bits_test, 1
instance = comp, \Dis_0[3]~output\, Dis_0[3]~output, sum4bits_test, 1
instance = comp, \Dis_0[4]~output\, Dis_0[4]~output, sum4bits_test, 1
instance = comp, \Dis_0[5]~output\, Dis_0[5]~output, sum4bits_test, 1
instance = comp, \Dis_0[6]~output\, Dis_0[6]~output, sum4bits_test, 1
instance = comp, \Dis_1[0]~output\, Dis_1[0]~output, sum4bits_test, 1
instance = comp, \Dis_1[1]~output\, Dis_1[1]~output, sum4bits_test, 1
instance = comp, \Dis_1[2]~output\, Dis_1[2]~output, sum4bits_test, 1
instance = comp, \Dis_1[3]~output\, Dis_1[3]~output, sum4bits_test, 1
instance = comp, \Dis_1[4]~output\, Dis_1[4]~output, sum4bits_test, 1
instance = comp, \Dis_1[5]~output\, Dis_1[5]~output, sum4bits_test, 1
instance = comp, \Dis_1[6]~output\, Dis_1[6]~output, sum4bits_test, 1
instance = comp, \A[2]~input\, A[2]~input, sum4bits_test, 1
instance = comp, \B[2]~input\, B[2]~input, sum4bits_test, 1
instance = comp, \B[0]~input\, B[0]~input, sum4bits_test, 1
instance = comp, \A[0]~input\, A[0]~input, sum4bits_test, 1
instance = comp, \A[1]~input\, A[1]~input, sum4bits_test, 1
instance = comp, \B[1]~input\, B[1]~input, sum4bits_test, 1
instance = comp, \A10|A1|Cout~0\, A10|A1|Cout~0, sum4bits_test, 1
instance = comp, \A10|A2|HA2|Sum~0\, A10|A2|HA2|Sum~0, sum4bits_test, 1
instance = comp, \B[3]~input\, B[3]~input, sum4bits_test, 1
instance = comp, \A10|A2|Cout~0\, A10|A2|Cout~0, sum4bits_test, 1
instance = comp, \A[3]~input\, A[3]~input, sum4bits_test, 1
instance = comp, \A10|A3|HA2|Sum\, A10|A3|HA2|Sum, sum4bits_test, 1
instance = comp, \A10|A1|HA2|Sum~0\, A10|A1|HA2|Sum~0, sum4bits_test, 1
instance = comp, \A10|A3|Cout~0\, A10|A3|Cout~0, sum4bits_test, 1
instance = comp, \A11|Mux2~0\, A11|Mux2~0, sum4bits_test, 1
instance = comp, \A11|Mux3~0\, A11|Mux3~0, sum4bits_test, 1
instance = comp, \A11|Mux4~0\, A11|Mux4~0, sum4bits_test, 1
instance = comp, \A12|Mux6~0\, A12|Mux6~0, sum4bits_test, 1
instance = comp, \A10|A0|HA1|Sum\, A10|A0|HA1|Sum, sum4bits_test, 1
instance = comp, \A11|Mux5~0\, A11|Mux5~0, sum4bits_test, 1
instance = comp, \A11|Mux5~1\, A11|Mux5~1, sum4bits_test, 1
instance = comp, \A12|Mux5~0\, A12|Mux5~0, sum4bits_test, 1
instance = comp, \A12|Mux4~0\, A12|Mux4~0, sum4bits_test, 1
instance = comp, \A12|Mux3~0\, A12|Mux3~0, sum4bits_test, 1
instance = comp, \A12|Mux2~0\, A12|Mux2~0, sum4bits_test, 1
instance = comp, \A12|Mux1~0\, A12|Mux1~0, sum4bits_test, 1
instance = comp, \A12|Mux0~0\, A12|Mux0~0, sum4bits_test, 1
instance = comp, \A11|Mux0~2\, A11|Mux0~2, sum4bits_test, 1
instance = comp, \A11|Mux0~3\, A11|Mux0~3, sum4bits_test, 1
instance = comp, \A11|Mux1~0\, A11|Mux1~0, sum4bits_test, 1
instance = comp, \A11|Mux1~1\, A11|Mux1~1, sum4bits_test, 1
instance = comp, \A13|Mux5~0\, A13|Mux5~0, sum4bits_test, 1
instance = comp, \A13|Mux0~0\, A13|Mux0~0, sum4bits_test, 1
instance = comp, \A13|Mux0~1\, A13|Mux0~1, sum4bits_test, 1
instance = comp, \Cin~input\, Cin~input, sum4bits_test, 1
