<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\impl\gwsynthesis\TangNanoMCS4.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\tn20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun 14 10:43:29 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4351</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1967</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>17</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>441</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>9</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>cnt_ptom[3]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cnt_ptom_3_s0/Q </td>
</tr>
<tr>
<td>clk2_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk2_s3/Q </td>
</tr>
<tr>
<td>clk1_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk1_s3/Q </td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clkgen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clkgen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>29.630</td>
<td>33.750
<td>0.000</td>
<td>14.815</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clkgen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>44.444</td>
<td>22.500
<td>0.000</td>
<td>22.222</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clkgen/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>27.000(MHz)</td>
<td>181.862(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cnt_ptom[3]</td>
<td>100.000(MHz)</td>
<td>433.567(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk2_d</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">49.252(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk1_d</td>
<td>100.000(MHz)</td>
<td>575.674(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>67.500(MHz)</td>
<td>741.916(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of pll_clkgen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_clkgen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_clkgen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cnt_ptom[3]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cnt_ptom[3]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2_d</td>
<td>Setup</td>
<td>-27.409</td>
<td>62</td>
</tr>
<tr>
<td>clk2_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clkgen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.152</td>
<td>pm/mem_0_mem_0_0_3_s/DO[0]</td>
<td>dout_n_3_s4/D</td>
<td>clk2_d:[R]</td>
<td>clk2_d:[F]</td>
<td>5.000</td>
<td>-0.083</td>
<td>10.200</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.474</td>
<td>pm/mem_0_mem_0_1_2_s/DO[0]</td>
<td>dout_n_2_s3/D</td>
<td>clk2_d:[R]</td>
<td>clk2_d:[F]</td>
<td>5.000</td>
<td>-0.083</td>
<td>9.522</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.116</td>
<td>pm/mem_0_mem_0_1_1_s/DO[0]</td>
<td>dout_n_1_s3/D</td>
<td>clk2_d:[R]</td>
<td>clk2_d:[F]</td>
<td>5.000</td>
<td>-0.083</td>
<td>9.164</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.877</td>
<td>pm/mem_0_mem_0_0_0_s/DO[0]</td>
<td>dout_n_0_s3/D</td>
<td>clk2_d:[R]</td>
<td>clk2_d:[F]</td>
<td>5.000</td>
<td>-0.083</td>
<td>8.925</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.768</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_0_1_s/ADB[8]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>8.183</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.763</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_0_1_s/ADB[9]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>8.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.710</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_0_0_s/ADB[9]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>8.126</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.696</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_0_0_s/ADB[8]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>8.111</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.682</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_0_2_s/ADB[9]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>8.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.671</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_1_3_s/ADB[8]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>8.087</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.668</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_0_2_s/ADB[8]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>8.083</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.530</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_1_0_s/ADB[8]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.945</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.467</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_0_1_s/ADB[11]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.883</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.463</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_1_3_s/ADB[9]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.879</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.459</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_1_0_s/ADB[9]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.453</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_0_1_s/ADB[10]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.869</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.430</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_0_mem_0_0_0_s/ADB[9]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.428</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_2_1_s/ADB[8]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.844</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.428</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_2_0_s/ADB[8]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.844</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.425</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_0_mem_0_0_0_s/ADB[8]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.840</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.423</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_1_1_s/ADB[8]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.419</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_0_3_s/ADB[8]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.834</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.400</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_2_3_s/ADB[9]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.815</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.395</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_1_mem_1_2_3_s/ADB[8]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.811</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.381</td>
<td>cpu_cycle_0_s2/Q</td>
<td>pm/mem_0_mem_0_0_3_s/ADB[9]</td>
<td>clk1_d:[F]</td>
<td>clk2_d:[R]</td>
<td>5.000</td>
<td>0.515</td>
<td>7.797</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.781</td>
<td>n19_s0/I3</td>
<td>cnt_ptom_3_s0/D</td>
<td>cnt_ptom[3]:[R]</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.103</td>
<td>0.368</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.507</td>
<td>n17_s0/I3</td>
<td>cnt_ptom_3_s0/RESET</td>
<td>cnt_ptom[3]:[R]</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.103</td>
<td>0.642</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.507</td>
<td>n17_s0/I3</td>
<td>cnt_ptom_2_s0/RESET</td>
<td>cnt_ptom[3]:[R]</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.103</td>
<td>0.642</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.385</td>
<td>n17_s0/I3</td>
<td>cnt_ptom_0_s0/RESET</td>
<td>cnt_ptom[3]:[R]</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.103</td>
<td>0.764</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.385</td>
<td>n17_s0/I3</td>
<td>cnt_ptom_1_s0/RESET</td>
<td>cnt_ptom[3]:[R]</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.103</td>
<td>0.764</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.170</td>
<td>ram0/port_3_s0/Q</td>
<td>led_3_s2/D</td>
<td>clk2_d:[R]</td>
<td>sys_clk:[R]</td>
<td>-0.000</td>
<td>-1.107</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.155</td>
<td>ram0/port_2_s0/Q</td>
<td>led_2_s2/D</td>
<td>clk2_d:[R]</td>
<td>sys_clk:[R]</td>
<td>-0.000</td>
<td>-1.107</td>
<td>0.999</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.150</td>
<td>ram0/port_0_s0/Q</td>
<td>led_0_s2/D</td>
<td>clk2_d:[R]</td>
<td>sys_clk:[R]</td>
<td>-0.000</td>
<td>-1.107</td>
<td>1.004</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.044</td>
<td>ram0/port_1_s0/Q</td>
<td>led_1_s2/D</td>
<td>clk2_d:[R]</td>
<td>sys_clk:[R]</td>
<td>-0.000</td>
<td>-1.107</td>
<td>1.110</td>
</tr>
<tr>
<td>10</td>
<td>0.374</td>
<td>ram_address_1_s1/Q</td>
<td>pm/mem_0_mem_0_1_0_s/ADA[1]</td>
<td>clk2_d:[R]</td>
<td>clk2_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.492</td>
</tr>
<tr>
<td>11</td>
<td>0.377</td>
<td>ram_address_3_s1/Q</td>
<td>pm/mem_0_mem_0_1_0_s/ADA[3]</td>
<td>clk2_d:[R]</td>
<td>clk2_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.495</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>rgb_led/sout_s4/Q</td>
<td>rgb_led/sout_s4/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>blink_flag_s0/Q</td>
<td>blink_flag_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>counter_9_s0/Q</td>
<td>counter_9_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>counter_10_s0/Q</td>
<td>counter_10_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>counter_18_s0/Q</td>
<td>counter_18_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>counter_19_s0/Q</td>
<td>counter_19_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>ram3/count_2_s0/Q</td>
<td>ram3/count_2_s0/D</td>
<td>clk2_d:[R]</td>
<td>clk2_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>ram2/count_2_s0/Q</td>
<td>ram2/count_2_s0/D</td>
<td>clk2_d:[R]</td>
<td>clk2_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>ram1/count_2_s0/Q</td>
<td>ram1/count_2_s0/D</td>
<td>clk2_d:[R]</td>
<td>clk2_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>ram0/count_2_s0/Q</td>
<td>ram0/count_2_s0/D</td>
<td>clk2_d:[R]</td>
<td>clk2_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>cnt_ptom_2_s0/Q</td>
<td>cnt_ptom_2_s0/D</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>rgb_led/clk_count_6_s1/Q</td>
<td>rgb_led/clk_count_6_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>rgb_led/clk_count_13_s1/Q</td>
<td>rgb_led/clk_count_13_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>counter_2_s0/Q</td>
<td>counter_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.649</td>
<td>4.649</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1_d</td>
<td>cpu_cycle_2_s2</td>
</tr>
<tr>
<td>2</td>
<td>3.649</td>
<td>4.649</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1_d</td>
<td>cpu_cycle_1_s2</td>
</tr>
<tr>
<td>3</td>
<td>3.649</td>
<td>4.649</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1_d</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td>4</td>
<td>3.739</td>
<td>4.739</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1_d</td>
<td>cpu_cycle_2_s2</td>
</tr>
<tr>
<td>5</td>
<td>3.739</td>
<td>4.739</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1_d</td>
<td>cpu_cycle_1_s2</td>
</tr>
<tr>
<td>6</td>
<td>3.739</td>
<td>4.739</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1_d</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td>7</td>
<td>3.775</td>
<td>4.775</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cnt_ptom[3]</td>
<td>cnt_mclk_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.775</td>
<td>4.775</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cnt_ptom[3]</td>
<td>cnt_mclk_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.775</td>
<td>4.775</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cnt_ptom[3]</td>
<td>cnt_mclk_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.775</td>
<td>4.775</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cnt_ptom[3]</td>
<td>clk1_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>pm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dout_n_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>pm/mem_0_mem_0_0_3_s/CLKB</td>
</tr>
<tr>
<td>2.830</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">pm/mem_0_mem_0_0_3_s/DO[0]</td>
</tr>
<tr>
<td>3.978</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>doe_d_s10/I1</td>
</tr>
<tr>
<td>4.349</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">doe_d_s10/F</td>
</tr>
<tr>
<td>4.867</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td>doe_d_s6/I1</td>
</tr>
<tr>
<td>5.437</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" background: #97FFFF;">doe_d_s6/F</td>
</tr>
<tr>
<td>5.438</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td>doe_d_s3/I3</td>
</tr>
<tr>
<td>5.809</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">doe_d_s3/F</td>
</tr>
<tr>
<td>6.544</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>doe_d_s0/I0</td>
</tr>
<tr>
<td>6.997</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C28[0][A]</td>
<td style=" background: #97FFFF;">doe_d_s0/F</td>
</tr>
<tr>
<td>7.941</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>n203_s10/I0</td>
</tr>
<tr>
<td>8.496</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td style=" background: #97FFFF;">n203_s10/F</td>
</tr>
<tr>
<td>8.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>n203_s8/I1</td>
</tr>
<tr>
<td>9.439</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">n203_s8/F</td>
</tr>
<tr>
<td>10.770</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">dout_n_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>5.653</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td>dout_n_3_s4/CLK</td>
</tr>
<tr>
<td>5.618</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>dout_n_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.773, 27.187%; route: 5.167, 50.656%; tC2Q: 2.260, 22.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.653, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>pm/mem_0_mem_0_1_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dout_n_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>pm/mem_0_mem_0_1_2_s/CLKB</td>
</tr>
<tr>
<td>2.830</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">pm/mem_0_mem_0_1_2_s/DO[0]</td>
</tr>
<tr>
<td>3.541</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>opa_2_s16/I0</td>
</tr>
<tr>
<td>4.090</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">opa_2_s16/F</td>
</tr>
<tr>
<td>4.091</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>opa_2_s7/I3</td>
</tr>
<tr>
<td>4.646</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">opa_2_s7/F</td>
</tr>
<tr>
<td>4.893</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>opa_2_s1/I3</td>
</tr>
<tr>
<td>5.346</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">opa_2_s1/F</td>
</tr>
<tr>
<td>5.765</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>opa_2_s0/I0</td>
</tr>
<tr>
<td>6.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R26C29[1][B]</td>
<td style=" background: #97FFFF;">opa_2_s0/F</td>
</tr>
<tr>
<td>6.996</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>n204_s8/I0</td>
</tr>
<tr>
<td>7.551</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">n204_s8/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td>n204_s7/I0</td>
</tr>
<tr>
<td>8.596</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">n204_s7/F</td>
</tr>
<tr>
<td>10.092</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td style=" font-weight:bold;">dout_n_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>5.653</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>dout_n_2_s3/CLK</td>
</tr>
<tr>
<td>5.618</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB42[B]</td>
<td>dout_n_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.184, 33.437%; route: 4.078, 42.830%; tC2Q: 2.260, 23.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.653, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>pm/mem_0_mem_0_1_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dout_n_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>pm/mem_0_mem_0_1_1_s/CLKB</td>
</tr>
<tr>
<td>2.830</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">pm/mem_0_mem_0_1_1_s/DO[0]</td>
</tr>
<tr>
<td>3.707</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>opa_1_s5/I0</td>
</tr>
<tr>
<td>4.160</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">opa_1_s5/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>opa_1_s3/I3</td>
</tr>
<tr>
<td>5.103</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">opa_1_s3/F</td>
</tr>
<tr>
<td>5.500</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>opa_1_s1/I3</td>
</tr>
<tr>
<td>6.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">opa_1_s1/F</td>
</tr>
<tr>
<td>6.550</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>opa_1_s0/I0</td>
</tr>
<tr>
<td>7.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">opa_1_s0/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>n205_s9/I0</td>
</tr>
<tr>
<td>7.865</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">n205_s9/F</td>
</tr>
<tr>
<td>7.866</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>n205_s7/I3</td>
</tr>
<tr>
<td>8.237</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">n205_s7/F</td>
</tr>
<tr>
<td>9.734</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td style=" font-weight:bold;">dout_n_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>5.653</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>dout_n_1_s3/CLK</td>
</tr>
<tr>
<td>5.618</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT27[A]</td>
<td>dout_n_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.936, 32.039%; route: 3.968, 43.299%; tC2Q: 2.260, 24.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.653, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>pm/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dout_n_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>pm/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>2.830</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">pm/mem_0_mem_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>3.784</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>opa_0_s6/I1</td>
</tr>
<tr>
<td>4.301</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">opa_0_s6/F</td>
</tr>
<tr>
<td>4.985</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>opa_0_s4/I3</td>
</tr>
<tr>
<td>5.555</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">opa_0_s4/F</td>
</tr>
<tr>
<td>5.556</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>opa_0_s1/I3</td>
</tr>
<tr>
<td>5.927</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">opa_0_s1/F</td>
</tr>
<tr>
<td>6.459</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>opa_0_s7/I0</td>
</tr>
<tr>
<td>7.014</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R27C31[0][B]</td>
<td style=" background: #97FFFF;">opa_0_s7/F</td>
</tr>
<tr>
<td>7.219</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>n206_s8/I0</td>
</tr>
<tr>
<td>7.789</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">n206_s8/F</td>
</tr>
<tr>
<td>7.791</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>n206_s7/I0</td>
</tr>
<tr>
<td>8.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">n206_s7/F</td>
</tr>
<tr>
<td>9.495</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">dout_n_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>5.653</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>dout_n_0_s3/CLK</td>
</tr>
<tr>
<td>5.618</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT30[B]</td>
<td>dout_n_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.138, 35.159%; route: 3.527, 39.519%; tC2Q: 2.260, 25.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.653, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>ram0/ram_port0_c_b_0_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_0_s/F</td>
</tr>
<tr>
<td>14.268</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_0_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>pm/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>pm/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 35.133%; route: 5.076, 62.032%; tC2Q: 0.232, 2.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>ram0/ram_port0_c_b_1_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_1_s/F</td>
</tr>
<tr>
<td>14.263</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_0_1_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>pm/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>pm/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 35.152%; route: 5.072, 62.011%; tC2Q: 0.232, 2.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>ram0/ram_port0_c_b_1_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_1_s/F</td>
</tr>
<tr>
<td>14.210</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>pm/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>pm/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 35.381%; route: 5.019, 61.764%; tC2Q: 0.232, 2.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>ram0/ram_port0_c_b_0_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_0_s/F</td>
</tr>
<tr>
<td>14.196</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>pm/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>pm/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 35.444%; route: 5.004, 61.696%; tC2Q: 0.232, 2.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>ram0/ram_port0_c_b_1_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_1_s/F</td>
</tr>
<tr>
<td>14.182</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_0_2_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>pm/mem_1_mem_1_0_2_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_0_2_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>pm/mem_1_mem_1_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 35.504%; route: 4.991, 61.631%; tC2Q: 0.232, 2.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>ram0/ram_port0_c_b_0_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_0_s/F</td>
</tr>
<tr>
<td>14.171</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_1_3_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>pm/mem_1_mem_1_1_3_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_1_3_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>pm/mem_1_mem_1_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 35.553%; route: 4.980, 61.578%; tC2Q: 0.232, 2.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>ram0/ram_port0_c_b_0_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_0_s/F</td>
</tr>
<tr>
<td>14.168</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_0_2_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>pm/mem_1_mem_1_0_2_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_0_2_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>pm/mem_1_mem_1_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 35.568%; route: 4.976, 61.562%; tC2Q: 0.232, 2.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>ram0/ram_port0_c_b_0_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_0_s/F</td>
</tr>
<tr>
<td>14.030</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_1_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>pm/mem_1_mem_1_1_0_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_1_0_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>pm/mem_1_mem_1_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.185%; route: 4.838, 60.895%; tC2Q: 0.232, 2.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>ram0/ram_port0_c_b_3_s/I2</td>
</tr>
<tr>
<td>12.149</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_3_s/F</td>
</tr>
<tr>
<td>13.967</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_0_1_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>pm/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>pm/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.472%; route: 4.776, 60.585%; tC2Q: 0.232, 2.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>ram0/ram_port0_c_b_1_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_1_s/F</td>
</tr>
<tr>
<td>13.964</td>
<td>1.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_1_3_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>pm/mem_1_mem_1_1_3_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_1_3_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>pm/mem_1_mem_1_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.490%; route: 4.772, 60.565%; tC2Q: 0.232, 2.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>ram0/ram_port0_c_b_1_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_1_s/F</td>
</tr>
<tr>
<td>13.959</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_1_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>pm/mem_1_mem_1_1_0_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_1_0_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>pm/mem_1_mem_1_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.513%; route: 4.767, 60.541%; tC2Q: 0.232, 2.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>ram0/ram_port0_c_b_2_s/I2</td>
</tr>
<tr>
<td>12.149</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_2_s/F</td>
</tr>
<tr>
<td>13.953</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_0_1_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>pm/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>pm/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.537%; route: 4.762, 60.515%; tC2Q: 0.232, 2.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>ram0/ram_port0_c_b_1_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_1_s/F</td>
</tr>
<tr>
<td>13.931</td>
<td>1.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">pm/mem_0_mem_0_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>pm/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>pm/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.644%; route: 4.739, 60.399%; tC2Q: 0.232, 2.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_2_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>ram0/ram_port0_c_b_0_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_0_s/F</td>
</tr>
<tr>
<td>13.929</td>
<td>1.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_2_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>pm/mem_1_mem_1_2_1_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_2_1_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>pm/mem_1_mem_1_2_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.653%; route: 4.737, 60.389%; tC2Q: 0.232, 2.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_2_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>ram0/ram_port0_c_b_0_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_0_s/F</td>
</tr>
<tr>
<td>13.929</td>
<td>1.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_2_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>pm/mem_1_mem_1_2_0_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_2_0_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>pm/mem_1_mem_1_2_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.653%; route: 4.737, 60.389%; tC2Q: 0.232, 2.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>ram0/ram_port0_c_b_0_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_0_s/F</td>
</tr>
<tr>
<td>13.925</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">pm/mem_0_mem_0_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>pm/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>pm/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.669%; route: 4.733, 60.372%; tC2Q: 0.232, 2.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>ram0/ram_port0_c_b_0_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_0_s/F</td>
</tr>
<tr>
<td>13.924</td>
<td>1.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_1_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>pm/mem_1_mem_1_1_1_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_1_1_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>pm/mem_1_mem_1_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.676%; route: 4.732, 60.364%; tC2Q: 0.232, 2.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>ram0/ram_port0_c_b_0_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_0_s/F</td>
</tr>
<tr>
<td>13.919</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_0_3_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>pm/mem_1_mem_1_0_3_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_0_3_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>pm/mem_1_mem_1_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.699%; route: 4.727, 60.340%; tC2Q: 0.232, 2.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_2_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>ram0/ram_port0_c_b_1_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_1_s/F</td>
</tr>
<tr>
<td>13.900</td>
<td>1.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_2_3_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>pm/mem_1_mem_1_2_3_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_2_3_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>pm/mem_1_mem_1_2_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.788%; route: 4.708, 60.243%; tC2Q: 0.232, 2.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_1_mem_1_2_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>ram0/ram_port0_c_b_0_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_0_s/F</td>
</tr>
<tr>
<td>13.895</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">pm/mem_1_mem_1_2_3_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>pm/mem_1_mem_1_2_3_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_1_mem_1_2_3_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>pm/mem_1_mem_1_2_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.808%; route: 4.704, 60.221%; tC2Q: 0.232, 2.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>6.317</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">cpu_cycle_0_s2/Q</td>
</tr>
<tr>
<td>7.161</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>doe_d_s1/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">doe_d_s1/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>ram0/port_2_s8/I2</td>
</tr>
<tr>
<td>8.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s8/F</td>
</tr>
<tr>
<td>9.485</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>ram0/port_2_s7/I3</td>
</tr>
<tr>
<td>10.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>ram0/port_2_s6/I2</td>
</tr>
<tr>
<td>10.877</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">ram0/port_2_s6/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>ram0/port_2_s4/I2</td>
</tr>
<tr>
<td>11.331</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">ram0/port_2_s4/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>ram0/ram_port0_c_b_1_s/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">ram0/ram_port0_c_b_1_s/F</td>
</tr>
<tr>
<td>13.881</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">pm/mem_0_mem_0_0_3_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>10.570</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>pm/mem_0_mem_0_0_3_s/CLKB</td>
</tr>
<tr>
<td>10.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td>10.500</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>pm/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 36.875%; route: 4.690, 60.149%; tC2Q: 0.232, 2.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>400.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>402.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>n19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_ptom_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cnt_ptom[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R27C28[0][B]</td>
<td>cnt_ptom_3_s0/Q</td>
</tr>
<tr>
<td>400.004</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">n19_s0/I3</td>
</tr>
<tr>
<td>400.368</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>400.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">cnt_ptom_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>401.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>pll_clkgen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>402.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>cnt_ptom_3_s0/CLK</td>
</tr>
<tr>
<td>402.138</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_ptom_3_s0</td>
</tr>
<tr>
<td>402.149</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>cnt_ptom_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.003%; route: 0.000, 0.000%; tC2Q: 0.004, 0.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>400.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>402.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_ptom_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cnt_ptom[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R27C28[0][B]</td>
<td>cnt_ptom_3_s0/Q</td>
</tr>
<tr>
<td>400.130</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">n17_s0/I3</td>
</tr>
<tr>
<td>400.514</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">n17_s0/F</td>
</tr>
<tr>
<td>400.642</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">cnt_ptom_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>401.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>pll_clkgen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>402.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>cnt_ptom_3_s0/CLK</td>
</tr>
<tr>
<td>402.138</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_ptom_3_s0</td>
</tr>
<tr>
<td>402.149</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>cnt_ptom_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 59.800%; route: 0.129, 20.012%; tC2Q: 0.130, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>400.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>402.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_ptom_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cnt_ptom[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R27C28[0][B]</td>
<td>cnt_ptom_3_s0/Q</td>
</tr>
<tr>
<td>400.130</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">n17_s0/I3</td>
</tr>
<tr>
<td>400.514</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">n17_s0/F</td>
</tr>
<tr>
<td>400.642</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">cnt_ptom_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>401.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>pll_clkgen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>402.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>cnt_ptom_2_s0/CLK</td>
</tr>
<tr>
<td>402.138</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_ptom_2_s0</td>
</tr>
<tr>
<td>402.149</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>cnt_ptom_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 59.800%; route: 0.129, 20.012%; tC2Q: 0.130, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>400.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>402.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_ptom_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cnt_ptom[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R27C28[0][B]</td>
<td>cnt_ptom_3_s0/Q</td>
</tr>
<tr>
<td>400.130</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">n17_s0/I3</td>
</tr>
<tr>
<td>400.514</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">n17_s0/F</td>
</tr>
<tr>
<td>400.764</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" font-weight:bold;">cnt_ptom_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>401.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>pll_clkgen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>402.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>cnt_ptom_0_s0/CLK</td>
</tr>
<tr>
<td>402.138</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_ptom_0_s0</td>
</tr>
<tr>
<td>402.149</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>cnt_ptom_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 50.252%; route: 0.251, 32.783%; tC2Q: 0.130, 16.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>400.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>402.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_ptom_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cnt_ptom[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R27C28[0][B]</td>
<td>cnt_ptom_3_s0/Q</td>
</tr>
<tr>
<td>400.130</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">n17_s0/I3</td>
</tr>
<tr>
<td>400.514</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">n17_s0/F</td>
</tr>
<tr>
<td>400.764</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" font-weight:bold;">cnt_ptom_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>401.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>pll_clkgen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>402.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>cnt_ptom_1_s0/CLK</td>
</tr>
<tr>
<td>402.138</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_ptom_1_s0</td>
</tr>
<tr>
<td>402.149</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>cnt_ptom_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 50.252%; route: 0.251, 32.783%; tC2Q: 0.130, 16.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram0/port_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>1000.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>ram0/port_3_s0/CLK</td>
</tr>
<tr>
<td>1000.634</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">ram0/port_3_s0/Q</td>
</tr>
<tr>
<td>1001.052</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>n365_s3/I1</td>
</tr>
<tr>
<td>1001.416</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">n365_s3/F</td>
</tr>
<tr>
<td>1001.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" font-weight:bold;">led_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>led_3_s2/CLK</td>
</tr>
<tr>
<td>1001.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_3_s2</td>
</tr>
<tr>
<td>1001.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>led_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 36.996%; route: 0.418, 42.473%; tC2Q: 0.202, 20.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram0/port_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>1000.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>ram0/port_2_s0/CLK</td>
</tr>
<tr>
<td>1000.634</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">ram0/port_2_s0/Q</td>
</tr>
<tr>
<td>1001.067</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[2][B]</td>
<td>n366_s3/I2</td>
</tr>
<tr>
<td>1001.431</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C33[2][B]</td>
<td style=" background: #97FFFF;">n366_s3/F</td>
</tr>
<tr>
<td>1001.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[2][B]</td>
<td style=" font-weight:bold;">led_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[2][B]</td>
<td>led_2_s2/CLK</td>
</tr>
<tr>
<td>1001.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_2_s2</td>
</tr>
<tr>
<td>1001.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C33[2][B]</td>
<td>led_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 36.453%; route: 0.433, 43.317%; tC2Q: 0.202, 20.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram0/port_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>1000.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>ram0/port_0_s0/CLK</td>
</tr>
<tr>
<td>1000.634</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">ram0/port_0_s0/Q</td>
</tr>
<tr>
<td>1001.204</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[1][B]</td>
<td>n368_s3/I2</td>
</tr>
<tr>
<td>1001.436</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C33[1][B]</td>
<td style=" background: #97FFFF;">n368_s3/F</td>
</tr>
<tr>
<td>1001.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[1][B]</td>
<td style=" font-weight:bold;">led_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[1][B]</td>
<td>led_0_s2/CLK</td>
</tr>
<tr>
<td>1001.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_0_s2</td>
</tr>
<tr>
<td>1001.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C33[1][B]</td>
<td>led_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 23.114%; route: 0.570, 56.760%; tC2Q: 0.202, 20.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram0/port_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>1000.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>ram0/port_1_s0/CLK</td>
</tr>
<tr>
<td>1000.634</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R21C35[0][B]</td>
<td style=" font-weight:bold;">ram0/port_1_s0/Q</td>
</tr>
<tr>
<td>1001.198</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[2][A]</td>
<td>n367_s3/I2</td>
</tr>
<tr>
<td>1001.542</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C33[2][A]</td>
<td style=" background: #97FFFF;">n367_s3/F</td>
</tr>
<tr>
<td>1001.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[2][A]</td>
<td style=" font-weight:bold;">led_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[2][A]</td>
<td>led_1_s2/CLK</td>
</tr>
<tr>
<td>1001.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_1_s2</td>
</tr>
<tr>
<td>1001.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C33[2][A]</td>
<td>led_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 30.997%; route: 0.564, 50.801%; tC2Q: 0.202, 18.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_address_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_0_mem_0_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>ram_address_1_s1/CLK</td>
</tr>
<tr>
<td>0.634</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>53</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">ram_address_1_s1/Q</td>
</tr>
<tr>
<td>0.924</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">pm/mem_0_mem_0_1_0_s/ADA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>pm/mem_0_mem_0_1_0_s/CLKA</td>
</tr>
<tr>
<td>0.550</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>pm/mem_0_mem_0_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.290, 58.947%; tC2Q: 0.202, 41.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_address_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pm/mem_0_mem_0_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>ram_address_3_s1/CLK</td>
</tr>
<tr>
<td>0.634</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>53</td>
<td>R29C32[0][A]</td>
<td style=" font-weight:bold;">ram_address_3_s1/Q</td>
</tr>
<tr>
<td>0.927</td>
<td>0.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">pm/mem_0_mem_0_1_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>pm/mem_0_mem_0_1_0_s/CLKA</td>
</tr>
<tr>
<td>0.550</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>pm/mem_0_mem_0_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.293, 59.166%; tC2Q: 0.202, 40.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_led/sout_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_led/sout_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>rgb_led/sout_s4/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">rgb_led/sout_s4/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>rgb_led/n298_s15/I0</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">rgb_led/n298_s15/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">rgb_led/sout_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>rgb_led/sout_s4/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>rgb_led/sout_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td>blink_flag_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C34[0][A]</td>
<td style=" font-weight:bold;">blink_flag_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td>n370_s0/I0</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td style=" background: #97FFFF;">n370_s0/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td style=" font-weight:bold;">blink_flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td>blink_flag_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C34[0][A]</td>
<td>blink_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C33[0][A]</td>
<td style=" font-weight:bold;">counter_9_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>n354_s1/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td style=" background: #97FFFF;">n354_s1/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td style=" font-weight:bold;">counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R32C33[1][A]</td>
<td style=" font-weight:bold;">counter_10_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>n353_s1/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td style=" background: #97FFFF;">n353_s1/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td style=" font-weight:bold;">counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[1][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C34[1][A]</td>
<td style=" font-weight:bold;">counter_18_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[1][A]</td>
<td>n345_s1/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C34[1][A]</td>
<td style=" background: #97FFFF;">n345_s1/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][A]</td>
<td style=" font-weight:bold;">counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[1][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C34[1][A]</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R32C35[0][A]</td>
<td style=" font-weight:bold;">counter_19_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>n344_s1/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">n344_s1/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" font-weight:bold;">counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram3/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram3/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>ram3/count_2_s0/CLK</td>
</tr>
<tr>
<td>0.634</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">ram3/count_2_s0/Q</td>
</tr>
<tr>
<td>0.637</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>ram3/n15_s/I1</td>
</tr>
<tr>
<td>0.869</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">ram3/n15_s/SUM</td>
</tr>
<tr>
<td>0.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">ram3/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>ram3/count_2_s0/CLK</td>
</tr>
<tr>
<td>0.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>ram3/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram2/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram2/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>ram2/count_2_s0/CLK</td>
</tr>
<tr>
<td>0.634</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C24[1][A]</td>
<td style=" font-weight:bold;">ram2/count_2_s0/Q</td>
</tr>
<tr>
<td>0.637</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C24[1][A]</td>
<td>ram2/n15_s/I1</td>
</tr>
<tr>
<td>0.869</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td style=" background: #97FFFF;">ram2/n15_s/SUM</td>
</tr>
<tr>
<td>0.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td style=" font-weight:bold;">ram2/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>ram2/count_2_s0/CLK</td>
</tr>
<tr>
<td>0.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>ram2/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram1/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>ram1/count_2_s0/CLK</td>
</tr>
<tr>
<td>0.634</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">ram1/count_2_s0/Q</td>
</tr>
<tr>
<td>0.637</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>ram1/n15_s/I1</td>
</tr>
<tr>
<td>0.869</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">ram1/n15_s/SUM</td>
</tr>
<tr>
<td>0.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">ram1/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>ram1/count_2_s0/CLK</td>
</tr>
<tr>
<td>0.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>ram1/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram0/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram0/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>ram0/count_2_s0/CLK</td>
</tr>
<tr>
<td>0.634</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">ram0/count_2_s0/Q</td>
</tr>
<tr>
<td>0.637</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>ram0/n15_s/I1</td>
</tr>
<tr>
<td>0.869</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">ram0/n15_s/SUM</td>
</tr>
<tr>
<td>0.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">ram0/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>228</td>
<td>R27C29[1][A]</td>
<td>clk2_s3/Q</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>ram0/count_2_s0/CLK</td>
</tr>
<tr>
<td>0.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>ram0/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ptom_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_ptom_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>pll_clkgen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>cnt_ptom_2_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">cnt_ptom_2_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>n20_s0/I2</td>
</tr>
<tr>
<td>2.539</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" background: #97FFFF;">n20_s0/F</td>
</tr>
<tr>
<td>2.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">cnt_ptom_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clkgen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>pll_clkgen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>cnt_ptom_2_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>cnt_ptom_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_led/clk_count_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_led/clk_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>rgb_led/clk_count_6_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">rgb_led/clk_count_6_s1/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>rgb_led/n311_s15/I3</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">rgb_led/n311_s15/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">rgb_led/clk_count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>rgb_led/clk_count_6_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>rgb_led/clk_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_led/clk_count_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_led/clk_count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>rgb_led/clk_count_13_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C25[0][A]</td>
<td style=" font-weight:bold;">rgb_led/clk_count_13_s1/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>rgb_led/n304_s15/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">rgb_led/n304_s15/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" font-weight:bold;">rgb_led/clk_count_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>rgb_led/clk_count_13_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>rgb_led/clk_count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R32C35[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>n361_s2/I0</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">n361_s2/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.649</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_cycle_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_cycle_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>10.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_cycle_2_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.649</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_cycle_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_cycle_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>10.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_cycle_1_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.649</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_cycle_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>6.085</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>10.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_cycle_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>1.013</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_cycle_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>5.752</td>
<td>0.752</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_cycle_2_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_cycle_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>1.013</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_cycle_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>5.752</td>
<td>0.752</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_cycle_1_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_cycle_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>1.013</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk1_s3/Q</td>
</tr>
<tr>
<td>5.752</td>
<td>0.752</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_cycle_0_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.775</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_mclk_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_ptom_3_s0/Q</td>
</tr>
<tr>
<td>5.659</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_mclk_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_ptom_3_s0/Q</td>
</tr>
<tr>
<td>10.435</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_mclk_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.775</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_mclk_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_ptom_3_s0/Q</td>
</tr>
<tr>
<td>5.659</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_mclk_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_ptom_3_s0/Q</td>
</tr>
<tr>
<td>10.435</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_mclk_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.775</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_mclk_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_ptom_3_s0/Q</td>
</tr>
<tr>
<td>5.659</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_mclk_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_ptom_3_s0/Q</td>
</tr>
<tr>
<td>10.435</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_mclk_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.775</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk1_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt_ptom_3_s0/Q</td>
</tr>
<tr>
<td>5.659</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>clk1_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt_ptom[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt_ptom_3_s0/Q</td>
</tr>
<tr>
<td>10.435</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>clk1_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>228</td>
<td>clk2_d</td>
<td>-5.152</td>
<td>0.819</td>
</tr>
<tr>
<td>102</td>
<td>ram_address[5]</td>
<td>5.059</td>
<td>3.403</td>
</tr>
<tr>
<td>90</td>
<td>ram_address[4]</td>
<td>5.548</td>
<td>1.967</td>
</tr>
<tr>
<td>74</td>
<td>sys_clk_d</td>
<td>31.538</td>
<td>1.455</td>
</tr>
<tr>
<td>53</td>
<td>ram_address[0]</td>
<td>6.334</td>
<td>2.011</td>
</tr>
<tr>
<td>53</td>
<td>ram_address[1]</td>
<td>6.511</td>
<td>1.932</td>
</tr>
<tr>
<td>53</td>
<td>ram_address[2]</td>
<td>4.942</td>
<td>4.791</td>
</tr>
<tr>
<td>53</td>
<td>ram_address[3]</td>
<td>6.602</td>
<td>1.940</td>
</tr>
<tr>
<td>48</td>
<td>ram_address[6]</td>
<td>-0.553</td>
<td>1.591</td>
</tr>
<tr>
<td>44</td>
<td>ram_address[7]</td>
<td>-0.071</td>
<td>1.556</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C27</td>
<td>88.89%</td>
</tr>
<tr>
<td>R22C26</td>
<td>80.56%</td>
</tr>
<tr>
<td>R29C28</td>
<td>80.56%</td>
</tr>
<tr>
<td>R22C32</td>
<td>79.17%</td>
</tr>
<tr>
<td>R26C32</td>
<td>77.78%</td>
</tr>
<tr>
<td>R33C33</td>
<td>76.39%</td>
</tr>
<tr>
<td>R29C32</td>
<td>75.00%</td>
</tr>
<tr>
<td>R23C23</td>
<td>73.61%</td>
</tr>
<tr>
<td>R29C24</td>
<td>72.22%</td>
</tr>
<tr>
<td>R30C33</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
