Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto abb2486d6d1f46c998498520a524317e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot xorgate_tb_behav xil_defaultlib.xorgate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_nand2
Compiling module xil_defaultlib.xorgate_xup_nand2_0_3
Compiling module xil_defaultlib.xorgate_xup_nand2_0_2
Compiling module xil_defaultlib.xorgate_xup_nand2_0_0
Compiling module xil_defaultlib.xorgate_xup_nand2_0_1
Compiling module xil_defaultlib.xor_2_imp_1PV4XG0
Compiling module xil_defaultlib.xorgate
Compiling module xil_defaultlib.xorgate_wrapper
Compiling module xil_defaultlib.xorgate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot xorgate_tb_behav
