{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 21:00:11 2024 " "Info: Processing started: Wed Oct 23 21:00:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off model8 -c model8 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off model8 -c model8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "RAM/RAM.vwf " "Info: Using vector source file \"RAM/RAM.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "AR_CLK " "Warning: Ignored node in vector source file. Can't find corresponding node name \"AR_CLK\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "AR_CLK" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "D\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"D\[7\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "D\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "D\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"D\[6\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "D\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "D\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"D\[5\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "D\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "D\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"D\[4\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "D\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "D\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"D\[3\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "D\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "D\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"D\[2\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "D\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "D\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"D\[1\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "D\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "D\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"D\[0\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "D\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "LD_AR " "Warning: Ignored node in vector source file. Can't find corresponding node name \"LD_AR\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "LD_AR" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Q\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Q\[7\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "Q\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Q\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Q\[6\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "Q\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Q\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Q\[5\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "Q\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Q\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Q\[4\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "Q\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Q\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Q\[3\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "Q\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Q\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Q\[2\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "Q\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Q\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Q\[1\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "Q\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Q\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Q\[0\]\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "Q\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "RAM_B " "Warning: Ignored node in vector source file. Can't find corresponding node name \"RAM_B\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "RAM_B" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "RAM_CLK " "Warning: Ignored node in vector source file. Can't find corresponding node name \"RAM_CLK\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "RAM_CLK" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "W/R " "Warning: Ignored node in vector source file. Can't find corresponding node name \"W/R\" in design." {  } { { "RAM/RAM.vwf" "" { Waveform "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.vwf" "W/R" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|MODEL8\|CLK " "Warning: Can't find signal in vector source file for input pin \"\|MODEL8\|CLK\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|MODEL8\|RST " "Warning: Can't find signal in vector source file for input pin \"\|MODEL8\|RST\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|MODEL8\|INPUT\[7\] " "Warning: Can't find signal in vector source file for input pin \"\|MODEL8\|INPUT\[7\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|MODEL8\|INPUT\[6\] " "Warning: Can't find signal in vector source file for input pin \"\|MODEL8\|INPUT\[6\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|MODEL8\|INPUT\[5\] " "Warning: Can't find signal in vector source file for input pin \"\|MODEL8\|INPUT\[5\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|MODEL8\|INPUT\[4\] " "Warning: Can't find signal in vector source file for input pin \"\|MODEL8\|INPUT\[4\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|MODEL8\|INPUT\[3\] " "Warning: Can't find signal in vector source file for input pin \"\|MODEL8\|INPUT\[3\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|MODEL8\|INPUT\[2\] " "Warning: Can't find signal in vector source file for input pin \"\|MODEL8\|INPUT\[2\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|MODEL8\|INPUT\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|MODEL8\|INPUT\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|MODEL8\|INPUT\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|MODEL8\|INPUT\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MODEL8\|step:inst6\|inst " "Info: Register: \|MODEL8\|step:inst6\|inst" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      0.00 % " "Info: Simulation coverage is       0.00 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "0 " "Info: Number of transitions in simulation is 0" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 39 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Simulator was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4319 " "Info: Peak virtual memory: 4319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 21:00:12 2024 " "Info: Processing ended: Wed Oct 23 21:00:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
