## Cross-Cutting Issues

### Heterogeneity and System on a Chip (SOC)

The easy way to incorporate DSAs into a system is over the I/O bus, which is the approach of the data center accelerators in this chapter. To avoid fetching memory operands over the slow I/O bus, these accelerators have local DRAM.

> 将 DSA 纳入系统的简便方法是 I/O 总线，这是本章数据中心加速器的方法。为了避免在慢速 I/O 总线上获取内存操作数，这些加速器具有本地 DRAM。

Amdahl’s Law reminds us that the performance of an accelerator is limited by the frequency of shipping data between the host memory and the accelerator mem- ory. There will surely be applications that would benefit from the host CPU and the accelerators to be integrated into the same _system on a chip_ (_SOC_), which is one of the goals of Pixel Visual Core and eventually the Intel Crest.

> Amdahl 的定律提醒我们，加速器的性能受到主机内存和加速器内存之间的运输数据频率的限制。肯定会有某些应用程序受益于主机 CPU 和加速器将在芯片*(\_SOC*)上集成到同一\_SYSTEM 中，这是 Pixel Visual Core 的目标之一，最终是 Intel Crest。

Such a design is called an _IP block_, standing for _Intellectual Property_, but a more descriptive name might be portable design block. IP blocks are typically specified in a hardware description language like Verilog or VHDL to be inte- grated into the SOC. IP blocks enable a marketplace where many companies make IP blocks that other companies can buy to build the SOCs for their appli- cations without having to design everything themselves. [Figure 7.40](#_bookmark372) indicates the importance of IP blocks by plotting the number of IP blocks across genera- tions of Apple PMD SOCs; they tripled in just four years. Another indication of the importance of IP blocks is that the CPU and GPU get only one-third of the area of the Apple SOCs, with IP blocks occupying the remainder ([Shao and](#_bookmark1001) [Brooks, 2015](#_bookmark1001)).

> 这样的设计称为 _ip block_，代表 _intellectual 属性_，但更具描述性的名称可能是便携式设计块。IP 块通常在硬件说明语言(例如 Verilog 或 VHDL)中指定，以将 IP 块用于 SOC 中。IP 块实现了一个市场，许多公司可以在其中购买其他公司可以购买的 IP 块，以为其应用建造 SOC，而无需自己设计所有内容。[图 7.40](#_bookmark372) 通过绘制跨 Apple PMD SOC 的发电的 IP 块数量来指示 IP 块的重要性；他们在短短四年内两倍。IP 块重要性的另一个迹象是，CPU 和 GPU 仅获得 Apple Socs 区域的三分之一，IP 块占据了其余部分([Shao and](#_kmark1001)[Brooks，2015](#_kammark1001001))。

Designing an SOC is like city planning, where independent groups lobby for limited resources, and finding that the right compromise is difficult. CPUs, GPUs, caches, video encoders, and so on have adjustable designs that can shrink or expand to use more or less area and energy to deliver more or less performance. Budgets will differ depending on whether the SOC is for tablets or for IoT. Thus an IP block must be scalable in area, energy, and performance. Moreover, it is espe- cially important for a new IP block to offer a small resource version because it may not already have a well-established foothold in the SOC ecosystem; adoption is much easier if the initial resource request can be modest. The Pixel Visual Core approach is a multicore design, allowing the SOC engineer to choose between 2 and 16 cores to match the area and power budget and desired performance.

> 设计 SOC 就像城市规划一样，独立团体游说有限的资源，发现正确的妥协很困难。CPU，GPU，缓存，视频编码器等具有可调节的设计，可以收缩或扩展以使用或多或少的区域和能量来提供或多或少的性能。预算会有所不同，具体取决于 SOC 是用于平板电脑还是物联网。因此，IP 块必须在区域，能量和性能上可扩展。此外，对于新的 IP 块，提供小型资源版本尤其重要，因为它可能在 SOC 生态系统中尚未建立完善的立足点。如果初始资源请求可能适中，则采用要容易得多。Pixel Visual Core 方法是一种多功能设计，使 SOC 工程师可以选择 2 到 16 个核心，以匹配该区域，电力预算和所需的性能。

Figure 7.40 Number of IP blocks in Apple SOCs for the iPhone and iPad between 2010 and 2014 ([Shao and Brooks, 2015](#_bookmark1001)).

It will be interesting to see whether the attractiveness of integration leads to most data center processors coming from traditional CPU companies with IP accel- erators integrated into the CPU die, or whether systems companies will continue designing their own accelerators and include IP CPUs in their ASICs.

> 有趣的是，集成的吸引力是否导致大多数来自传统 CPU 公司的数据中心处理器集成到 CPU 模具中，或者系统公司是否会继续设计自己的加速器并将 IP CPU 包括在其 ASIC 中，这将是一个有趣的。。

### An Open Instruction Set

One challenge for designers of DSAs is determining how to collaborate with a CPU to run the rest of the application. If it’s going to be on the same SOC, then a major decision is which CPU instruction set to choose, because until recently virtually every instruction set belonged to a single company. Previously, the practical first step of an SOC was to sign a contract with a company to lock in the instruction set. The alternative was to design your own custom RISC processor and to port a compiler and libraries to it. The cost and hassle of licensing IP cores led to a sur- prisingly large number of do-it-yourself simple RISC processors in SOCs. One AMD engineer estimated that there were 12 instruction sets in a modern microprocessor!

> DSA 设计师的一个挑战是确定如何与 CPU 合作以运行其余的应用程序。如果要在同一 SOC 上，那么一个重大决定是要选择哪种 CPU 指令，因为直到最近，几乎每个指令集都属于一家公司。以前，SOC 的实际第一步是与公司签订合同以锁定指令集。另一种选择是设计自己的自定义 RISC 处理器，并向其移植编译器和库。许可 IP 核心的成本和麻烦导致了 SOC 中的大量自行简单的 RISC 处理器。一位 AMD 工程师估计，现代微处理器中有 12 个指令集！

RISC-V offers a third choice: a viable free and open instruction set with plenty of opcode space reserved for adding instructions for domain-specific coprocessors, which enables the previously mentioned tighter integration between CPUs and DSAs. SOC designers can now select a standard instruction set that comes with a large base of support software without having to sign a contract.

> RISC-V 提供了第三个选择：可行的免费和开放指令集，其中保留了大量的 OpCode 空间，可为域特异性协处理器添加指令，这使得前面提到的 CPU 和 DSA 之间的更紧密整合。SOC 设计师现在可以选择一个带有大量支持软件的标准指令集，而无需签订合同。

They still have to pick the instruction set early in the design, but they don’t have to pick one company and sign a contract. They can design a RISC-V core them- selves, they can buy one from the several companies that sell RISC-V IP blocks, or they can download one of the free open-source RISC-V IP blocks developed by others. The last case is analogous to open-source software, which offers web browsers, compilers, operating systems, and so on that volunteers maintain for users to download and use for free.

> 他们仍然必须在设计初期选择指令，但他们不必选择一家公司并签订合同。他们可以设计自己的 RISC-V 核心，他们可以从出售 RISC-V IP 块的几家公司购买一家，或者可以下载其他人开发的免费开源 RISC-V IP 块之一。最后一个案例类似于开源软件，该软件提供了网络浏览器，编译器，操作系统等，志愿者维护的供用户免费下载和使用。

As a bonus, the open nature of the instruction set improves the business case for small companies offering RISC-V technology because customers don’t have to worry about the long-term viability of a company with its own unique instruction set.

> 作为奖励，指令集的开放性质改善了提供 RISC-V 技术的小型公司的业务案例，因为客户不必担心公司具有自己独特的指导集的公司的长期可行性。

Another attraction of RISC-V for DSAs is that the instruction set is not as important as it is for general-purpose processors. If DSAs are programmed at higher levels using abstractions like DAGs or parallel patterns, as is the case for Halide and TensorFlow, then there is less to do at the instruction set level. Moreover, in a world where performance-cost and energy-cost advances come from adding DSAs, binary compatibility may not play as important a role as in the past.

> DSA 的 RISC-V 的另一个吸引力是，该指令集对通用处理器不那么重要。如果使用 DAG 或并行模式(如卤化物和 Tensorflow 的情况)在较高级别上编程 DSA，则在指令集级别上有更少的事情要做。此外，在添加 DSA 的性能成本和能源成本进步的世界中，二进制兼容性可能不像过去那样重要。

At the time of this writing, the future of the open RISC-V instruction set appears promising. (We wish we could peer into the future and learn the status of RISC-V from now to the next edition of this book!)

> 在撰写本文时，开放 RISC-V 指令集的未来似乎很有希望。(我们希望我们能够窥视未来，并从现在到下一本书学习 RISC-V 的状态！)
