$date
	Sun Oct 23 08:43:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#296403
b101 !
1"
#296406
b101 &
b101 %
1$
#296407
0"
#296410
b10000 &
b10000 %
#296414
b1000 &
b1000 %
#296418
b100 &
b100 %
#296422
b10 &
b10 %
#296426
b1 &
b1 %
1#
#296430
b0 &
0#
b0 %
0$
#1262154
b10111 &
b10111 %
1$
b10111 !
1"
#1262155
0"
#1262158
b1000110 &
b1000110 %
#1262162
b100011 &
b100011 %
#1262166
b1101010 &
b1101010 %
#1262170
b110101 &
b110101 %
#1262174
b10100000 &
b10100000 %
#1262178
b1010000 &
b1010000 %
#1262182
b101000 &
b101000 %
#1262186
b10100 &
b10100 %
#1262190
b1010 &
b1010 %
#1262194
b101 &
b101 %
#1262198
b10000 &
b10000 %
#1262202
b1000 &
b1000 %
#1262206
b100 &
b100 %
#1262210
b10 &
b10 %
#1262214
b1 &
1#
b1 %
#1262218
b0 &
b0 %
0#
0$
#2244066
b10100 &
b10100 %
1$
b10100 !
1"
#2244067
0"
#2244070
b1010 &
b1010 %
#2244074
b101 &
b101 %
#2244078
b10000 &
b10000 %
#2244082
b1000 &
b1000 %
#2244086
b100 &
b100 %
#2244090
b10 &
b10 %
#2244094
b1 &
1#
b1 %
#2244098
b0 &
b0 %
0#
0$
#4500012
