
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003401                       # Number of seconds simulated
sim_ticks                                  3401050749                       # Number of ticks simulated
final_tick                               574903973868                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 326255                       # Simulator instruction rate (inst/s)
host_op_rate                                   419652                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 258174                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940288                       # Number of bytes of host memory used
host_seconds                                 13173.50                       # Real time elapsed on the host
sim_insts                                  4297913394                       # Number of instructions simulated
sim_ops                                    5528287513                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       166400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       194560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        37760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        35328                       # Number of bytes read from this memory
system.physmem.bytes_read::total               441600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       130688                       # Number of bytes written to this memory
system.physmem.bytes_written::total            130688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1300                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1520                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          295                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          276                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3450                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1021                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1021                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       602167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48926056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       489261                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57205850                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       526896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11102451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       602167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10387378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               129842226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       602167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       489261                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       526896                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       602167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2220490                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38425772                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38425772                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38425772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       602167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48926056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       489261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57205850                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       526896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11102451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       602167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10387378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              168267998                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8155998                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873666                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510446                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185584                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1414092                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374070                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207695                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5874                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3383612                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15979363                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873666                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581765                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909675                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        417184                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668156                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74339                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7815235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.356359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4523865     57.89%     57.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163770      2.10%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          299133      3.83%     63.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281317      3.60%     67.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456873      5.85%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475292      6.08%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114369      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85583      1.10%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415033     18.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7815235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352338                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.959216                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3492630                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       404647                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182765                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12843                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722340                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313366                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          725                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17885689                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722340                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3641680                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         158976                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43942                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045176                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       203112                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17402576                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69399                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82087                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23119704                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79229190                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79229190                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8206654                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2044                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           546268                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2669318                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582240                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9967                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       196477                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16454522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13842811                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18867                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5026655                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13793143                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7815235                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771260                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840297                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2751311     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1447792     18.53%     53.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1256528     16.08%     69.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773957      9.90%     79.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806616     10.32%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473432      6.06%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211186      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55952      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38461      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7815235                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54798     66.12%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18015     21.74%     87.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10059     12.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10862863     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109577      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374558     17.15%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494813      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13842811                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.697255                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82872                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005987                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35602595                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21483230                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13381556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13925683                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       784364                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143299                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722340                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         100661                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5704                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16456526                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19612                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2669318                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582240                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3039                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97659                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110472                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208131                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13578554                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279845                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264256                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762482                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048546                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482637                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.664855                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13397002                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13381556                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220064                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20104871                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.640701                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408859                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5084804                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185875                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7092895                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.603263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307289                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3296829     46.48%     46.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494172     21.07%     67.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834056     11.76%     79.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283511      4.00%     83.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272477      3.84%     87.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113519      1.60%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298320      4.21%     92.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88550      1.25%     94.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411461      5.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7092895                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411461                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23138016                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33636145                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 340763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.815600                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.815600                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.226092                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.226092                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62784314                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17553128                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18404423                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8155998                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2842098                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2313548                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195448                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1179376                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1102289                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          298700                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8418                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2848682                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15769267                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2842098                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1400989                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3463450                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1046025                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        700658                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1393241                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81754                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7859074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.477977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4395624     55.93%     55.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          303261      3.86%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          246276      3.13%     62.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          596069      7.58%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160302      2.04%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          206893      2.63%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152986      1.95%     77.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84307      1.07%     78.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1713356     21.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7859074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.348467                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.933456                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2980939                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       684261                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3329069                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22733                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        842067                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       482748                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18836853                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9015                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        842067                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3199802                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         139461                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       222576                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3127836                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       327327                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18168077                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2730                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134617                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102414                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          320                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25442379                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84801991                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84801991                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15547120                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9895208                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3792                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2159                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           902490                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1694528                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       863789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13650                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       294055                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17169925                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3644                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13619369                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28312                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5957117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18206194                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          632                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7859074                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.732948                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884199                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2810780     35.76%     35.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1661603     21.14%     56.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1098025     13.97%     70.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       806334     10.26%     81.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       690709      8.79%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       359512      4.57%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       308289      3.92%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57992      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65830      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7859074                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79705     71.28%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16125     14.42%     85.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15990     14.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11347568     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193259      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1506      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1353332      9.94%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       723704      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13619369                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.669859                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             111821                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008210                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35237944                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23130750                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13270620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13731190                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        51024                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       671298                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          252                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223921                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        842067                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          65590                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7608                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17173570                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43223                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1694528                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       863789                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2138                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6751                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115554                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111018                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226572                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13402929                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1270449                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       216439                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1975648                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1891064                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            705199                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.643322                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13279646                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13270620                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8644841                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24404517                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.627099                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354231                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9107792                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11185306                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5988282                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195505                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7017007                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.594028                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.129617                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2804623     39.97%     39.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1910430     27.23%     67.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       776060     11.06%     78.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       437195      6.23%     84.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       356802      5.08%     89.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       145898      2.08%     91.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173413      2.47%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86693      1.24%     95.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       325893      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7017007                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9107792                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11185306                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1663095                       # Number of memory references committed
system.switch_cpus1.commit.loads              1023227                       # Number of loads committed
system.switch_cpus1.commit.membars               1506                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1607129                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10078363                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227715                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       325893                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23864702                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35189853                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 296924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9107792                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11185306                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9107792                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.895497                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.895497                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.116699                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.116699                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60291404                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18344850                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17391643                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3012                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8155998                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3004109                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2450062                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       202398                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1257330                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1167514                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          322208                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8972                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3002372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16502151                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3004109                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1489722                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3659238                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1072415                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        492042                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1481180                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97374                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8021273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4362035     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          242184      3.02%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          447635      5.58%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          450095      5.61%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          278931      3.48%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          224266      2.80%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          139061      1.73%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          131077      1.63%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1745989     21.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8021273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368331                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.023315                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3131986                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       486317                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3513683                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21986                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        867300                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       507278                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19783494                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        867300                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3360410                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          96830                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        77783                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3302993                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       315953                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19070144                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        132164                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        96463                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26801237                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88943473                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88943473                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16487050                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10314148                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3350                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1624                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           882995                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1762364                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       896678                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11584                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       323203                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17963521                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3248                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14283882                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28317                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6117578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18696889                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8021273                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.780750                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895437                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2745700     34.23%     34.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1739695     21.69%     55.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1160865     14.47%     70.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       754279      9.40%     79.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       795810      9.92%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381688      4.76%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       304601      3.80%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68746      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69889      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8021273                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          89076     72.77%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16723     13.66%     86.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16615     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11950206     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       191656      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1623      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1382132      9.68%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       758265      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14283882                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.751335                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122414                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008570                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36739767                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24084379                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13952479                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14406296                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        44794                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       687712                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          192                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       215892                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        867300                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          49471                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8671                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17966776                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        36169                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1762364                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       896678                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1624                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6813                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125366                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113046                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       238412                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14091023                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1317479                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       192858                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2058097                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1997558                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            740618                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.727688                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13957023                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13952479                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8887047                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25504522                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.710702                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348450                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9601841                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11822376                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6144429                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       204575                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7153972                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.652561                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.147485                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2715031     37.95%     37.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2004252     28.02%     65.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       832626     11.64%     77.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       415000      5.80%     83.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       414276      5.79%     89.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       167975      2.35%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       168821      2.36%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        89961      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       346030      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7153972                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9601841                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11822376                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1755438                       # Number of memory references committed
system.switch_cpus2.commit.loads              1074652                       # Number of loads committed
system.switch_cpus2.commit.membars               1624                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1706304                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10651113                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       243803                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       346030                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24774747                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36801522                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 134725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9601841                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11822376                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9601841                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.849420                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.849420                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.177274                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.177274                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63291920                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19392308                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18178346                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8155998                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3064631                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2502525                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       205752                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1276150                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1206277                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          315220                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9038                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3168174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16634701                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3064631                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1521497                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3604857                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1069808                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        493527                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1542299                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        79332                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8128947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.529835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.336329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4524090     55.65%     55.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          293102      3.61%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          445623      5.48%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          306572      3.77%     68.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          215648      2.65%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          209325      2.58%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          127144      1.56%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          270795      3.33%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1736648     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8128947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.375752                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.039567                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3259905                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       515721                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3440912                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        50224                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        862172                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       513709                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          304                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19910560                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        862172                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3443460                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          47633                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       204661                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3303917                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       267093                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19312035                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        111269                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        90958                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27098477                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     89880858                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     89880858                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16635752                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10462725                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3440                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1657                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           797280                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1768809                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       902170                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10578                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       212543                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17987764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14359015                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28677                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6019042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18394667                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8128947                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.766405                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.921111                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2935555     36.11%     36.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1638663     20.16%     56.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1136292     13.98%     70.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       772443      9.50%     79.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       793771      9.76%     89.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       375004      4.61%     94.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       336529      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        64359      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76331      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8128947                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          77791     70.54%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15517     14.07%     84.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16973     15.39%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12008805     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       181157      1.26%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1410834      9.83%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       756566      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14359015                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.760547                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             110281                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007680                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36985935                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24010150                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13958787                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14469296                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        45167                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       687827                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          596                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       214664                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        862172                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          24546                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4786                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17991075                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1768809                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       902170                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1657                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       124523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112660                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       237183                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14093300                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1318778                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       265715                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2056098                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2003238                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            737320                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.727968                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13964907                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13958787                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9039955                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25678387                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.711475                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352045                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9672288                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11922554                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6068542                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       207207                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7266775                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.640694                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174173                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2802900     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2071949     28.51%     67.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       785104     10.80%     77.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       439049      6.04%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       366248      5.04%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       164471      2.26%     91.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       156221      2.15%     93.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       108087      1.49%     94.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       372746      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7266775                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9672288                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11922554                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1768488                       # Number of memory references committed
system.switch_cpus3.commit.loads              1080982                       # Number of loads committed
system.switch_cpus3.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1729776                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10733460                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       246618                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       372746                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24885125                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36844945                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  27051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9672288                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11922554                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9672288                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.843234                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.843234                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.185911                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.185911                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        63296212                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19416486                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18309229                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3304                       # number of misc regfile writes
system.l20.replacements                          1316                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          208514                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17700                       # Sample count of references to valid blocks.
system.l20.avg_refs                         11.780452                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          903.400673                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.856197                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   665.451688                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14799.291443                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055139                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000968                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.040616                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.903277                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3746                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3746                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1184                       # number of Writeback hits
system.l20.Writeback_hits::total                 1184                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3746                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3746                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3746                       # number of overall hits
system.l20.overall_hits::total                   3746                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1300                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1316                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1300                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1316                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1300                       # number of overall misses
system.l20.overall_misses::total                 1316                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2848708                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    205183705                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      208032413                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2848708                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    205183705                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       208032413                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2848708                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    205183705                       # number of overall miss cycles
system.l20.overall_miss_latency::total      208032413                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5046                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5062                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1184                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1184                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5046                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5062                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5046                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5062                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.257630                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259976                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.257630                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259976                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.257630                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259976                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 178044.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 157833.619231                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 158079.341185                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 178044.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 157833.619231                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 158079.341185                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 178044.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 157833.619231                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 158079.341185                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 232                       # number of writebacks
system.l20.writebacks::total                      232                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1300                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1316                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1300                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1316                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1300                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1316                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2667405                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    190346861                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    193014266                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2667405                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    190346861                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    193014266                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2667405                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    190346861                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    193014266                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257630                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259976                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.257630                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259976                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.257630                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259976                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 166712.812500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146420.662308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146667.375380                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 166712.812500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146420.662308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146667.375380                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 166712.812500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146420.662308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146667.375380                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1533                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          802526                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17917                       # Sample count of references to valid blocks.
system.l21.avg_refs                         44.791316                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          837.596080                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.966616                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   759.707212                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14773.730093                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.051123                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000791                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.046369                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.901717                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         5136                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5136                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1947                       # number of Writeback hits
system.l21.Writeback_hits::total                 1947                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         5136                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5136                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         5136                       # number of overall hits
system.l21.overall_hits::total                   5136                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1520                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1533                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1520                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1533                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1520                       # number of overall misses
system.l21.overall_misses::total                 1533                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2674594                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    267935275                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      270609869                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2674594                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    267935275                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       270609869                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2674594                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    267935275                       # number of overall miss cycles
system.l21.overall_miss_latency::total      270609869                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6656                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6669                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1947                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1947                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6656                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6669                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6656                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6669                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.228365                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.229870                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.228365                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.229870                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.228365                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.229870                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       205738                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 176273.207237                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 176523.071755                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       205738                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 176273.207237                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 176523.071755                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       205738                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 176273.207237                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 176523.071755                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 332                       # number of writebacks
system.l21.writebacks::total                      332                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1520                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1533                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1520                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1533                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1520                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1533                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2524982                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    250398322                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    252923304                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2524982                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    250398322                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    252923304                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2524982                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    250398322                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    252923304                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.228365                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.229870                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.228365                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.229870                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.228365                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.229870                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 194229.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164735.738158                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 164985.847358                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 194229.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 164735.738158                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 164985.847358                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 194229.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 164735.738158                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 164985.847358                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           309                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          419118                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16693                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.107410                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1036.865779                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.958810                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   144.332712                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         15188.842699                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.063285                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000852                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.008809                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.927053                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3512                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3512                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1047                       # number of Writeback hits
system.l22.Writeback_hits::total                 1047                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3512                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3512                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3512                       # number of overall hits
system.l22.overall_hits::total                   3512                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          295                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  309                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          295                       # number of demand (read+write) misses
system.l22.demand_misses::total                   309                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          295                       # number of overall misses
system.l22.overall_misses::total                  309                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2146323                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     49956762                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       52103085                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2146323                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     49956762                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        52103085                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2146323                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     49956762                       # number of overall miss cycles
system.l22.overall_miss_latency::total       52103085                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3807                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3821                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1047                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1047                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3807                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3821                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3807                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3821                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.077489                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.080869                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.077489                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.080869                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.077489                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.080869                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 153308.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169344.955932                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 168618.398058                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 153308.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169344.955932                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 168618.398058                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 153308.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169344.955932                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 168618.398058                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 236                       # number of writebacks
system.l22.writebacks::total                      236                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          295                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             309                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          295                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              309                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          295                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             309                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1987703                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     46580802                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     48568505                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1987703                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     46580802                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     48568505                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1987703                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     46580802                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     48568505                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.077489                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.080869                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.077489                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.080869                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.077489                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.080869                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 141978.785714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157901.023729                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 157179.627832                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 141978.785714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 157901.023729                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 157179.627832                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 141978.785714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 157901.023729                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 157179.627832                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           292                       # number of replacements
system.l23.tagsinuse                            16384                       # Cycle average of tags in use
system.l23.total_refs                          352221                       # Total number of references to valid blocks.
system.l23.sampled_refs                         16676                       # Sample count of references to valid blocks.
system.l23.avg_refs                         21.121432                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1300.412000                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.656456                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   136.986348                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst                   13                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         14917.945196                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.079371                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000956                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.008361                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000793                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.910519                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         2941                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2941                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             975                       # number of Writeback hits
system.l23.Writeback_hits::total                  975                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         2941                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2941                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         2941                       # number of overall hits
system.l23.overall_hits::total                   2941                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          276                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  292                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          276                       # number of demand (read+write) misses
system.l23.demand_misses::total                   292                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          276                       # number of overall misses
system.l23.overall_misses::total                  292                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2467634                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     43984275                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       46451909                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2467634                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     43984275                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        46451909                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2467634                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     43984275                       # number of overall miss cycles
system.l23.overall_miss_latency::total       46451909                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3217                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3233                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          975                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              975                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3217                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3233                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3217                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3233                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.085794                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.090319                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.085794                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.090319                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.085794                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.090319                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 154227.125000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 159363.315217                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 159081.880137                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 154227.125000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 159363.315217                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 159081.880137                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 154227.125000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 159363.315217                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 159081.880137                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 221                       # number of writebacks
system.l23.writebacks::total                      221                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          276                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             292                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          276                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              292                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          276                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             292                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2285339                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     40840915                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     43126254                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2285339                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     40840915                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     43126254                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2285339                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     40840915                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     43126254                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.085794                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.090319                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.085794                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.090319                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.085794                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.090319                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 142833.687500                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 147974.329710                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 147692.650685                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 142833.687500                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 147974.329710                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 147692.650685                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 142833.687500                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 147974.329710                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 147692.650685                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.856143                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700250                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844751.841621                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.856143                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869962                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668136                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668136                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668136                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668136                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668136                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4097920                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4097920                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4097920                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4097920                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4097920                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4097920                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668156                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668156                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668156                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668156                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668156                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668156                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       204896                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       204896                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       204896                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       204896                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       204896                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       204896                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2864985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2864985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2864985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2864985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2864985                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2864985                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179061.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 179061.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 179061.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 179061.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 179061.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 179061.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5046                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936501                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5302                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42236.231799                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.054806                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.945194                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777558                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222442                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068145                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068145                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505085                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505085                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505085                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505085                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15468                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15468                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15468                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15468                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15468                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15468                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1368153297                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1368153297                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1368153297                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1368153297                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1368153297                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1368153297                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083613                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083613                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520553                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520553                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520553                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520553                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007424                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007424                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006137                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006137                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006137                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006137                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 88450.562258                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88450.562258                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 88450.562258                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88450.562258                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 88450.562258                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88450.562258                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1184                       # number of writebacks
system.cpu0.dcache.writebacks::total             1184                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10422                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10422                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10422                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10422                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5046                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5046                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5046                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5046                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    232176510                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    232176510                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    232176510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    232176510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    232176510                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    232176510                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46011.991677                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46011.991677                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 46011.991677                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46011.991677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 46011.991677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46011.991677                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.966572                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088366634                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194287.568548                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.966572                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020780                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1393220                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1393220                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1393220                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1393220                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1393220                       # number of overall hits
system.cpu1.icache.overall_hits::total        1393220                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3757335                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3757335                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3757335                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3757335                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3757335                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3757335                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1393241                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1393241                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1393241                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1393241                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1393241                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1393241                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 178920.714286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 178920.714286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 178920.714286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 178920.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 178920.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 178920.714286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2687594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2687594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2687594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2687594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2687594                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2687594                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       206738                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       206738                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       206738                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       206738                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       206738                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       206738                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6656                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177806353                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6912                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25724.298756                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.163228                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.836772                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867825                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132175                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       965250                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         965250                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       636856                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        636856                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2057                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2057                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1506                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1506                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1602106                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1602106                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1602106                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1602106                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14627                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14627                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14627                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14627                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14627                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14627                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    949804431                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    949804431                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    949804431                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    949804431                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    949804431                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    949804431                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       979877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       979877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       636856                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       636856                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1616733                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1616733                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1616733                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1616733                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014927                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014927                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009047                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009047                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009047                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009047                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 64935.012716                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64935.012716                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 64935.012716                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64935.012716                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 64935.012716                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64935.012716                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1947                       # number of writebacks
system.cpu1.dcache.writebacks::total             1947                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7971                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7971                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7971                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7971                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7971                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7971                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6656                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6656                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6656                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6656                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    309593039                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    309593039                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    309593039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    309593039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    309593039                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    309593039                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006793                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006793                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004117                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004117                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004117                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004117                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46513.377254                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 46513.377254                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 46513.377254                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 46513.377254                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 46513.377254                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 46513.377254                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.958760                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086120848                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345833.365011                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.958760                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022370                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741921                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1481164                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1481164                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1481164                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1481164                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1481164                       # number of overall hits
system.cpu2.icache.overall_hits::total        1481164                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2716883                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2716883                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2716883                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2716883                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2716883                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2716883                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1481180                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1481180                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1481180                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1481180                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1481180                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1481180                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 169805.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 169805.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 169805.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 169805.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 169805.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 169805.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2173993                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2173993                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2173993                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2173993                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2173993                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2173993                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155285.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155285.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3807                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166242456                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4063                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40916.184100                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.381496                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.618504                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856959                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143041                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1005177                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1005177                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       677589                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        677589                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1624                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1624                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1624                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1682766                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1682766                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1682766                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1682766                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9903                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9903                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9903                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9903                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9903                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9903                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    438204594                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    438204594                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    438204594                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    438204594                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    438204594                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    438204594                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1015080                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1015080                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       677589                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       677589                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1692669                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1692669                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1692669                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1692669                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009756                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009756                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005851                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005851                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005851                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005851                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 44249.681309                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44249.681309                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 44249.681309                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44249.681309                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 44249.681309                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44249.681309                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1047                       # number of writebacks
system.cpu2.dcache.writebacks::total             1047                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6096                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6096                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6096                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6096                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6096                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6096                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3807                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3807                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3807                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3807                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3807                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3807                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     73472835                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     73472835                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     73472835                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     73472835                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     73472835                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     73472835                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002249                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002249                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002249                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002249                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19299.405043                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19299.405043                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19299.405043                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19299.405043                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19299.405043                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19299.405043                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.656403                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089483567                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2358189.538961                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.656403                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025090                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.739834                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1542280                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1542280                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1542280                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1542280                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1542280                       # number of overall hits
system.cpu3.icache.overall_hits::total        1542280                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3111598                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3111598                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3111598                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3111598                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3111598                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3111598                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1542299                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1542299                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1542299                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1542299                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1542299                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1542299                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 163768.315789                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 163768.315789                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 163768.315789                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 163768.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 163768.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 163768.315789                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2483819                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2483819                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2483819                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2483819                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2483819                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2483819                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 155238.687500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 155238.687500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 155238.687500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 155238.687500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 155238.687500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 155238.687500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3217                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161277203                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3473                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              46437.432479                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   213.261466                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    42.738534                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.833053                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.166947                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1004025                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1004025                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       684201                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        684201                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1656                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1656                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1652                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1688226                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1688226                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1688226                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1688226                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6478                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6478                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6478                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6478                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6478                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6478                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    213717915                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    213717915                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    213717915                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    213717915                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    213717915                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    213717915                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1010503                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1010503                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       684201                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       684201                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1694704                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1694704                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1694704                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1694704                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006411                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006411                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003822                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003822                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003822                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003822                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32991.342235                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32991.342235                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 32991.342235                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32991.342235                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 32991.342235                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32991.342235                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          975                       # number of writebacks
system.cpu3.dcache.writebacks::total              975                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3261                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3261                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3261                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3261                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3261                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3261                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3217                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3217                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3217                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3217                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3217                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3217                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     67627464                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     67627464                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     67627464                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     67627464                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     67627464                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     67627464                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001898                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001898                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001898                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001898                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21021.903637                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21021.903637                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21021.903637                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21021.903637                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21021.903637                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21021.903637                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
