############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
open_project lenet5_gishilog
open_solution "solution1"
csim_design -O -clean -compiler gcc -quiet
