v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=NVMemProg
T 55200 42000 5 20 1 1 0 0 1
title1=Power - Memory VPP
T 55900 40700 5 14 1 1 0 1 1
file=power-mem_vpp.sch
T 63700 40700 5 14 1 1 0 4 1
page=5
T 64700 40700 5 14 1 1 0 4 1
pageof=14
T 64200 42300 5 14 1 1 0 4 1
revision=0.1
T 64200 41500 5 14 1 1 0 4 1
date=2017-07-11
T 58500 40700 5 14 1 1 0 1 1
author=Wojciech Krutnik
}
C 44200 51300 1 0 1 in-1.sym
{
T 44200 52900 5 10 0 0 0 6 1
symversion=1.0
T 44200 53100 5 10 0 0 0 6 1
device=none
T 44200 52700 5 10 0 0 0 6 1
value=INPUT
T 43300 51500 5 10 1 1 0 7 1
refdes=PWR_SRC
}
C 44200 49300 1 0 1 in-1.sym
{
T 44200 50900 5 10 0 0 0 6 1
symversion=1.0
T 44200 51100 5 10 0 0 0 6 1
device=none
T 44200 50700 5 10 0 0 0 6 1
value=INPUT
T 43300 49500 5 10 1 1 0 7 1
refdes=V_CTRL
}
C 62400 49300 1 0 0 out-1.sym
{
T 62400 50900 5 10 0 0 0 0 1
symversion=1.0
T 62400 50700 5 10 0 0 0 0 1
value=OUTPUT
T 63300 49500 5 10 1 1 0 1 1
refdes=MEM_VPP
T 62400 51100 5 10 0 0 0 0 1
device=none
}
C 51000 50700 1 0 1 MC34063A-1.sym
{
T 50700 53400 5 10 0 0 0 6 1
symversion=1.0
T 50700 53600 5 10 0 0 0 6 1
device=IC
T 50700 53800 5 10 0 0 0 6 1
footprint=SO8
T 49100 53050 5 10 1 1 0 0 1
refdes=U21
T 49100 50950 5 10 1 1 0 2 1
value=MC34063A
}
C 47500 51500 1 90 0 res-1.sym
{
T 46800 51700 5 10 0 0 90 0 1
symversion=1.1
T 46600 51700 5 10 0 0 90 0 1
device=RESISTOR
T 46400 51700 5 10 0 0 90 0 1
footprint=1206
T 47050 51700 5 10 1 1 90 0 1
refdes=R22
T 47250 51700 5 10 1 1 90 0 1
value=0R18/0.5W
}
N 48800 51800 47800 51800 4
N 47800 51800 47800 51500 4
N 44200 51500 47800 51500 4
N 47400 52500 47800 52500 4
N 47800 52500 47800 52200 4
N 47800 52200 48800 52200 4
N 47400 52500 47400 53700 4
C 49400 53700 1 0 0 ind-1.sym
{
T 49600 54500 5 10 0 0 0 0 1
symversion=1.1
T 49600 54700 5 10 0 0 0 0 1
device=INDUCTOR
T 49600 54900 5 10 0 0 0 0 1
footprint=FERROCORE_DE1207
T 49600 54150 5 10 1 1 0 0 1
refdes=L21
T 49600 53950 5 10 1 1 0 0 1
value=100u/2.1A
}
N 58400 51700 58400 53700 4
C 51600 51600 1 0 0 cap-1.sym
{
T 51800 52400 5 10 0 0 0 0 1
symversion=1.0
T 51800 52600 5 10 0 0 0 0 1
device=CAPACITOR
T 51800 52800 5 10 0 0 0 0 1
footprint=0603
T 51400 51900 5 10 1 1 0 0 1
refdes=C22
T 52100 51900 5 10 1 1 0 0 1
value=680p
}
N 51000 51800 51600 51800 4
N 51000 52200 54300 52200 4
N 52600 51200 52600 51800 4
N 52600 51800 52200 51800 4
C 52800 50100 1 0 0 GND-1.sym
C 48900 49400 1 0 0 res-1.sym
{
T 49100 50100 5 10 0 0 0 0 1
symversion=1.1
T 49100 50300 5 10 0 0 0 0 1
device=RESISTOR
T 49100 50500 5 10 0 0 0 0 1
footprint=0603
T 49100 49850 5 10 1 1 0 0 1
refdes=R24
T 49100 49650 5 10 1 1 0 0 1
value=22k 1%
}
C 48900 48100 1 90 0 res-1.sym
{
T 48200 48300 5 10 0 0 90 0 1
symversion=1.1
T 48000 48300 5 10 0 0 90 0 1
device=RESISTOR
T 47800 48300 5 10 0 0 90 0 1
footprint=0603
T 48450 48300 5 10 1 1 90 0 1
refdes=R25
T 48650 48300 5 10 1 1 90 0 1
value=2k4 1%
}
N 48800 49100 48800 51400 4
{
T 48750 50400 5 8 1 1 90 0 1
netname=FB_VPP
}
N 48800 49500 48900 49500 4
N 49900 49500 59700 49500 4
N 58400 49500 58400 50900 4
C 48600 47400 1 0 0 GND-1.sym
C 58200 47400 1 0 0 GND-1.sym
N 58400 47800 58400 48100 4
N 50400 53700 58400 53700 4
N 48800 52600 48800 53400 4
N 48800 53400 51000 53400 4
N 51000 53400 51000 52600 4
C 47800 52800 1 0 0 res-1.sym
{
T 48000 53500 5 10 0 0 0 0 1
symversion=1.1
T 48000 53700 5 10 0 0 0 0 1
device=RESISTOR
T 48000 53900 5 10 0 0 0 0 1
footprint=0603
T 48000 53250 5 10 1 1 0 0 1
refdes=R21
T 48000 53050 5 10 1 1 0 0 1
value=47
}
C 54800 50500 1 90 0 res-1.sym
{
T 54100 50700 5 10 0 0 90 0 1
symversion=1.1
T 53900 50700 5 10 0 0 90 0 1
device=RESISTOR
T 53700 50700 5 10 0 0 90 0 1
footprint=0603
T 54350 50700 5 10 1 1 90 0 1
refdes=R26
T 54550 50700 5 10 1 1 90 0 1
value=1k2
}
N 55100 52200 56300 52200 4
N 55500 52200 55500 52000 4
N 55000 51500 54000 51500 4
N 54000 51500 54000 52200 4
C 54500 50100 1 0 0 GND-1.sym
C 55300 50100 1 0 0 GND-1.sym
N 55500 50500 55500 51000 4
C 56600 50100 1 0 0 GND-1.sym
N 56800 50500 56800 51900 4
N 56800 52900 56800 53700 4
C 56400 50500 1 90 0 res-1.sym
{
T 55700 50700 5 10 0 0 90 0 1
symversion=1.1
T 55500 50700 5 10 0 0 90 0 1
device=RESISTOR
T 55300 50700 5 10 0 0 90 0 1
footprint=0603
T 55950 50700 5 10 1 1 90 0 1
refdes=R27
T 56150 50700 5 10 1 1 90 0 1
value=2k4
}
C 56100 50100 1 0 0 GND-1.sym
N 56300 51500 56300 52200 4
N 47800 52900 47400 52900 4
N 47400 53700 49400 53700 4
N 58400 48700 58400 49500 4
C 59700 49500 1 0 0 ind-1.sym
{
T 59900 50300 5 10 0 0 0 0 1
symversion=1.1
T 59900 50500 5 10 0 0 0 0 1
device=INDUCTOR
T 59900 50700 5 10 0 0 0 0 1
footprint=1210
T 59900 49950 5 10 1 1 0 0 1
refdes=L22
T 59900 49750 5 10 1 1 0 0 1
value=1u
}
C 58200 48700 1 270 0 cap-2.sym
{
T 57900 47700 5 10 1 1 90 0 1
refdes=C25
T 59000 48500 5 10 0 0 270 0 1
symversion=1.0
T 59200 48500 5 10 0 0 270 0 1
device=CAPACITOR
T 59400 48500 5 10 0 0 270 0 1
footprint=NICHICON_WT_CAP_10_10
T 58100 47700 5 10 1 1 90 0 1
value=UCD1E471MNL1GS
}
C 60800 48700 1 270 0 cap-2.sym
{
T 60500 47700 5 10 1 1 90 0 1
refdes=C26
T 61600 48500 5 10 0 0 270 0 1
symversion=1.0
T 61800 48500 5 10 0 0 270 0 1
device=CAPACITOR
T 62000 48500 5 10 0 0 270 0 1
footprint=NICHICON_WT_CAP_6p3_5p4
T 60700 47700 5 10 1 1 90 0 1
value=EEEFK1V101XP
}
N 60700 49500 62400 49500 4
{
T 61500 49550 5 8 1 1 0 0 1
netname=MEM_VPP_1
}
N 61000 49500 61000 48700 4
C 60800 47400 1 0 0 GND-1.sym
N 61000 47800 61000 48100 4
N 48800 47800 48800 48100 4
N 52200 51200 52600 51200 4
N 51600 51200 51300 51200 4
N 51300 51200 51300 51800 4
N 51000 51400 51000 50500 4
C 50800 50100 1 0 0 GND-1.sym
C 47200 51200 1 270 0 cap-2.sym
{
T 46900 50100 5 10 1 1 90 0 1
refdes=C21
T 48000 51000 5 10 0 0 270 0 1
symversion=1.0
T 48200 51000 5 10 0 0 270 0 1
device=CAPACITOR
T 48400 51000 5 10 0 0 270 0 1
footprint=NICHICON_WT_CAP_6p3_5p4
T 47100 50100 5 10 1 1 90 0 1
value=EEEFK1V101XP
}
C 47200 50100 1 0 0 GND-1.sym
N 47400 51200 47400 51500 4
N 47400 50600 47400 50500 4
C 55000 52000 1 180 1 BC807-1.sym
{
T 55600 51600 5 10 1 1 0 0 1
refdes=Q21
T 55100 50700 5 10 0 0 180 6 1
symversion=1.0
T 55100 50500 5 10 0 0 180 6 1
device=TRANSISTOR
T 55100 50300 5 10 0 0 180 6 1
footprint=SOT23
T 55600 51400 5 10 1 1 0 0 1
value=BC807
}
C 56300 51900 1 0 0 IRLML6344-1.sym
{
T 57100 52400 5 10 1 1 0 0 1
refdes=Q22
T 56400 53200 5 10 0 0 0 0 1
symversion=1.0
T 56400 53400 5 10 0 0 0 0 1
device=TRANSISTOR
T 56400 53600 5 10 0 0 0 0 1
footprint=SOT23
T 57100 52200 5 10 1 1 0 0 1
value=IRLML6344
}
C 54300 52000 1 0 0 BAS16_SOT23-1.sym
{
T 54500 52600 5 10 1 1 0 0 1
refdes=D21
T 54300 53000 5 10 0 0 0 0 1
symversion=1.0
T 54300 53200 5 10 0 0 0 0 1
device=DIODE
T 54300 53400 5 10 0 0 0 0 1
footprint=SOT23
T 54500 52400 5 10 1 1 0 0 1
value=BAS16
}
C 58200 51700 1 270 0 SK1X-1.sym
{
T 58800 51500 5 10 1 1 270 0 1
refdes=D22
T 59200 51700 5 10 0 0 270 0 1
symversion=1.0
T 59400 51700 5 10 0 0 270 0 1
device=DIODE
T 59600 51700 5 10 0 0 270 0 1
footprint=DO214AC
T 58600 51500 5 10 1 1 270 0 1
value=SK14
}
C 47700 49400 1 0 0 res-1.sym
{
T 47900 50100 5 10 0 0 0 0 1
symversion=1.1
T 47900 50300 5 10 0 0 0 0 1
device=RESISTOR
T 47900 50500 5 10 0 0 0 0 1
footprint=0603
T 47900 49850 5 10 1 1 0 0 1
refdes=R23
T 47900 49650 5 10 1 1 0 0 1
value=5k6 1%
}
N 48700 49500 48800 49500 4
N 44200 49500 47700 49500 4
C 59400 48000 1 90 0 res-1.sym
{
T 58700 48200 5 10 0 0 90 0 1
symversion=1.1
T 58500 48200 5 10 0 0 90 0 1
device=RESISTOR
T 58300 48200 5 10 0 0 90 0 1
footprint=0805
T 58950 48200 5 10 1 1 90 0 1
refdes=R28
T 59150 48200 5 10 1 1 90 0 1
value=2k2
}
N 59300 49000 59300 49500 4
C 59100 47400 1 0 0 GND-1.sym
N 59300 47800 59300 48000 4
N 53000 51500 53000 50500 4
C 51600 51000 1 0 0 cap-1.sym
{
T 51800 51800 5 10 0 0 0 0 1
symversion=1.0
T 51800 52000 5 10 0 0 0 0 1
device=CAPACITOR
T 51800 52200 5 10 0 0 0 0 1
footprint=0603
T 51400 51300 5 10 1 1 0 0 1
refdes=C23
T 52100 51300 5 10 1 1 0 0 1
value=0
}
N 52600 51500 53000 51500 4
C 60800 49500 1 0 0 testpoint-1.sym
{
T 60800 50300 5 10 0 0 0 0 1
symversion=1.0
T 60800 50700 5 10 0 0 0 0 1
device=none
T 61000 49950 5 10 1 1 0 3 1
refdes=TP21
T 60800 50500 5 10 0 0 0 0 1
footprint=TP70
}
