<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Applications\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise
-v 3 -s 2 -n 3 -fastpaths -xml spi_test.twx spi_test.ncd -o spi_test.twr
spi_test.pcf -ucf spi_test.ucf

</twCmdLine><twDesign>spi_test.ncd</twDesign><twDesignPath>spi_test.ncd</twDesignPath><twPCF>spi_test.pcf</twPCF><twPcfPath>spi_test.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3175 - fpgaclock does not clock data to pulsepin1</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint COMP &quot;pulsepin1&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;; ignored during timing analysis</twWarn><twWarn anchorID="4">WARNING:Timing:3175 - fpgaclock does not clock data to pulsepin2</twWarn><twWarn anchorID="5">WARNING:Timing:3225 - Timing constraint COMP &quot;pulsepin2&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;; ignored during timing analysis</twWarn><twInfo anchorID="6">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="7">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="8">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_fpgaclock = PERIOD &quot;fpgaclock&quot; 20 ns HIGH 50 %;" ScopeName="">TS_fpgaclock = PERIOD TIMEGRP &quot;fpgaclock&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>385</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>74</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.342</twMinPer></twConstHead><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point pll/clk (SLICE_X19Y19.CE), 13 paths
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.658</twSlack><twSrc BELType="FF">pll/count_5</twSrc><twDest BELType="FF">pll/clk</twDest><twTotPathDel>4.271</twTotPathDel><twClkSkew dest = "0.294" src = "0.330">0.036</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pll/count_5</twSrc><twDest BELType='FF'>pll/clk</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>pll/count&lt;11&gt;</twComp><twBEL>pll/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>pll/count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pll/count&lt;3&gt;</twComp><twBEL>pll/count[15]_GND_2_o_equal_1_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>pll/count[15]_GND_2_o_equal_1_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/count[15]_GND_2_o_equal_1_o&lt;15&gt;</twComp><twBEL>pll/count[15]_GND_2_o_equal_1_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>pll/count[15]_GND_2_o_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>pll/clk</twComp><twBEL>pll/clk</twBEL></twPathDel><twLogDel>1.420</twLogDel><twRouteDel>2.851</twRouteDel><twTotDel>4.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.968</twSlack><twSrc BELType="FF">pll/count_4</twSrc><twDest BELType="FF">pll/clk</twDest><twTotPathDel>3.963</twTotPathDel><twClkSkew dest = "0.294" src = "0.328">0.034</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pll/count_4</twSrc><twDest BELType='FF'>pll/clk</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y26.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>pll/count&lt;3&gt;</twComp><twBEL>pll/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>pll/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pll/count&lt;3&gt;</twComp><twBEL>pll/count[15]_GND_2_o_equal_1_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>pll/count[15]_GND_2_o_equal_1_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/count[15]_GND_2_o_equal_1_o&lt;15&gt;</twComp><twBEL>pll/count[15]_GND_2_o_equal_1_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>pll/count[15]_GND_2_o_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>pll/clk</twComp><twBEL>pll/clk</twBEL></twPathDel><twLogDel>1.471</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>3.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.154</twSlack><twSrc BELType="FF">pll/count_7</twSrc><twDest BELType="FF">pll/clk</twDest><twTotPathDel>3.775</twTotPathDel><twClkSkew dest = "0.294" src = "0.330">0.036</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pll/count_7</twSrc><twDest BELType='FF'>pll/clk</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>pll/count&lt;11&gt;</twComp><twBEL>pll/count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>pll/count&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>pll/count&lt;3&gt;</twComp><twBEL>pll/count[15]_GND_2_o_equal_1_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>pll/count[15]_GND_2_o_equal_1_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/count[15]_GND_2_o_equal_1_o&lt;15&gt;</twComp><twBEL>pll/count[15]_GND_2_o_equal_1_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>pll/count[15]_GND_2_o_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>pll/clk</twComp><twBEL>pll/clk</twBEL></twPathDel><twLogDel>1.420</twLogDel><twRouteDel>2.355</twRouteDel><twTotDel>3.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point pll/count_12 (SLICE_X26Y27.D2), 13 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.590</twSlack><twSrc BELType="FF">pll/count_4</twSrc><twDest BELType="FF">pll/count_12</twDest><twTotPathDel>3.366</twTotPathDel><twClkSkew dest = "0.190" src = "0.199">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pll/count_4</twSrc><twDest BELType='FF'>pll/count_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y26.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>pll/count&lt;3&gt;</twComp><twBEL>pll/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>pll/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>pll/Mcount_count_cy&lt;7&gt;</twComp><twBEL>pll/count&lt;4&gt;_rt</twBEL><twBEL>pll/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll/Mcount_count_cy&lt;11&gt;</twComp><twBEL>pll/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>pll/Result&lt;12&gt;1</twComp><twBEL>pll/Mcount_count_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>pll/Result&lt;12&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>pll/count&lt;11&gt;</twComp><twBEL>pll/Mcount_count_eqn_121</twBEL><twBEL>pll/count_12</twBEL></twPathDel><twLogDel>1.549</twLogDel><twRouteDel>1.817</twRouteDel><twTotDel>3.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.599</twSlack><twSrc BELType="FF">pll/count_0</twSrc><twDest BELType="FF">pll/count_12</twDest><twTotPathDel>3.357</twTotPathDel><twClkSkew dest = "0.190" src = "0.199">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pll/count_0</twSrc><twDest BELType='FF'>pll/count_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>pll/count&lt;3&gt;</twComp><twBEL>pll/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>pll/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>pll/Mcount_count_cy&lt;3&gt;</twComp><twBEL>pll/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>pll/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll/Mcount_count_cy&lt;7&gt;</twComp><twBEL>pll/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll/Mcount_count_cy&lt;11&gt;</twComp><twBEL>pll/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>pll/Result&lt;12&gt;1</twComp><twBEL>pll/Mcount_count_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>pll/Result&lt;12&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>pll/count&lt;11&gt;</twComp><twBEL>pll/Mcount_count_eqn_121</twBEL><twBEL>pll/count_12</twBEL></twPathDel><twLogDel>1.589</twLogDel><twRouteDel>1.768</twRouteDel><twTotDel>3.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.674</twSlack><twSrc BELType="FF">pll/count_2</twSrc><twDest BELType="FF">pll/count_12</twDest><twTotPathDel>3.282</twTotPathDel><twClkSkew dest = "0.190" src = "0.199">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pll/count_2</twSrc><twDest BELType='FF'>pll/count_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y26.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>pll/count&lt;3&gt;</twComp><twBEL>pll/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>pll/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>pll/Mcount_count_cy&lt;3&gt;</twComp><twBEL>pll/count&lt;2&gt;_rt</twBEL><twBEL>pll/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll/Mcount_count_cy&lt;7&gt;</twComp><twBEL>pll/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll/Mcount_count_cy&lt;11&gt;</twComp><twBEL>pll/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>pll/Result&lt;12&gt;1</twComp><twBEL>pll/Mcount_count_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>pll/Result&lt;12&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>pll/count&lt;11&gt;</twComp><twBEL>pll/Mcount_count_eqn_121</twBEL><twBEL>pll/count_12</twBEL></twPathDel><twLogDel>1.493</twLogDel><twRouteDel>1.789</twRouteDel><twTotDel>3.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point pll/count_11 (SLICE_X26Y27.D1), 12 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.657</twSlack><twSrc BELType="FF">pll/count_4</twSrc><twDest BELType="FF">pll/count_11</twDest><twTotPathDel>3.299</twTotPathDel><twClkSkew dest = "0.190" src = "0.199">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pll/count_4</twSrc><twDest BELType='FF'>pll/count_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y26.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>pll/count&lt;3&gt;</twComp><twBEL>pll/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>pll/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>pll/Mcount_count_cy&lt;7&gt;</twComp><twBEL>pll/count&lt;4&gt;_rt</twBEL><twBEL>pll/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y28.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll/Mcount_count_cy&lt;11&gt;</twComp><twBEL>pll/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>pll/Result&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>pll/count&lt;11&gt;</twComp><twBEL>pll/Mcount_count_eqn_111</twBEL><twBEL>pll/count_11</twBEL></twPathDel><twLogDel>1.676</twLogDel><twRouteDel>1.623</twRouteDel><twTotDel>3.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.666</twSlack><twSrc BELType="FF">pll/count_0</twSrc><twDest BELType="FF">pll/count_11</twDest><twTotPathDel>3.290</twTotPathDel><twClkSkew dest = "0.190" src = "0.199">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pll/count_0</twSrc><twDest BELType='FF'>pll/count_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>pll/count&lt;3&gt;</twComp><twBEL>pll/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>pll/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>pll/Mcount_count_cy&lt;3&gt;</twComp><twBEL>pll/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>pll/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll/Mcount_count_cy&lt;7&gt;</twComp><twBEL>pll/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y28.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll/Mcount_count_cy&lt;11&gt;</twComp><twBEL>pll/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>pll/Result&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>pll/count&lt;11&gt;</twComp><twBEL>pll/Mcount_count_eqn_111</twBEL><twBEL>pll/count_11</twBEL></twPathDel><twLogDel>1.716</twLogDel><twRouteDel>1.574</twRouteDel><twTotDel>3.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.741</twSlack><twSrc BELType="FF">pll/count_2</twSrc><twDest BELType="FF">pll/count_11</twDest><twTotPathDel>3.215</twTotPathDel><twClkSkew dest = "0.190" src = "0.199">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pll/count_2</twSrc><twDest BELType='FF'>pll/count_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y26.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>pll/count&lt;3&gt;</twComp><twBEL>pll/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>pll/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>pll/Mcount_count_cy&lt;3&gt;</twComp><twBEL>pll/count&lt;2&gt;_rt</twBEL><twBEL>pll/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll/Mcount_count_cy&lt;7&gt;</twComp><twBEL>pll/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y28.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll/Mcount_count_cy&lt;11&gt;</twComp><twBEL>pll/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>pll/Result&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>pll/count&lt;11&gt;</twComp><twBEL>pll/Mcount_count_eqn_111</twBEL><twBEL>pll/count_11</twBEL></twPathDel><twLogDel>1.620</twLogDel><twRouteDel>1.595</twRouteDel><twTotDel>3.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fpgaclock = PERIOD TIMEGRP &quot;fpgaclock&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pll/clk (SLICE_X19Y19.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">pll/clk</twSrc><twDest BELType="FF">pll/clk</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pll/clk</twSrc><twDest BELType='FF'>pll/clk</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>pll/clk</twComp><twBEL>pll/clk</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>pll/clk</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>pll/clk</twComp><twBEL>pll/clk_INV_4_o1_INV_0</twBEL><twBEL>pll/clk</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pll/clk2 (SLICE_X15Y28.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.490</twSlack><twSrc BELType="FF">pll/clk2</twSrc><twDest BELType="FF">pll/clk2</twDest><twTotPathDel>0.490</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pll/clk2</twSrc><twDest BELType='FF'>pll/clk2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>pll/clk2</twComp><twBEL>pll/clk2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>pll/clk2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>pll/clk2</twComp><twBEL>pll/clk2_rstpot</twBEL><twBEL>pll/clk2</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twDestClk><twPctLog>84.3</twPctLog><twPctRoute>15.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pll/count_8 (SLICE_X26Y27.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.629</twSlack><twSrc BELType="FF">pll/count_11</twSrc><twDest BELType="FF">pll/count_8</twDest><twTotPathDel>0.629</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pll/count_11</twSrc><twDest BELType='FF'>pll/count_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>pll/count&lt;11&gt;</twComp><twBEL>pll/count_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>pll/count&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>pll/count&lt;11&gt;</twComp><twBEL>pll/Mcount_count_eqn_81</twBEL><twBEL>pll/count_8</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpgaclock_BUFGP</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_fpgaclock = PERIOD TIMEGRP &quot;fpgaclock&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="fpgaclock_BUFGP/BUFG/I0" logResource="fpgaclock_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="fpgaclock_BUFGP/IBUFG"/><twPinLimit anchorID="36" type="MINPERIOD" name="Tockper" slack="17.751" period="20.000" constraintValue="20.000" deviceLimit="2.249" freqLimit="444.642" physResource="din_OBUF/CLK0" logResource="din/CK0" locationPin="OLOGIC_X8Y3.CLK0" clockNet="fpgaclock_BUFGP"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tockper" slack="17.751" period="20.000" constraintValue="20.000" deviceLimit="2.249" freqLimit="444.642" physResource="sync_OBUF/CLK0" logResource="sync/CK0" locationPin="OLOGIC_X11Y3.CLK0" clockNet="fpgaclock_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="OFFSETOUTDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;sclk&quot; OFFSET = OUT 20 ns AFTER &quot;fpgaclock&quot;;" ScopeName="">COMP &quot;sclk&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.589</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sclk (N8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstOffOut anchorID="40" twDataPathType="twDataPathMaxDelay"><twSlack>10.411</twSlack><twSrc BELType="FF">sclk</twSrc><twDest BELType="PAD">sclk</twDest><twClkDel>3.372</twClkDel><twClkSrc>fpgaclock</twClkSrc><twClkDest>sclk_OBUF</twClkDest><twDataDel>6.192</twDataDel><twDataSrc>sclk_OBUF</twDataSrc><twDataDest>sclk</twDataDest><twOff>20.000</twOff><twOffSrc>fpgaclock</twOffSrc><twOffDest>sclk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>fpgaclock</twSrc><twDest BELType='FF'>sclk</twDest><twLogLvls>2</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>fpgaclock</twComp><twBEL>fpgaclock</twBEL><twBEL>fpgaclock_BUFGP/IBUFG</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>fpgaclock_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>fpgaclock_BUFGP/BUFG</twComp><twBEL>fpgaclock_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>fpgaclock_BUFGP</twComp></twPathDel><twLogDel>1.246</twLogDel><twRouteDel>2.126</twRouteDel><twTotDel>3.372</twTotDel><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sclk</twSrc><twDest BELType='PAD'>sclk</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y9.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sclk_OBUF</twComp><twBEL>sclk</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.994</twDelInfo><twComp>sclk_OBUF</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>sclk</twComp><twBEL>sclk_OBUF</twBEL><twBEL>sclk</twBEL></twPathDel><twLogDel>3.198</twLogDel><twRouteDel>2.994</twRouteDel><twTotDel>6.192</twTotDel><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;sclk&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sclk (N8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstOffOut anchorID="42" twDataPathType="twDataPathMinDelay"><twSlack>4.119</twSlack><twSrc BELType="FF">sclk</twSrc><twDest BELType="PAD">sclk</twDest><twClkDel>1.107</twClkDel><twClkSrc>fpgaclock</twClkSrc><twClkDest>sclk_OBUF</twClkDest><twDataDel>3.037</twDataDel><twDataSrc>sclk_OBUF</twDataSrc><twDataDest>sclk</twDataDest><twOff>20.000</twOff><twOffSrc>fpgaclock</twOffSrc><twOffDest>sclk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>fpgaclock</twSrc><twDest BELType='FF'>sclk</twDest><twLogLvls>2</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>fpgaclock</twComp><twBEL>fpgaclock</twBEL><twBEL>fpgaclock_BUFGP/IBUFG</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>fpgaclock_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>fpgaclock_BUFGP/BUFG</twComp><twBEL>fpgaclock_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>fpgaclock_BUFGP</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.727</twRouteDel><twTotDel>1.107</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sclk</twSrc><twDest BELType='PAD'>sclk</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y9.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>sclk_OBUF</twComp><twBEL>sclk</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>sclk_OBUF</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>sclk</twComp><twBEL>sclk_OBUF</twBEL><twBEL>sclk</twBEL></twPathDel><twLogDel>1.596</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>3.037</twTotDel><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="43" twConstType="OFFSETOUTDELAY" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;sync&quot; OFFSET = OUT 20 ns AFTER &quot;fpgaclock&quot;;" ScopeName="">COMP &quot;sync&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.227</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sync (M10.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstOffOut anchorID="45" twDataPathType="twDataPathMaxDelay"><twSlack>11.773</twSlack><twSrc BELType="FF">sync</twSrc><twDest BELType="PAD">sync</twDest><twClkDel>3.962</twClkDel><twClkSrc>fpgaclock</twClkSrc><twClkDest>sync_OBUF</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>sync_OBUF</twDataSrc><twDataDest>sync</twDataDest><twOff>20.000</twOff><twOffSrc>fpgaclock</twOffSrc><twOffDest>sync</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>fpgaclock</twSrc><twDest BELType='FF'>sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>fpgaclock</twComp><twBEL>fpgaclock</twBEL><twBEL>fpgaclock_BUFGP/IBUFG</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>fpgaclock_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>fpgaclock_BUFGP/BUFG</twComp><twBEL>fpgaclock_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X11Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>fpgaclock_BUFGP</twComp></twPathDel><twLogDel>1.246</twLogDel><twRouteDel>2.716</twRouteDel><twTotDel>3.962</twTotDel><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sync</twSrc><twDest BELType='PAD'>sync</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X11Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>OLOGIC_X11Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>sync_OBUF</twComp><twBEL>sync</twBEL></twPathDel><twPathDel><twSite>M10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sync_OBUF</twComp></twPathDel><twPathDel><twSite>M10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>sync</twComp><twBEL>sync_OBUF</twBEL><twBEL>sync</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;sync&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sync (M10.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstOffOut anchorID="47" twDataPathType="twDataPathMinDelay"><twSlack>3.309</twSlack><twSrc BELType="FF">sync</twSrc><twDest BELType="PAD">sync</twDest><twClkDel>1.283</twClkDel><twClkSrc>fpgaclock</twClkSrc><twClkDest>sync_OBUF</twClkDest><twDataDel>2.051</twDataDel><twDataSrc>sync_OBUF</twDataSrc><twDataDest>sync</twDataDest><twOff>20.000</twOff><twOffSrc>fpgaclock</twOffSrc><twOffDest>sync</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>fpgaclock</twSrc><twDest BELType='FF'>sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>fpgaclock</twComp><twBEL>fpgaclock</twBEL><twBEL>fpgaclock_BUFGP/IBUFG</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>fpgaclock_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>fpgaclock_BUFGP/BUFG</twComp><twBEL>fpgaclock_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X11Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>fpgaclock_BUFGP</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.903</twRouteDel><twTotDel>1.283</twTotDel><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sync</twSrc><twDest BELType='PAD'>sync</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X11Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>OLOGIC_X11Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>sync_OBUF</twComp><twBEL>sync</twBEL></twPathDel><twPathDel><twSite>M10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sync_OBUF</twComp></twPathDel><twPathDel><twSite>M10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>sync</twComp><twBEL>sync_OBUF</twBEL><twBEL>sync</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>2.051</twTotDel><twPctLog>84.4</twPctLog><twPctRoute>15.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="48" twConstType="OFFSETOUTDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;din&quot; OFFSET = OUT 20 ns AFTER &quot;fpgaclock&quot;;" ScopeName="">COMP &quot;din&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.214</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point din (T9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstOffOut anchorID="50" twDataPathType="twDataPathMaxDelay"><twSlack>11.786</twSlack><twSrc BELType="FF">din</twSrc><twDest BELType="PAD">din</twDest><twClkDel>3.949</twClkDel><twClkSrc>fpgaclock</twClkSrc><twClkDest>din_OBUF</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>din_OBUF</twDataSrc><twDataDest>din</twDataDest><twOff>20.000</twOff><twOffSrc>fpgaclock</twOffSrc><twOffDest>din</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>fpgaclock</twSrc><twDest BELType='FF'>din</twDest><twLogLvls>2</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>fpgaclock</twComp><twBEL>fpgaclock</twBEL><twBEL>fpgaclock_BUFGP/IBUFG</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>fpgaclock_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>fpgaclock_BUFGP/BUFG</twComp><twBEL>fpgaclock_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>fpgaclock_BUFGP</twComp></twPathDel><twLogDel>1.246</twLogDel><twRouteDel>2.703</twRouteDel><twTotDel>3.949</twTotDel><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>din</twSrc><twDest BELType='PAD'>din</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>OLOGIC_X8Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>din_OBUF</twComp><twBEL>din</twBEL></twPathDel><twPathDel><twSite>T9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>din_OBUF</twComp></twPathDel><twPathDel><twSite>T9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>din</twComp><twBEL>din_OBUF</twBEL><twBEL>din</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;din&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point din (T9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstOffOut anchorID="52" twDataPathType="twDataPathMinDelay"><twSlack>3.296</twSlack><twSrc BELType="FF">din</twSrc><twDest BELType="PAD">din</twDest><twClkDel>1.270</twClkDel><twClkSrc>fpgaclock</twClkSrc><twClkDest>din_OBUF</twClkDest><twDataDel>2.051</twDataDel><twDataSrc>din_OBUF</twDataSrc><twDataDest>din</twDataDest><twOff>20.000</twOff><twOffSrc>fpgaclock</twOffSrc><twOffDest>din</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>fpgaclock</twSrc><twDest BELType='FF'>din</twDest><twLogLvls>2</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>fpgaclock</twComp><twBEL>fpgaclock</twBEL><twBEL>fpgaclock_BUFGP/IBUFG</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>fpgaclock_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>fpgaclock_BUFGP/BUFG</twComp><twBEL>fpgaclock_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>fpgaclock_BUFGP</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.890</twRouteDel><twTotDel>1.270</twTotDel><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>din</twSrc><twDest BELType='PAD'>din</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>OLOGIC_X8Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>din_OBUF</twComp><twBEL>din</twBEL></twPathDel><twPathDel><twSite>T9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>din_OBUF</twComp></twPathDel><twPathDel><twSite>T9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>din</twComp><twBEL>din_OBUF</twBEL><twBEL>din</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>2.051</twTotDel><twPctLog>84.4</twPctLog><twPctRoute>15.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="53" twConstType="OFFSETOUTDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;fclk&quot; OFFSET = OUT 20 ns AFTER &quot;fpgaclock&quot;;" ScopeName="">COMP &quot;fclk&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.390</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fclk (R8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstOffOut anchorID="55" twDataPathType="twDataPathMaxDelay"><twSlack>10.610</twSlack><twSrc BELType="FF">fclk</twSrc><twDest BELType="PAD">fclk</twDest><twClkDel>3.372</twClkDel><twClkSrc>fpgaclock</twClkSrc><twClkDest>fclk_OBUF</twClkDest><twDataDel>5.993</twDataDel><twDataSrc>fclk_OBUF</twDataSrc><twDataDest>fclk</twDataDest><twOff>20.000</twOff><twOffSrc>fpgaclock</twOffSrc><twOffDest>fclk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>fpgaclock</twSrc><twDest BELType='FF'>fclk</twDest><twLogLvls>2</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>fpgaclock</twComp><twBEL>fpgaclock</twBEL><twBEL>fpgaclock_BUFGP/IBUFG</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>fpgaclock_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>fpgaclock_BUFGP/BUFG</twComp><twBEL>fpgaclock_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>fpgaclock_BUFGP</twComp></twPathDel><twLogDel>1.246</twLogDel><twRouteDel>2.126</twRouteDel><twTotDel>3.372</twTotDel><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fclk</twSrc><twDest BELType='PAD'>fclk</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y9.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fclk_OBUF</twComp><twBEL>fclk</twBEL></twPathDel><twPathDel><twSite>R8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.841</twDelInfo><twComp>fclk_OBUF</twComp></twPathDel><twPathDel><twSite>R8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>fclk</twComp><twBEL>fclk_OBUF</twBEL><twBEL>fclk</twBEL></twPathDel><twLogDel>3.152</twLogDel><twRouteDel>2.841</twRouteDel><twTotDel>5.993</twTotDel><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;fclk&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fclk (R8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstOffOut anchorID="57" twDataPathType="twDataPathMinDelay"><twSlack>4.050</twSlack><twSrc BELType="FF">fclk</twSrc><twDest BELType="PAD">fclk</twDest><twClkDel>1.107</twClkDel><twClkSrc>fpgaclock</twClkSrc><twClkDest>fclk_OBUF</twClkDest><twDataDel>2.968</twDataDel><twDataSrc>fclk_OBUF</twDataSrc><twDataDest>fclk</twDataDest><twOff>20.000</twOff><twOffSrc>fpgaclock</twOffSrc><twOffDest>fclk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>fpgaclock</twSrc><twDest BELType='FF'>fclk</twDest><twLogLvls>2</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>fpgaclock</twComp><twBEL>fpgaclock</twBEL><twBEL>fpgaclock_BUFGP/IBUFG</twBEL><twBEL>ProtoComp40.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>fpgaclock_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>fpgaclock_BUFGP/BUFG</twComp><twBEL>fpgaclock_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>fpgaclock_BUFGP</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.727</twRouteDel><twTotDel>1.107</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fclk</twSrc><twDest BELType='PAD'>fclk</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpgaclock_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y9.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>fclk_OBUF</twComp><twBEL>fclk</twBEL></twPathDel><twPathDel><twSite>R8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>fclk_OBUF</twComp></twPathDel><twPathDel><twSite>R8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>fclk</twComp><twBEL>fclk_OBUF</twBEL><twBEL>fclk</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>1.374</twRouteDel><twTotDel>2.968</twTotDel><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="58" twConstType="OFFSETOUTDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;pulsepin1&quot; OFFSET = OUT 20 ns AFTER &quot;fpgaclock&quot;;" ScopeName="">COMP &quot;pulsepin1&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="59" twConstType="OFFSETOUTDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;pulsepin2&quot; OFFSET = OUT 20 ns AFTER &quot;fpgaclock&quot;;" ScopeName="">COMP &quot;pulsepin2&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twUnmetConstCnt anchorID="60">0</twUnmetConstCnt><twDataSheet anchorID="61" twNameLen="15"><twClk2OutList anchorID="62" twDestWidth="4" twPhaseWidth="15"><twSrc>fpgaclock</twSrc><twClk2Out  twOutPad = "din" twMinTime = "3.296" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.214" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="fpgaclock_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fclk" twMinTime = "4.050" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.390" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="fpgaclock_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sclk" twMinTime = "4.119" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.589" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="fpgaclock_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sync" twMinTime = "3.309" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.227" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="fpgaclock_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="63" twDestWidth="9"><twDest>fpgaclock</twDest><twClk2SU><twSrc>fpgaclock</twSrc><twRiseRise>4.342</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="64" twDestWidth="4" twMinSlack="10.411" twMaxSlack="10.411" twRelSkew="0.000" ><twConstName>COMP &quot;sclk&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;</twConstName><twOffOutTblRow twOutPad = "sclk" twSlack = "9.589" twMaxDelayCrnr="f" twMinDelay = "4.119" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="65" twDestWidth="4" twMinSlack="11.773" twMaxSlack="11.773" twRelSkew="0.000" ><twConstName>COMP &quot;sync&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;</twConstName><twOffOutTblRow twOutPad = "sync" twSlack = "8.227" twMaxDelayCrnr="f" twMinDelay = "3.309" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="66" twDestWidth="3" twMinSlack="11.786" twMaxSlack="11.786" twRelSkew="0.000" ><twConstName>COMP &quot;din&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;</twConstName><twOffOutTblRow twOutPad = "din" twSlack = "8.214" twMaxDelayCrnr="f" twMinDelay = "3.296" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="67" twDestWidth="4" twMinSlack="10.610" twMaxSlack="10.610" twRelSkew="0.000" ><twConstName>COMP &quot;fclk&quot; OFFSET = OUT 20 ns AFTER COMP &quot;fpgaclock&quot;;</twConstName><twOffOutTblRow twOutPad = "fclk" twSlack = "9.390" twMaxDelayCrnr="f" twMinDelay = "4.050" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="68"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>389</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>116</twConnCnt></twConstCov><twStats anchorID="69"><twMinPer>4.342</twMinPer><twFootnote number="1" /><twMaxFreq>230.309</twMaxFreq><twMinOutAfterClk>9.589</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Jul 01 20:27:54 2017 </twTimestamp></twFoot><twClientInfo anchorID="70"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 179 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
