

================================================================
== Vitis HLS Report for 'mem_streaming'
================================================================
* Date:           Mon May 27 19:22:01 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        axi_port_fixed_point
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  0.870 us|  0.870 us|   88|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113   |mem_streaming_Pipeline_VITIS_LOOP_9_1   |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125  |mem_streaming_Pipeline_VITIS_LOOP_40_1  |       52|       52|   0.520 us|   0.520 us|   52|   52|       no|
        |grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134  |mem_streaming_Pipeline_VITIS_LOOP_25_1  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       60|     -|    2967|    3015|    0|
|Memory           |        0|     -|     160|      15|    0|
|Multiplexer      |        -|     -|       -|     834|    -|
|Register         |        -|     -|     141|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       60|     0|    3268|    3864|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|   176|   296|    0|
    |in_r_m_axi_U                                       |in_r_m_axi                              |       30|   0|  1199|  1166|    0|
    |grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134  |mem_streaming_Pipeline_VITIS_LOOP_25_1  |        0|   0|   168|    73|    0|
    |grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125  |mem_streaming_Pipeline_VITIS_LOOP_40_1  |        0|   0|    51|   241|    0|
    |grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113   |mem_streaming_Pipeline_VITIS_LOOP_9_1   |        0|   0|   174|    73|    0|
    |out_r_m_axi_U                                      |out_r_m_axi                             |       30|   0|  1199|  1166|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |       60|   0|  2967|  3015|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data_buf_U    |data_buf_RAM_AUTO_1R1W  |        0|  32|   3|    0|    10|   16|     1|          160|
    |data_buf_1_U  |data_buf_RAM_AUTO_1R1W  |        0|  32|   3|    0|    10|   16|     1|          160|
    |data_buf_2_U  |data_buf_RAM_AUTO_1R1W  |        0|  32|   3|    0|    10|   16|     1|          160|
    |data_buf_3_U  |data_buf_RAM_AUTO_1R1W  |        0|  32|   3|    0|    10|   16|     1|          160|
    |data_buf_4_U  |data_buf_RAM_AUTO_1R1W  |        0|  32|   3|    0|    10|   16|     1|          160|
    +--------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                        |        0| 160|  15|    0|    50|   80|     5|          800|
    +--------------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  106|         21|    1|         21|
    |data_buf_1_address0  |   20|          4|    4|         16|
    |data_buf_1_address1  |   20|          4|    4|         16|
    |data_buf_1_ce0       |   20|          4|    1|          4|
    |data_buf_1_ce1       |   20|          4|    1|          4|
    |data_buf_1_d0        |   14|          3|   16|         48|
    |data_buf_1_we0       |   14|          3|    1|          3|
    |data_buf_1_we1       |    9|          2|    1|          2|
    |data_buf_2_address0  |   20|          4|    4|         16|
    |data_buf_2_address1  |   20|          4|    4|         16|
    |data_buf_2_ce0       |   20|          4|    1|          4|
    |data_buf_2_ce1       |   20|          4|    1|          4|
    |data_buf_2_d0        |   14|          3|   16|         48|
    |data_buf_2_we0       |   14|          3|    1|          3|
    |data_buf_2_we1       |    9|          2|    1|          2|
    |data_buf_3_address0  |   20|          4|    4|         16|
    |data_buf_3_address1  |   20|          4|    4|         16|
    |data_buf_3_ce0       |   20|          4|    1|          4|
    |data_buf_3_ce1       |   20|          4|    1|          4|
    |data_buf_3_d0        |   14|          3|   16|         48|
    |data_buf_3_we0       |   14|          3|    1|          3|
    |data_buf_3_we1       |    9|          2|    1|          2|
    |data_buf_4_address0  |   20|          4|    4|         16|
    |data_buf_4_address1  |   20|          4|    4|         16|
    |data_buf_4_ce0       |   20|          4|    1|          4|
    |data_buf_4_ce1       |   20|          4|    1|          4|
    |data_buf_4_d0        |   14|          3|   16|         48|
    |data_buf_4_we0       |   14|          3|    1|          3|
    |data_buf_4_we1       |    9|          2|    1|          2|
    |data_buf_address0    |   20|          4|    4|         16|
    |data_buf_address1    |   20|          4|    4|         16|
    |data_buf_ce0         |   20|          4|    1|          4|
    |data_buf_ce1         |   20|          4|    1|          4|
    |data_buf_d0          |   14|          3|   16|         48|
    |data_buf_we0         |   14|          3|    1|          3|
    |data_buf_we1         |    9|          2|    1|          2|
    |in_r_ARADDR          |   14|          3|   64|        192|
    |in_r_ARLEN           |   14|          3|   32|         96|
    |in_r_ARVALID         |   14|          3|    1|          3|
    |in_r_RREADY          |    9|          2|    1|          2|
    |in_r_blk_n_AR        |    9|          2|    1|          2|
    |out_r_AWADDR         |   14|          3|   64|        192|
    |out_r_AWLEN          |   14|          3|   32|         96|
    |out_r_AWVALID        |   14|          3|    1|          3|
    |out_r_BREADY         |   14|          3|    1|          3|
    |out_r_WVALID         |    9|          2|    1|          2|
    |out_r_blk_n_AW       |    9|          2|    1|          2|
    |out_r_blk_n_B        |    9|          2|    1|          2|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  834|        172|  341|       1081|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  20|   0|   20|          0|
    |grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_start_reg  |   1|   0|    1|          0|
    |grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_start_reg  |   1|   0|    1|          0|
    |grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_start_reg   |   1|   0|    1|          0|
    |trunc_ln9_reg_186                                               |  59|   0|   59|          0|
    |trunc_ln_reg_192                                                |  59|   0|   59|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 141|   0|  141|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  mem_streaming|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  mem_streaming|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  mem_streaming|  return value|
|m_axi_out_r_AWVALID    |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWREADY    |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWADDR     |  out|   64|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWID       |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWLEN      |  out|    8|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWSIZE     |  out|    3|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWBURST    |  out|    2|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWLOCK     |  out|    2|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWCACHE    |  out|    4|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWPROT     |  out|    3|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWQOS      |  out|    4|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWREGION   |  out|    4|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWUSER     |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_WVALID     |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_WREADY     |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_WDATA      |  out|  256|       m_axi|          out_r|       pointer|
|m_axi_out_r_WSTRB      |  out|   32|       m_axi|          out_r|       pointer|
|m_axi_out_r_WLAST      |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_WID        |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_WUSER      |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARVALID    |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARREADY    |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARADDR     |  out|   64|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARID       |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARLEN      |  out|    8|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARSIZE     |  out|    3|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARBURST    |  out|    2|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARLOCK     |  out|    2|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARCACHE    |  out|    4|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARPROT     |  out|    3|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARQOS      |  out|    4|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARREGION   |  out|    4|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARUSER     |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_RVALID     |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_RREADY     |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_RDATA      |   in|  256|       m_axi|          out_r|       pointer|
|m_axi_out_r_RLAST      |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_RID        |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_RUSER      |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_RRESP      |   in|    2|       m_axi|          out_r|       pointer|
|m_axi_out_r_BVALID     |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_BREADY     |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_BRESP      |   in|    2|       m_axi|          out_r|       pointer|
|m_axi_out_r_BID        |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_BUSER      |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_in_r_AWVALID     |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWREADY     |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWADDR      |  out|   64|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWID        |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWLEN       |  out|    8|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWSIZE      |  out|    3|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWBURST     |  out|    2|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWLOCK      |  out|    2|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWCACHE     |  out|    4|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWPROT      |  out|    3|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWQOS       |  out|    4|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWREGION    |  out|    4|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWUSER      |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_WVALID      |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_WREADY      |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_WDATA       |  out|  256|       m_axi|           in_r|       pointer|
|m_axi_in_r_WSTRB       |  out|   32|       m_axi|           in_r|       pointer|
|m_axi_in_r_WLAST       |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_WID         |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_WUSER       |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARVALID     |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARREADY     |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARADDR      |  out|   64|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARID        |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARLEN       |  out|    8|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARSIZE      |  out|    3|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARBURST     |  out|    2|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARLOCK      |  out|    2|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARCACHE     |  out|    4|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARPROT      |  out|    3|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARQOS       |  out|    4|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARREGION    |  out|    4|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARUSER      |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_RVALID      |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_RREADY      |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_RDATA       |   in|  256|       m_axi|           in_r|       pointer|
|m_axi_in_r_RLAST       |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_RID         |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_RUSER       |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_RRESP       |   in|    2|       m_axi|           in_r|       pointer|
|m_axi_in_r_BVALID      |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_BREADY      |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_BRESP       |   in|    2|       m_axi|           in_r|       pointer|
|m_axi_in_r_BID         |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_BUSER       |   in|    1|       m_axi|           in_r|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%data_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data_in"   --->   Operation 21 'read' 'data_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%data_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data_out"   --->   Operation 22 'read' 'data_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (0.67ns)   --->   "%data_buf = alloca i64 1" [axi_port_fixed_point/mem_streaming.cpp:13]   --->   Operation 23 'alloca' 'data_buf' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%data_buf_1 = alloca i64 1" [axi_port_fixed_point/mem_streaming.cpp:13]   --->   Operation 24 'alloca' 'data_buf_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%data_buf_2 = alloca i64 1" [axi_port_fixed_point/mem_streaming.cpp:13]   --->   Operation 25 'alloca' 'data_buf_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%data_buf_3 = alloca i64 1" [axi_port_fixed_point/mem_streaming.cpp:13]   --->   Operation 26 'alloca' 'data_buf_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 27 [1/1] (0.67ns)   --->   "%data_buf_4 = alloca i64 1" [axi_port_fixed_point/mem_streaming.cpp:13]   --->   Operation 27 'alloca' 'data_buf_4' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %data_in_read, i32 5, i32 63" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 28 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %data_out_read, i32 5, i32 63" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 29 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i59 %trunc_ln9" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 30 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i256 %in_r, i64 %sext_ln9" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 31 'getelementptr' 'in_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %in_r_addr, i32 5" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 33 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %in_r_addr, i32 5" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 33 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 34 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %in_r_addr, i32 5" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 34 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 35 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %in_r_addr, i32 5" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 35 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 36 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %in_r_addr, i32 5" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 36 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 37 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %in_r_addr, i32 5" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 37 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 38 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %in_r_addr, i32 5" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 38 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 39 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %in_r_addr, i32 5" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln9 = call void @mem_streaming_Pipeline_VITIS_LOOP_9_1, i256 %in_r, i59 %trunc_ln9, i16 %data_buf, i16 %data_buf_1, i16 %data_buf_2, i16 %data_buf_3, i16 %data_buf_4" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 40 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln9 = call void @mem_streaming_Pipeline_VITIS_LOOP_9_1, i256 %in_r, i59 %trunc_ln9, i16 %data_buf, i16 %data_buf_1, i16 %data_buf_2, i16 %data_buf_3, i16 %data_buf_4" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 41 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mem_streaming_Pipeline_VITIS_LOOP_40_1, i16 %data_buf_4, i16 %data_buf_3, i16 %data_buf_2, i16 %data_buf_1, i16 %data_buf"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mem_streaming_Pipeline_VITIS_LOOP_40_1, i16 %data_buf_4, i16 %data_buf_3, i16 %data_buf_2, i16 %data_buf_1, i16 %data_buf"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i59 %trunc_ln" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 44 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i256 %out_r, i64 %sext_ln25" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 45 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 46 [1/1] (7.30ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i64 %out_r_addr, i32 5" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 46 'writereq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln25 = call void @mem_streaming_Pipeline_VITIS_LOOP_25_1, i256 %out_r, i59 %trunc_ln, i16 %data_buf, i16 %data_buf_1, i16 %data_buf_2, i16 %data_buf_3, i16 %data_buf_4" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 47 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln25 = call void @mem_streaming_Pipeline_VITIS_LOOP_25_1, i256 %out_r, i59 %trunc_ln, i16 %data_buf, i16 %data_buf_1, i16 %data_buf_2, i16 %data_buf_3, i16 %data_buf_4" [axi_port_fixed_point/utils.cpp:25->axi_port_fixed_point/mem_streaming.cpp:24]   --->   Operation 48 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 49 [5/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %out_r_addr" [axi_port_fixed_point/mem_streaming.cpp:28]   --->   Operation 49 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 50 [4/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %out_r_addr" [axi_port_fixed_point/mem_streaming.cpp:28]   --->   Operation 50 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 51 [3/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %out_r_addr" [axi_port_fixed_point/mem_streaming.cpp:28]   --->   Operation 51 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 52 [2/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %out_r_addr" [axi_port_fixed_point/mem_streaming.cpp:28]   --->   Operation 52 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 53 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [axi_port_fixed_point/mem_streaming.cpp:4]   --->   Operation 53 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %out_r"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %in_r"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 63 [1/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %out_r_addr" [axi_port_fixed_point/mem_streaming.cpp:28]   --->   Operation 63 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [axi_port_fixed_point/mem_streaming.cpp:28]   --->   Operation 64 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_in_read      (read         ) [ 000000000000000000000]
data_out_read     (read         ) [ 000000000000000000000]
data_buf          (alloca       ) [ 001111111111111100000]
data_buf_1        (alloca       ) [ 001111111111111100000]
data_buf_2        (alloca       ) [ 001111111111111100000]
data_buf_3        (alloca       ) [ 001111111111111100000]
data_buf_4        (alloca       ) [ 001111111111111100000]
trunc_ln9         (partselect   ) [ 001111111111000000000]
trunc_ln          (partselect   ) [ 001111111111111100000]
sext_ln9          (sext         ) [ 000000000000000000000]
in_r_addr         (getelementptr) [ 000111111100000000000]
empty             (readreq      ) [ 000000000000000000000]
call_ln9          (call         ) [ 000000000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
sext_ln25         (sext         ) [ 000000000000000000000]
out_r_addr        (getelementptr) [ 000000000000001111111]
empty_30          (writereq     ) [ 000000000000000000000]
call_ln25         (call         ) [ 000000000000000000000]
spectopmodule_ln4 (spectopmodule) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
empty_31          (writeresp    ) [ 000000000000000000000]
ret_ln28          (ret          ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_streaming_Pipeline_VITIS_LOOP_9_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_streaming_Pipeline_VITIS_LOOP_40_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_streaming_Pipeline_VITIS_LOOP_25_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="data_buf_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_buf/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_buf_1_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_buf_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="data_buf_2_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_buf_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_buf_3_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_buf_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_buf_4_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_buf_4/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="data_in_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_out_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_out_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_readreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="256" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_writeresp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="256" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_30/13 empty_31/16 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="256" slack="0"/>
<pin id="116" dir="0" index="2" bw="59" slack="9"/>
<pin id="117" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="122" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln9/10 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="129" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="130" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="132" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="256" slack="0"/>
<pin id="137" dir="0" index="2" bw="59" slack="13"/>
<pin id="138" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="142" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="143" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/14 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln9_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="59" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="0" index="3" bw="7" slack="0"/>
<pin id="151" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="59" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="0" index="3" bw="7" slack="0"/>
<pin id="161" dir="1" index="4" bw="59" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln9_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="59" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="in_r_addr_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln25_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="59" slack="12"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/13 "/>
</bind>
</comp>

<comp id="179" class="1004" name="out_r_addr_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr/13 "/>
</bind>
</comp>

<comp id="186" class="1005" name="trunc_ln9_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="59" slack="1"/>
<pin id="188" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="192" class="1005" name="trunc_ln_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="59" slack="12"/>
<pin id="194" dir="1" index="1" bw="59" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="198" class="1005" name="in_r_addr_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="256" slack="1"/>
<pin id="200" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr "/>
</bind>
</comp>

<comp id="203" class="1005" name="out_r_addr_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="256" slack="3"/>
<pin id="205" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="out_r_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="86" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="92" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="169" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="189"><net_src comp="146" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="195"><net_src comp="156" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="201"><net_src comp="169" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="206"><net_src comp="179" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {13 14 15 16 17 18 19 20 }
 - Input state : 
	Port: mem_streaming : in_r | {2 3 4 5 6 7 8 9 10 11 }
	Port: mem_streaming : data_out | {1 }
	Port: mem_streaming : data_in | {1 }
  - Chain level:
	State 1
	State 2
		in_r_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		out_r_addr : 1
		empty_30 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |  grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113 |    0    |   231   |    20   |
|   call   | grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125 |  2.135  |    48   |   211   |
|          | grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134 |   4.27  |   268   |   110   |
|----------|---------------------------------------------------|---------|---------|---------|
|   read   |              data_in_read_read_fu_86              |    0    |    0    |    0    |
|          |              data_out_read_read_fu_92             |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|  readreq |                 grp_readreq_fu_98                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_105               |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|partselect|                  trunc_ln9_fu_146                 |    0    |    0    |    0    |
|          |                  trunc_ln_fu_156                  |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   sext   |                  sext_ln9_fu_166                  |    0    |    0    |    0    |
|          |                  sext_ln25_fu_176                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  6.405  |   547   |   341   |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| data_buf |    0   |   32   |    3   |    0   |
|data_buf_1|    0   |   32   |    3   |    0   |
|data_buf_2|    0   |   32   |    3   |    0   |
|data_buf_3|    0   |   32   |    3   |    0   |
|data_buf_4|    0   |   32   |    3   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |   160  |   15   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| in_r_addr_reg_198|   256  |
|out_r_addr_reg_203|   256  |
| trunc_ln9_reg_186|   59   |
| trunc_ln_reg_192 |   59   |
+------------------+--------+
|       Total      |   630  |
+------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_readreq_fu_98  |  p1  |   2  |  256 |   512  ||    9    |
| grp_writeresp_fu_105 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_105 |  p1  |   2  |  256 |   512  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1026  ||  1.281  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |   547  |   341  |    -   |
|   Memory  |    0   |    -   |   160  |   15   |    0   |
|Multiplexer|    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |   630  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    7   |  1337  |   374  |    0   |
+-----------+--------+--------+--------+--------+--------+
