Line number: 
[437, 437]
Comment: 
This block is a simple delay buffer for the digital data being transmitted. The buffer is implemented using an always block in Verilog which gets triggered anytime there's a change in 'dm_tdqs'. The change in 'dm_tdqs' is passed as 'dm_in' after a delay defined by 'BUS_DELAY'.
