{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1620753975185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1620753975232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620753975232 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "system_top 5CSEMA5F31C8 " "Selected device 5CSEMA5F31C8 for design \"system_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620753975348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620753975419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620753975419 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK system_bd:i_system_bd\|system_bd_hdmi_pll:hdmi_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"system_bd:i_system_bd\|system_bd_hdmi_pll:hdmi_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1620753975596 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a0 " "Atom \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1620753975630 "|system_top|system_bd:i_system_bd|axi_dmac:axi_dmac_0|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:ram_rtl_0|altsyncram_q7p1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1620753975630 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1620753976318 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620753976345 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620753980839 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620753981390 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1620754001632 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 7 global CLKCTRL_G12 " "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 7 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1620754003016 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|h2f_user1_clk\[0\]~CLKENA0 6392 global CLKCTRL_G11 " "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|h2f_user1_clk\[0\]~CLKENA0 with 6392 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1620754003016 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_hdmi_pll:hdmi_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1219 global CLKCTRL_G4 " "system_bd:i_system_bd\|system_bd_hdmi_pll:hdmi_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1219 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1620754003016 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1620754003016 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 3820 global CLKCTRL_G2 " "system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 3820 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1620754003016 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1620754003016 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1620754003016 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620754003018 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620754010073 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1620754010073 ""}
{ "Info" "ISTA_SDC_FOUND" "system_constr.sdc " "Reading SDC File: 'system_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620754010210 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 98 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 98 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620754010215 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620754010215 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1620754010215 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1620754010215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 49 hdmi_i2c_sda port " "Ignored filter at system_constr.sdc(49): hdmi_i2c_sda could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hdmi_i2c_sda\}\]  " "set_false_path -from * -to \[get_ports \{hdmi_i2c_sda\}\] " {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010217 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 50 hdmi_i2c_scl port " "Ignored filter at system_constr.sdc(50): hdmi_i2c_scl could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hdmi_i2c_scl\}\] " "set_false_path -from * -to \[get_ports \{hdmi_i2c_scl\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010218 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 52 link_st port " "Ignored filter at system_constr.sdc(52): link_st could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{link_st\}\]  " "set_false_path -from * -to \[get_ports \{link_st\}\] " {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010218 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 53 rx_er port " "Ignored filter at system_constr.sdc(53): rx_er could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(53): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{rx_er\}\]  " "set_false_path -from * -to \[get_ports \{rx_er\}\] " {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010218 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 56 phy_led1 port " "Ignored filter at system_constr.sdc(56): phy_led1 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{phy_led1\}\]  " "set_false_path -from * -to \[get_ports \{phy_led1\}\] " {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010219 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 59 usb_rst port " "Ignored filter at system_constr.sdc(59): usb_rst could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{usb_rst\}\]  " "set_false_path -from * -to \[get_ports \{usb_rst\}\] " {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010219 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 64 therm_n port " "Ignored filter at system_constr.sdc(64): therm_n could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{therm_n\}\] " "set_false_path -from * -to \[get_ports \{therm_n\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010220 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 65 alert_n port " "Ignored filter at system_constr.sdc(65): alert_n could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{alert_n\}\] " "set_false_path -from * -to \[get_ports \{alert_n\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010221 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 67 status port " "Ignored filter at system_constr.sdc(67): status could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{status\}\] " "set_false_path -from * -to \[get_ports \{status\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010222 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 68 as_rst port " "Ignored filter at system_constr.sdc(68): as_rst could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{as_rst\}\] " "set_false_path -from * -to \[get_ports \{as_rst\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010222 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 69 qspi_rst port " "Ignored filter at system_constr.sdc(69): qspi_rst could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{qspi_rst\}\] " "set_false_path -from * -to \[get_ports \{qspi_rst\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010222 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 100 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{link_st\}\] -to * " "set_false_path -from \[get_ports \{link_st\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010223 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 101 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{rx_er\}\] -to * " "set_false_path -from \[get_ports \{rx_er\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010223 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 104 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(104): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{phy_led1\}\] -to * " "set_false_path -from \[get_ports \{phy_led1\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010224 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 107 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(107): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{usb_rst\}\] -to * " "set_false_path -from \[get_ports \{usb_rst\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010224 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 112 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(112): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{therm_n\}\] -to * " "set_false_path -from \[get_ports \{therm_n\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010225 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 113 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(113): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{alert_n\}\] -to * " "set_false_path -from \[get_ports \{alert_n\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010225 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 115 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(115): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{status\}\] -to * " "set_false_path -from \[get_ports \{status\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010226 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 116 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{as_rst\}\] -to * " "set_false_path -from \[get_ports \{as_rst\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010226 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 117 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{qspi_rst\}\] -to * " "set_false_path -from \[get_ports \{qspi_rst\}\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010226 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010226 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620754010228 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620754010274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_dmac_constr.sdc 3 *axi_dmac*cdc_sync_stage1* register " "Ignored filter at axi_dmac_constr.sdc(3): *axi_dmac*cdc_sync_stage1* could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_dmac_constr.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at axi_dmac_constr.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to    \[get_registers *axi_dmac*cdc_sync_stage1*\] " "set_false_path -to    \[get_registers *axi_dmac*cdc_sync_stage1*\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010276 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_dmac_constr.sdc 6 *axi_dmac*bl_mem* register " "Ignored filter at axi_dmac_constr.sdc(6): *axi_dmac*bl_mem* could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_dmac_constr.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at axi_dmac_constr.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *axi_dmac*bl_mem*\] " "set_false_path -from  \[get_registers *axi_dmac*bl_mem*\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010282 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_dmac_constr.sdc 29 *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2* register " "Ignored filter at axi_dmac_constr.sdc(29): *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2* could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_dmac_constr.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at axi_dmac_constr.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2*\]  -to \[get_registers *axi_dmac*up_rdata*\] " "set_false_path -from  \[get_registers *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2*\]  -to \[get_registers *axi_dmac*up_rdata*\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010302 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010302 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620754010307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_hdmi_tx_constr.sdc 10 *ad_rst_sync_m1 register " "Ignored filter at axi_hdmi_tx_constr.sdc(10): *ad_rst_sync_m1 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754010317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_hdmi_tx_constr.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at axi_hdmi_tx_constr.sdc(10): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_core_preset*\]                                    -to \[get_registers *ad_rst_sync_m1\] " "set_false_path  -from \[get_registers *up_core_preset*\]                                    -to \[get_registers *ad_rst_sync_m1\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754010317 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754010317 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620754010317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1620754010321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011053 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011053 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011055 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011055 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011055 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620754011058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011067 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011069 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011071 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011073 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011074 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011076 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011077 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011079 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011081 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011083 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011088 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011090 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011091 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011092 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011093 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011094 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011095 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011096 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011098 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 96 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(96): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011101 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011101 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620754011101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011101 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011102 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011102 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011102 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011103 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011103 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011104 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011104 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011104 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011104 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011105 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011105 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011106 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011106 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011106 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011107 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011107 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011107 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011107 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011108 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011108 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011108 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011109 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011109 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011109 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011109 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011110 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011110 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011110 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011110 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011111 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011111 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011111 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011112 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011112 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011112 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011113 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011113 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011113 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011114 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011114 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011114 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011114 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011115 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011115 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011115 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011116 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011116 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011116 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011116 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011116 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011116 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011117 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011117 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011118 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011118 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011118 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011119 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011119 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011119 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 57 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(57): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011120 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011120 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 58 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(58): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011120 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011120 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 59 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(59): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011121 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011121 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 61 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(61): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011122 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011122 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 63 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(63): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011122 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011123 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 65 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(65): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011123 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011123 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO00 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO00 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011124 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011124 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011125 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011125 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011126 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011126 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011126 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011126 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011126 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011126 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011127 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011127 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011127 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO42 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO42 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011127 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011128 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO43 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO43 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011128 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011128 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011129 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011129 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011129 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011130 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011130 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011130 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 87 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(87): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011131 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011131 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 89 hps_io_hps_io_gpio_inst_GPIO55 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(89): hps_io_hps_io_gpio_inst_GPIO55 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011132 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO55\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011132 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011132 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 91 hps_io_hps_io_gpio_inst_GPIO56 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(91): hps_io_hps_io_gpio_inst_GPIO56 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011132 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO56\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011133 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 93 hps_io_hps_io_gpio_inst_GPIO57 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(93): hps_io_hps_io_gpio_inst_GPIO57 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011133 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO57\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011133 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 95 hps_io_hps_io_gpio_inst_GPIO58 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(95): hps_io_hps_io_gpio_inst_GPIO58 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 95 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(95): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011134 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO58\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011134 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011134 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 97 hps_io_hps_io_gpio_inst_GPIO59 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(97): hps_io_hps_io_gpio_inst_GPIO59 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011134 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO59\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011135 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 99 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(99): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 99 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(99): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011135 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 100 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(100): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011135 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 101 hps_io_hps_io_gpio_inst_GPIO65 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(101): hps_io_hps_io_gpio_inst_GPIO65 could not be matched with a port" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620754011135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 101 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] -to *" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011136 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO65\]" {  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620754011136 ""}  } { { "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620754011136 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_clock_mon_constr.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_clock_mon_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620754011136 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_rst_constr.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_rst_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620754011139 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_cntrl_constr.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_cntrl_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620754011191 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_status_constr.sdc " "Reading SDC File: '/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_status_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620754011194 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754011240 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620754011240 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754011241 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620754011241 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620754011242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620754011242 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620754011285 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1620754011285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1620754011688 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1620754011688 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620754011707 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1620754011707 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1620754011709 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 22 clocks " "Found 22 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000    ddr3_ck_n " "   3.000    ddr3_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000    ddr3_ck_p " "   3.000    ddr3_ck_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_dqs_n\[0\]_OUT " "   3.000 ddr3_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_dqs_n\[1\]_OUT " "   3.000 ddr3_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_dqs_n\[2\]_OUT " "   3.000 ddr3_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_dqs_n\[3\]_OUT " "   3.000 ddr3_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_dqs_p\[0\]_IN " "   3.000 ddr3_dqs_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_dqs_p\[0\]_OUT " "   3.000 ddr3_dqs_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_dqs_p\[1\]_IN " "   3.000 ddr3_dqs_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_dqs_p\[1\]_OUT " "   3.000 ddr3_dqs_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_dqs_p\[2\]_IN " "   3.000 ddr3_dqs_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_dqs_p\[2\]_OUT " "   3.000 ddr3_dqs_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_dqs_p\[3\]_IN " "   3.000 ddr3_dqs_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_dqs_p\[3\]_OUT " "   3.000 ddr3_dqs_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.122 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.122 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.734 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "  10.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.000 i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620754011710 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1620754011710 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620754012336 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620754012337 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620754012340 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620754012372 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1620754012452 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620754012452 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620754012522 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620754012529 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620754012562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620754015419 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "104 Block RAM " "Packed 104 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1620754015454 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "288 DSP block " "Packed 288 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1620754015454 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "19 I/O output buffer " "Packed 19 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1620754015454 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "24 " "Created 24 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1620754015454 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620754015454 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1620754015796 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1620754018890 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1213 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1213 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1620754029491 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1620754029501 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 320 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 320 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1620754034024 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1620754034026 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1620754044215 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1620754044226 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1620754048753 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:38 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:38" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1620754053482 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620754054752 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620754054915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620754054915 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620754054963 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620754058785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1620754058831 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620754058831 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad40xx_spi_clk " "Node \"ad40xx_spi_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad40xx_spi_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620754060399 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad40xx_spi_csn " "Node \"ad40xx_spi_csn\" is assigned to location or region, but does not exist in design" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad40xx_spi_csn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620754060399 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad40xx_spi_miso " "Node \"ad40xx_spi_miso\" is assigned to location or region, but does not exist in design" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad40xx_spi_miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620754060399 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad40xx_spi_mosi " "Node \"ad40xx_spi_mosi\" is assigned to location or region, but does not exist in design" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ad40xx_spi_mosi" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620754060399 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1620754060399 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:20 " "Fitter preparation operations ending: elapsed time is 00:01:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620754060399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620754067229 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1620754072256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:04 " "Fitter placement preparation operations ending: elapsed time is 00:01:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620754132030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620754211426 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620754238837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620754238838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620754247708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620754277672 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620754277672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:49 " "Fitter routing operations ending: elapsed time is 00:00:49" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620754301449 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 27.78 " "Total time spent on timing analysis during the Fitter is 27.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620754312827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620754313323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620754317929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620754317941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620754327404 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:42 " "Fitter post-fit operations ending: elapsed time is 00:00:42" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620754354426 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1620754355608 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_n[3] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_n\[3\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_n[2] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_n\[2\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_n[1] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_n\[1\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_n[0] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_n\[0\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_p\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_p\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_p[3] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_p\[3\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_p\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_p\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_p[2] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_p\[2\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_p\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_p\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_p[1] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_p\[1\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_p\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_p\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_p[0] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_p\[0\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[31\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[31] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[31\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[30\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[30] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[30\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[29\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[29] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[29\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[28\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[28] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[28\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[27\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[27] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[27\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[26\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[26] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[26\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[25\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[25] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[25\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[24\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[24] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[24\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[23\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[23] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[23\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[22\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[22] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[22\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[9\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[9] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[9\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[8\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[8] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[8\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[7\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[7] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[7\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[6\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[6] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[6\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[5\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[5] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[5\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[4\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[4] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[4\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[0\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[0] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[0\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[1\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[1] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[1\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[2\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[2] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[2\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[3\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[3] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[3\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[10\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[10] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[10\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[11\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[11] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[11\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[12\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[12] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[12\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[13\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[13] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[13\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[14\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[14] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[14\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[15\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[15] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[15\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[16\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[16] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[16\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[17\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[17] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[17\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[18\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[18] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[18\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[19\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[19] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[19\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[20\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[20] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[20\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[21\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[21] } } } { "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soceds/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[21\]" } } } } { "system_top.v" "" { Text "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1620754355867 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1620754355867 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/output_files/system_top.fit.smsg " "Generated suppressed messages file /home/soceds/staging/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/output_files/system_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620754357211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 262 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3385 " "Peak virtual memory: 3385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620754361910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 13:32:41 2021 " "Processing ended: Tue May 11 13:32:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620754361910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:27 " "Elapsed time: 00:06:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620754361910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:49 " "Total CPU time (on all processors): 00:10:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620754361910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620754361910 ""}
