{"Niklaus Wirth": [0, ["Hardware Architectures for Programming Languages and Programming Languages for Hardware Architectures", ["Niklaus Wirth"], "http://doi.acm.org/10.1145/36206.36178", "asplos", 1987]], "Bob Beck": [0, ["VLSI Assist For a Multiprocessor", ["Bob Beck", "Bob Kasten", "Shreekant S. Thakkar"], "http://doi.acm.org/10.1145/36206.36179", "asplos", 1987]], "Bob Kasten": [0, ["VLSI Assist For a Multiprocessor", ["Bob Beck", "Bob Kasten", "Shreekant S. Thakkar"], "http://doi.acm.org/10.1145/36206.36179", "asplos", 1987]], "Shreekant S. Thakkar": [0, ["VLSI Assist For a Multiprocessor", ["Bob Beck", "Bob Kasten", "Shreekant S. Thakkar"], "http://doi.acm.org/10.1145/36206.36179", "asplos", 1987]], "Roberto Bisiani": [0, ["Architectural Support for Multilanguage Parallel Programming on Heterogeneous Systems", ["Roberto Bisiani", "Alessandro Forin"], "http://doi.acm.org/10.1145/36206.36180", "asplos", 1987]], "Alessandro Forin": [0, ["Architectural Support for Multilanguage Parallel Programming on Heterogeneous Systems", ["Roberto Bisiani", "Alessandro Forin"], "http://doi.acm.org/10.1145/36206.36180", "asplos", 1987]], "Richard F. Rashid": [0, ["Machine-Independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures", ["Richard F. Rashid", "Avadis Tevanian", "Michael Young", "David B. Golub", "Robert V. Baron", "David L. Black", "William J. Bolosky", "Jonathan Chew"], "http://doi.acm.org/10.1145/36206.36181", "asplos", 1987]], "Avadis Tevanian": [0, ["Machine-Independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures", ["Richard F. Rashid", "Avadis Tevanian", "Michael Young", "David B. Golub", "Robert V. Baron", "David L. Black", "William J. Bolosky", "Jonathan Chew"], "http://doi.acm.org/10.1145/36206.36181", "asplos", 1987]], "Michael Young": [0, ["Machine-Independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures", ["Richard F. Rashid", "Avadis Tevanian", "Michael Young", "David B. Golub", "Robert V. Baron", "David L. Black", "William J. Bolosky", "Jonathan Chew"], "http://doi.acm.org/10.1145/36206.36181", "asplos", 1987]], "David B. Golub": [0, ["Machine-Independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures", ["Richard F. Rashid", "Avadis Tevanian", "Michael Young", "David B. Golub", "Robert V. Baron", "David L. Black", "William J. Bolosky", "Jonathan Chew"], "http://doi.acm.org/10.1145/36206.36181", "asplos", 1987]], "Robert V. Baron": [0, ["Machine-Independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures", ["Richard F. Rashid", "Avadis Tevanian", "Michael Young", "David B. Golub", "Robert V. Baron", "David L. Black", "William J. Bolosky", "Jonathan Chew"], "http://doi.acm.org/10.1145/36206.36181", "asplos", 1987]], "David L. Black": [0, ["Machine-Independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures", ["Richard F. Rashid", "Avadis Tevanian", "Michael Young", "David B. Golub", "Robert V. Baron", "David L. Black", "William J. Bolosky", "Jonathan Chew"], "http://doi.acm.org/10.1145/36206.36181", "asplos", 1987]], "William J. Bolosky": [0, ["Machine-Independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures", ["Richard F. Rashid", "Avadis Tevanian", "Michael Young", "David B. Golub", "Robert V. Baron", "David L. Black", "William J. Bolosky", "Jonathan Chew"], "http://doi.acm.org/10.1145/36206.36181", "asplos", 1987]], "Jonathan Chew": [0, ["Machine-Independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures", ["Richard F. Rashid", "Avadis Tevanian", "Michael Young", "David B. Golub", "Robert V. Baron", "David L. Black", "William J. Bolosky", "Jonathan Chew"], "http://doi.acm.org/10.1145/36206.36181", "asplos", 1987]], "John R. Hayes": [0, ["An Architecture for the Direct Execution of the Forth Programming Language", ["John R. Hayes", "Martin E. Fraeman", "Robert L. Williams", "Thomas Zaremba"], "http://doi.acm.org/10.1145/36206.36182", "asplos", 1987]], "Martin E. Fraeman": [0, ["An Architecture for the Direct Execution of the Forth Programming Language", ["John R. Hayes", "Martin E. Fraeman", "Robert L. Williams", "Thomas Zaremba"], "http://doi.acm.org/10.1145/36206.36182", "asplos", 1987]], "Robert L. Williams": [0, ["An Architecture for the Direct Execution of the Forth Programming Language", ["John R. Hayes", "Martin E. Fraeman", "Robert L. Williams", "Thomas Zaremba"], "http://doi.acm.org/10.1145/36206.36182", "asplos", 1987]], "Thomas Zaremba": [0, ["An Architecture for the Direct Execution of the Forth Programming Language", ["John R. Hayes", "Martin E. Fraeman", "Robert L. Williams", "Thomas Zaremba"], "http://doi.acm.org/10.1145/36206.36182", "asplos", 1987]], "Peter Steenkiste": [0, ["Tags and Type Checking in Lisp: Hardware and Software Approaches", ["Peter Steenkiste", "John L. Hennessy"], "http://doi.acm.org/10.1145/36206.36183", "asplos", 1987]], "John L. Hennessy": [0, ["Tags and Type Checking in Lisp: Hardware and Software Approaches", ["Peter Steenkiste", "John L. Hennessy"], "http://doi.acm.org/10.1145/36206.36183", "asplos", 1987]], "Jack W. Davidson": [0, ["The Effect of Instruction Set Complexity on Program Size and Memory Performance", ["Jack W. Davidson", "Richard A. Vaughan"], "http://doi.acm.org/10.1145/36206.36184", "asplos", 1987]], "Richard A. Vaughan": [0, ["The Effect of Instruction Set Complexity on Program Size and Memory Performance", ["Jack W. Davidson", "Richard A. Vaughan"], "http://doi.acm.org/10.1145/36206.36184", "asplos", 1987]], "Russell R. Atkinson": [0, ["The Dragon Processor", ["Russell R. Atkinson", "Edward M. McCreight"], "http://doi.acm.org/10.1145/36206.36185", "asplos", 1987]], "Edward M. McCreight": [0, ["The Dragon Processor", ["Russell R. Atkinson", "Edward M. McCreight"], "http://doi.acm.org/10.1145/36206.36185", "asplos", 1987]], "James R. Goodman": [0, ["Coherency for Multiprocessor Virtual Address Caches", ["James R. Goodman"], "http://doi.acm.org/10.1145/36206.36186", "asplos", 1987]], "Thomas A. Cargill": [0, ["Cheap Hardware Support for Software Debugging and Profiling", ["Thomas A. Cargill", "Bart N. Locanthi"], "http://doi.acm.org/10.1145/36206.36187", "asplos", 1987]], "Bart N. Locanthi": [0, ["Cheap Hardware Support for Software Debugging and Profiling", ["Thomas A. Cargill", "Bart N. Locanthi"], "http://doi.acm.org/10.1145/36206.36187", "asplos", 1987]], "Christos J. Georgiou": [0, ["An Experimental Coprocessor for Implementing Persistant Objects on an IBM 4381", ["Christos J. Georgiou", "S. L. Palmer", "P. L. Rosenfeld"], "http://doi.acm.org/10.1145/36206.36188", "asplos", 1987]], "S. L. Palmer": [0, ["An Experimental Coprocessor for Implementing Persistant Objects on an IBM 4381", ["Christos J. Georgiou", "S. L. Palmer", "P. L. Rosenfeld"], "http://doi.acm.org/10.1145/36206.36188", "asplos", 1987]], "P. L. Rosenfeld": [0, ["An Experimental Coprocessor for Implementing Persistant Objects on an IBM 4381", ["Christos J. Georgiou", "S. L. Palmer", "P. L. Rosenfeld"], "http://doi.acm.org/10.1145/36206.36188", "asplos", 1987]], "Daniel J. Magenheimer": [0, ["Integer Multiplication and Division on the HP Precision Architecture", ["Daniel J. Magenheimer", "Liz Peters", "Karl Pettis", "Dan Zuras"], "http://doi.acm.org/10.1145/36206.36189", "asplos", 1987]], "Liz Peters": [0, ["Integer Multiplication and Division on the HP Precision Architecture", ["Daniel J. Magenheimer", "Liz Peters", "Karl Pettis", "Dan Zuras"], "http://doi.acm.org/10.1145/36206.36189", "asplos", 1987]], "Karl Pettis": [0, ["Integer Multiplication and Division on the HP Precision Architecture", ["Daniel J. Magenheimer", "Liz Peters", "Karl Pettis", "Dan Zuras"], "http://doi.acm.org/10.1145/36206.36189", "asplos", 1987]], "Dan Zuras": [0, ["Integer Multiplication and Division on the HP Precision Architecture", ["Daniel J. Magenheimer", "Liz Peters", "Karl Pettis", "Dan Zuras"], "http://doi.acm.org/10.1145/36206.36189", "asplos", 1987]], "David W. Wall": [0, ["The Mahler Experience: Using and Intermediate Language as the Machine Description", ["David W. Wall", "Michael L. Powell"], "http://doi.acm.org/10.1145/36206.36190", "asplos", 1987]], "Michael L. Powell": [0, ["The Mahler Experience: Using and Intermediate Language as the Machine Description", ["David W. Wall", "Michael L. Powell"], "http://doi.acm.org/10.1145/36206.36190", "asplos", 1987]], "Shlomo Weiss": [0, ["A Study of Scalar Compilation Techniques for Pipelined Supercomputers", ["Shlomo Weiss", "James E. Smith"], "http://doi.acm.org/10.1145/36206.36191", "asplos", 1987]], "James E. Smith": [0, ["A Study of Scalar Compilation Techniques for Pipelined Supercomputers", ["Shlomo Weiss", "James E. Smith"], "http://doi.acm.org/10.1145/36206.36191", "asplos", 1987], ["The ZS-1 Central Processor", ["James E. Smith", "G. E. Dermer", "B. D. Vanderwarn", "S. D. Klinger", "C. M. Rozewski", "D. L. Fowler", "K. R. Scidmore", "James Laudon"], "http://doi.acm.org/10.1145/36206.36203", "asplos", 1987]], "William R. Bush": [0, ["Compiling Smalltalk-80 to a RISC", ["William R. Bush", "A. Dain Samples", "David M. Ungar", "Paul N. Hilfinger"], "http://doi.acm.org/10.1145/36206.36192", "asplos", 1987]], "A. Dain Samples": [0, ["Compiling Smalltalk-80 to a RISC", ["William R. Bush", "A. Dain Samples", "David M. Ungar", "Paul N. Hilfinger"], "http://doi.acm.org/10.1145/36206.36192", "asplos", 1987]], "David M. Ungar": [0, ["Compiling Smalltalk-80 to a RISC", ["William R. Bush", "A. Dain Samples", "David M. Ungar", "Paul N. Hilfinger"], "http://doi.acm.org/10.1145/36206.36192", "asplos", 1987]], "Paul N. Hilfinger": [0, ["Compiling Smalltalk-80 to a RISC", ["William R. Bush", "A. Dain Samples", "David M. Ungar", "Paul N. Hilfinger"], "http://doi.acm.org/10.1145/36206.36192", "asplos", 1987]], "Fred C. Chow": [0, ["How Many Addressing Modes are Enough?", ["Fred C. Chow", "Steven Correll", "Mark I. Himelstein", "Earl Killian", "Larry Weber"], "http://doi.acm.org/10.1145/36206.36193", "asplos", 1987]], "Steven Correll": [0, ["How Many Addressing Modes are Enough?", ["Fred C. Chow", "Steven Correll", "Mark I. Himelstein", "Earl Killian", "Larry Weber"], "http://doi.acm.org/10.1145/36206.36193", "asplos", 1987]], "Mark I. Himelstein": [0, ["How Many Addressing Modes are Enough?", ["Fred C. Chow", "Steven Correll", "Mark I. Himelstein", "Earl Killian", "Larry Weber"], "http://doi.acm.org/10.1145/36206.36193", "asplos", 1987]], "Earl Killian": [0, ["How Many Addressing Modes are Enough?", ["Fred C. Chow", "Steven Correll", "Mark I. Himelstein", "Earl Killian", "Larry Weber"], "http://doi.acm.org/10.1145/36206.36193", "asplos", 1987]], "Larry Weber": [0, ["How Many Addressing Modes are Enough?", ["Fred C. Chow", "Steven Correll", "Mark I. Himelstein", "Earl Killian", "Larry Weber"], "http://doi.acm.org/10.1145/36206.36193", "asplos", 1987]], "Henry Massalin": [0, ["Superoptimizer - A Look at the Smallest Program", ["Henry Massalin"], "http://doi.acm.org/10.1145/36206.36194", "asplos", 1987]], "Kazuo Taki": [0, ["Performance and Architectural Evaluation of the PSI Machine", ["Kazuo Taki", "Katsuto Nakajima", "Hiroshi Nakashima", "Morihiro Ikeda"], "http://doi.acm.org/10.1145/36206.36195", "asplos", 1987]], "Katsuto Nakajima": [0, ["Performance and Architectural Evaluation of the PSI Machine", ["Kazuo Taki", "Katsuto Nakajima", "Hiroshi Nakashima", "Morihiro Ikeda"], "http://doi.acm.org/10.1145/36206.36195", "asplos", 1987]], "Hiroshi Nakashima": [0, ["Performance and Architectural Evaluation of the PSI Machine", ["Kazuo Taki", "Katsuto Nakajima", "Hiroshi Nakashima", "Morihiro Ikeda"], "http://doi.acm.org/10.1145/36206.36195", "asplos", 1987]], "Morihiro Ikeda": [0, ["Performance and Architectural Evaluation of the PSI Machine", ["Kazuo Taki", "Katsuto Nakajima", "Hiroshi Nakashima", "Morihiro Ikeda"], "http://doi.acm.org/10.1145/36206.36195", "asplos", 1987]], "Gaetano Borriello": [0, ["RISCs versus CISCs for Prolog: A Case Study", ["Gaetano Borriello", "Andrew R. Cherenson", "Peter B. Danzig", "Michael N. Nelson"], "http://doi.acm.org/10.1145/36206.36196", "asplos", 1987]], "Andrew R. Cherenson": [0, ["RISCs versus CISCs for Prolog: A Case Study", ["Gaetano Borriello", "Andrew R. Cherenson", "Peter B. Danzig", "Michael N. Nelson"], "http://doi.acm.org/10.1145/36206.36196", "asplos", 1987]], "Peter B. Danzig": [0, ["RISCs versus CISCs for Prolog: A Case Study", ["Gaetano Borriello", "Andrew R. Cherenson", "Peter B. Danzig", "Michael N. Nelson"], "http://doi.acm.org/10.1145/36206.36196", "asplos", 1987]], "Michael N. Nelson": [0, ["RISCs versus CISCs for Prolog: A Case Study", ["Gaetano Borriello", "Andrew R. Cherenson", "Peter B. Danzig", "Michael N. Nelson"], "http://doi.acm.org/10.1145/36206.36196", "asplos", 1987]], "Richard B. Kieburtz": [0, ["A RISC Architecture for Symbolic Computation", ["Richard B. Kieburtz"], "http://doi.acm.org/10.1145/36206.36197", "asplos", 1987]], "David R. Ditzel": [0, ["Design Tradeoffs to Support the C Programming Language in the CRISP Microprocessor", ["David R. Ditzel", "Hubert R. McLellan"], "http://doi.acm.org/10.1145/36206.36198", "asplos", 1987]], "Hubert R. McLellan": [0, ["Design Tradeoffs to Support the C Programming Language in the CRISP Microprocessor", ["David R. Ditzel", "Hubert R. McLellan"], "http://doi.acm.org/10.1145/36206.36198", "asplos", 1987]], "Charles P. Thacker": [0, ["Firefly: A Multiprocessor Workstation", ["Charles P. Thacker", "Lawrence C. Stewart"], "http://doi.acm.org/10.1145/36206.36199", "asplos", 1987]], "Lawrence C. Stewart": [0, ["Firefly: A Multiprocessor Workstation", ["Charles P. Thacker", "Lawrence C. Stewart"], "http://doi.acm.org/10.1145/36206.36199", "asplos", 1987]], "Douglas W. Clark": [0, ["Pipelining and Performance in the VAX 8800 Processor", ["Douglas W. Clark"], "http://doi.acm.org/10.1145/36206.36200", "asplos", 1987]], "Robert P. Colwell": [0, ["A VLIW Architecture for a Trace Scheduling Compiler", ["Robert P. Colwell", "Robert P. Nix", "John J. ODonnell", "David B. Papworth", "Paul K. Rodman"], "http://doi.acm.org/10.1145/36206.36201", "asplos", 1987]], "Robert P. Nix": [0, ["A VLIW Architecture for a Trace Scheduling Compiler", ["Robert P. Colwell", "Robert P. Nix", "John J. ODonnell", "David B. Papworth", "Paul K. Rodman"], "http://doi.acm.org/10.1145/36206.36201", "asplos", 1987]], "John J. ODonnell": [0, ["A VLIW Architecture for a Trace Scheduling Compiler", ["Robert P. Colwell", "Robert P. Nix", "John J. ODonnell", "David B. Papworth", "Paul K. Rodman"], "http://doi.acm.org/10.1145/36206.36201", "asplos", 1987]], "David B. Papworth": [0, ["A VLIW Architecture for a Trace Scheduling Compiler", ["Robert P. Colwell", "Robert P. Nix", "John J. ODonnell", "David B. Papworth", "Paul K. Rodman"], "http://doi.acm.org/10.1145/36206.36201", "asplos", 1987]], "Paul K. Rodman": [0, ["A VLIW Architecture for a Trace Scheduling Compiler", ["Robert P. Colwell", "Robert P. Nix", "John J. ODonnell", "David B. Papworth", "Paul K. Rodman"], "http://doi.acm.org/10.1145/36206.36201", "asplos", 1987]], "Adam Levinthal": [0, ["Parallel Computers for Graphics Applications", ["Adam Levinthal", "Pat Hanrahan", "Mike Paquette", "Jim Lawson"], "http://doi.acm.org/10.1145/36206.36202", "asplos", 1987]], "Pat Hanrahan": [0, ["Parallel Computers for Graphics Applications", ["Adam Levinthal", "Pat Hanrahan", "Mike Paquette", "Jim Lawson"], "http://doi.acm.org/10.1145/36206.36202", "asplos", 1987]], "Mike Paquette": [0, ["Parallel Computers for Graphics Applications", ["Adam Levinthal", "Pat Hanrahan", "Mike Paquette", "Jim Lawson"], "http://doi.acm.org/10.1145/36206.36202", "asplos", 1987]], "Jim Lawson": [0, ["Parallel Computers for Graphics Applications", ["Adam Levinthal", "Pat Hanrahan", "Mike Paquette", "Jim Lawson"], "http://doi.acm.org/10.1145/36206.36202", "asplos", 1987]], "G. E. Dermer": [0, ["The ZS-1 Central Processor", ["James E. Smith", "G. E. Dermer", "B. D. Vanderwarn", "S. D. Klinger", "C. M. Rozewski", "D. L. Fowler", "K. R. Scidmore", "James Laudon"], "http://doi.acm.org/10.1145/36206.36203", "asplos", 1987]], "B. D. Vanderwarn": [0, ["The ZS-1 Central Processor", ["James E. Smith", "G. E. Dermer", "B. D. Vanderwarn", "S. D. Klinger", "C. M. Rozewski", "D. L. Fowler", "K. R. Scidmore", "James Laudon"], "http://doi.acm.org/10.1145/36206.36203", "asplos", 1987]], "S. D. Klinger": [0, ["The ZS-1 Central Processor", ["James E. Smith", "G. E. Dermer", "B. D. Vanderwarn", "S. D. Klinger", "C. M. Rozewski", "D. L. Fowler", "K. R. Scidmore", "James Laudon"], "http://doi.acm.org/10.1145/36206.36203", "asplos", 1987]], "C. M. Rozewski": [0, ["The ZS-1 Central Processor", ["James E. Smith", "G. E. Dermer", "B. D. Vanderwarn", "S. D. Klinger", "C. M. Rozewski", "D. L. Fowler", "K. R. Scidmore", "James Laudon"], "http://doi.acm.org/10.1145/36206.36203", "asplos", 1987]], "D. L. Fowler": [0, ["The ZS-1 Central Processor", ["James E. Smith", "G. E. Dermer", "B. D. Vanderwarn", "S. D. Klinger", "C. M. Rozewski", "D. L. Fowler", "K. R. Scidmore", "James Laudon"], "http://doi.acm.org/10.1145/36206.36203", "asplos", 1987]], "K. R. Scidmore": [0, ["The ZS-1 Central Processor", ["James E. Smith", "G. E. Dermer", "B. D. Vanderwarn", "S. D. Klinger", "C. M. Rozewski", "D. L. Fowler", "K. R. Scidmore", "James Laudon"], "http://doi.acm.org/10.1145/36206.36203", "asplos", 1987]], "James Laudon": [0, ["The ZS-1 Central Processor", ["James E. Smith", "G. E. Dermer", "B. D. Vanderwarn", "S. D. Klinger", "C. M. Rozewski", "D. L. Fowler", "K. R. Scidmore", "James Laudon"], "http://doi.acm.org/10.1145/36206.36203", "asplos", 1987]]}