===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 22.2730 seconds

  ----Wall Time----  ----Name----
    3.9071 ( 17.5%)  FIR Parser
    9.1226 ( 41.0%)  'firrtl.circuit' Pipeline
    1.2375 (  5.6%)    'firrtl.module' Pipeline
    1.2375 (  5.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0971 (  0.4%)    InferWidths
    0.6520 (  2.9%)    LowerFIRRTLTypes
    5.5805 ( 25.1%)    'firrtl.module' Pipeline
    0.8419 (  3.8%)      ExpandWhens
    4.7385 ( 21.3%)      Canonicalizer
    0.4359 (  2.0%)    Inliner
    1.1195 (  5.0%)    IMConstProp
    0.0351 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    2.3558 ( 10.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    3.9863 ( 17.9%)  'hw.module' Pipeline
    0.0877 (  0.4%)    HWCleanup
    1.0732 (  4.8%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.8253 ( 12.7%)    Canonicalizer
    0.3066 (  1.4%)  HWLegalizeNames
    0.8289 (  3.7%)  'hw.module' Pipeline
    0.8288 (  3.7%)    PrettifyVerilog
    1.7639 (  7.9%)  Output
    0.0017 (  0.0%)  Rest
   22.2730 (100.0%)  Total

{
  totalTime: 22.301,
  maxMemory: 596914176
}
