#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Sep 24 08:25:09 2018
# Process ID: 2643
# Current directory: /home/thomas/mp2_partB/mp2_partB.runs/design_1_axis_data_fifo_0_0_synth_1
# Command line: vivado -log design_1_axis_data_fifo_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_data_fifo_0_0.tcl
# Log file: /home/thomas/mp2_partB/mp2_partB.runs/design_1_axis_data_fifo_0_0_synth_1/design_1_axis_data_fifo_0_0.vds
# Journal file: /home/thomas/mp2_partB/mp2_partB.runs/design_1_axis_data_fifo_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axis_data_fifo_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1159.527 ; gain = 58.996 ; free physical = 1303 ; free virtual = 4460
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_14_axis_data_fifo' [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_14_axis_data_fifo' (31#1) [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (32#1) [/home/thomas/mp2_partB/mp2_partB.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1372.926 ; gain = 272.395 ; free physical = 1291 ; free virtual = 4448
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1372.926 ; gain = 272.395 ; free physical = 1297 ; free virtual = 4454
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1469.930 ; gain = 0.000 ; free physical = 1048 ; free virtual = 4205
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1469.930 ; gain = 369.398 ; free physical = 1131 ; free virtual = 4289
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1469.930 ; gain = 369.398 ; free physical = 1131 ; free virtual = 4289
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1469.930 ; gain = 369.398 ; free physical = 1131 ; free virtual = 4288
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 1469.930 ; gain = 369.398 ; free physical = 1124 ; free virtual = 4281
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 1477.938 ; gain = 377.406 ; free physical = 1115 ; free virtual = 4272
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:17 . Memory (MB): peak = 1491.938 ; gain = 391.406 ; free physical = 985 ; free virtual = 4142
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:17 . Memory (MB): peak = 1491.938 ; gain = 391.406 ; free physical = 985 ; free virtual = 4142
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:17 . Memory (MB): peak = 1511.977 ; gain = 411.445 ; free physical = 984 ; free virtual = 4141
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1511.977 ; gain = 411.445 ; free physical = 984 ; free virtual = 4141
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1511.977 ; gain = 411.445 ; free physical = 984 ; free virtual = 4141
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1511.977 ; gain = 411.445 ; free physical = 984 ; free virtual = 4141
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1511.977 ; gain = 411.445 ; free physical = 984 ; free virtual = 4141
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1511.977 ; gain = 411.445 ; free physical = 984 ; free virtual = 4141
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1511.977 ; gain = 411.445 ; free physical = 984 ; free virtual = 4141

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     9|
|3     |LUT2     |    19|
|4     |LUT3     |     9|
|5     |LUT4     |    32|
|6     |LUT5     |     7|
|7     |LUT6     |     6|
|8     |MUXCY    |    20|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |FDCE     |    12|
|12    |FDPE     |    21|
|13    |FDRE     |    96|
|14    |FDSE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1511.977 ; gain = 411.445 ; free physical = 984 ; free virtual = 4141
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 1511.984 ; gain = 424.039 ; free physical = 1010 ; free virtual = 4167
