let examples = [
"name CR4\nsize 32\n[24] = PKS\n[23] = CET\n[22] = PKE\n[21] = SMAP\n[20] = SMEP\n[18] = OSXSAVE\n[17] = PCIDE\n[16] = FSGSBASE\n[14] = SMXE\n[13] = VMXE\n[12] = LA57\n[11] = UMIP\n[10] = OSXMMEXCPT\n[9] = OSFXSR\n[8] = PCE\n[7] = PGE\n[6] = MCE\n[5] = PAE\n[4] = PSE\n[3] = DE\n[2] = TSD\n[1] = PVI\n[0] = VME\nif PKS == 0b0: \"Protection Keys Supervisor disabled\"\nif PKS == 0b1: \"Protection Keys Supervisor enabled\"\nif CET == 0b0: \"Control-flow Enforcement Technology disabled\"\nif CET == 0b1: \"Control-flow Enforcement Technology enabled\"\nif PKE == 0b0: \"Protection Keys disabled\"\nif PKE == 0b1: \"Protection Keys enabled\"\nif SMAP == 0b0: \"Supervisor Mode Access Prevention disabled\"\nif SMAP == 0b1: \"Supervisor Mode Access Prevention enabled\"\nif SMEP == 0b0: \"Supervisor Mode Exec Protection disabled\"\nif SMEP == 0b1: \"Supervisor Mode Exec Protection enabled\"\nif OSXSAVE == 0b0: \"XSAVE disabled\"\nif OSXSAVE == 0b1: \"XSAVE enabled\"\nif PCIDE == 0b0: \"PCID disabled\"\nif PCIDE == 0b1: \"PCID enabled\"\nif FSGSBASE == 0b0: \"FSGSBASE disabled\"\nif FSGSBASE == 0b1: \"FSGSBASE enabled\"\nif SMXE == 0b0: \"SMX disabled\"\nif SMXE == 0b1: \"SMX enabled\"\nif VMXE == 0b0: \"VMX disabled\"\nif VMXE == 0b1: \"VMX enabled\"\nif LA57 == 0b0: \"4-level paging\"\nif LA57 == 0b1: \"5-level paging\"\nif UMIP == 0b0: \"User-Mode Instruction Prevention disabled\"\nif UMIP == 0b1: \"User-Mode Instruction Prevention enabled\"\nif OSXMMEXCPT == 0b0: \"Unmasked SIMD FP exceptions disabled\"\nif OSXMMEXCPT == 0b1: \"Unmasked SIMD FP exceptions enabled\"\nif OSFXSR == 0b0: \"FXSAVE/FXRSTOR disabled\"\nif OSFXSR == 0b1: \"FXSAVE/FXRSTOR enabled\"\nif PCE == 0b0: \"Performance monitoring disabled\"\nif PCE == 0b1: \"Performance monitoring enabled\"\nif PGE == 0b0: \"Page global disabled\"\nif PGE == 0b1: \"Page global enabled\"\nif MCE == 0b0: \"Machine Check Exception disabled\"\nif MCE == 0b1: \"Machine Check Exception enabled\"\nif PAE == 0b0: \"Physical Address Extension disabled\"\nif PAE == 0b1: \"Physical Address Extension enabled\"\nif PSE == 0b0: \"Page size extension disabled\"\nif PSE == 0b1: \"Page size extension enabled\"\nif DE == 0b0: \"Debugging extensions disabled\"\nif DE == 0b1: \"Debugging extensions enabled\"\nif TSD == 0b0: \"Time stamp disabled\"\nif TSD == 0b1: \"Time stamp enabled\"\nif PVI == 0b0: \"Protected-mode virtual interrupts disabled\"\nif PVI == 0b1: \"Protected-mode virtual interrupts enabled\"\nif VME == 0b0: \"Virtual 8086 mode extensions disabled\"\nif VME == 0b1: \"Virtual 8086 mode extensions enabled\"\n",
"name SCTLR_EL1\nsize 64\n[26] = UCI\nif UCI == 0b0: \"Trap\"\nif UCI == 0b1: \"DontTrap\"\n[25] = EE\nif EE == 0b0: \"LittleEndian\"\nif EE == 0b1: \"BigEndian\"\n[24] = E0E\nif E0E == 0b0: \"LittleEndian\"\nif E0E == 0b1: \"BigEndian\"\n[19] = WXN\nif WXN == 0b0: \"Disable\"\nif WXN == 0b1: \"Enable\"\n[18] = NTWE\nif NTWE == 0b0: \"Trap\"\nif NTWE == 0b1: \"DontTrap\"\n[16] = NTWI\nif NTWI == 0b0: \"Trap\"\nif NTWI == 0b1: \"DontTrap\"\n[15] = UCT\nif UCT == 0b0: \"Trap\"\nif UCT == 0b1: \"DontTrap\"\n[14] = DZE\nif DZE == 0b0: \"Trap\"\nif DZE == 0b1: \"DontTrap\"\n[12] = I\nif I == 0b0: \"NonCacheable\"\nif I == 0b1: \"Cacheable\"\n[9] = UMA\nif UMA == 0b0: \"Trap\"\nif UMA == 0b1: \"DontTrap\"\n[6] = NAA\nif NAA == 0b0: \"Disable\"\nif NAA == 0b1: \"Enable\"\n[4] = SA0\nif SA0 == 0b0: \"Disable\"\nif SA0 == 0b1: \"Enable\"\n[3] = SA\nif SA == 0b0: \"Disable\"\nif SA == 0b1: \"Enable\"\n[2] = C\nif C == 0b0: \"NonCacheable\"\nif C == 0b1: \"Cacheable\"\n[1] = A\nif A == 0b0: \"Disable\"\nif A == 0b1: \"Enable\"\n[0] = M\nif M == 0b0: \"Disable\"\nif M == 0b1: \"Enable\"",
"name CR0\nsize 32\n[31] = PG\n[30] = CD\n[29] = NW\n[16] = WP\n[5] = NE\n[4] = ET\n[3] = TS\n[2] = EM\n[1] = MP\n[0] = PE\n",
"name CPTR_EL2\nsize 64\n[30] = TAM",
"name SCR_EL3\nsize 64\n[10] = RW\nif RW == 0b0: \"AllLowerELsAreAarch32\"\nif RW == 0b1: \"NextELIsAarch64\"\n[8] = HCE\nif HCE == 0b0: \"HvcDisabled\"\nif HCE == 0b1: \"HvcEnabled\"\n[7] = SMD\nif SMD == 0b0: \"SmcEnabled\"\nif SMD == 0b1: \"SmcDisabled\"\n[3] = EA\nif EA == 0b0: \"NotTaken\"\nif EA == 0b1: \"Taken\"\n[2] = FIQ\nif FIQ == 0b0: \"NotTaken\"\nif FIQ == 0b1: \"Taken\"\n[1] = IRQ\nif IRQ == 0b0: \"NotTaken\"\nif IRQ == 0b1: \"Taken\"\n[0] = NS\nif NS == 0b0: \"Secure\"\nif NS == 0b1: \"NonSecure\"",
"name HCR_EL2\nsize 64\n[46] = FWB\n[41] = API\nif API == 0b0: \"EnableTrapPointerAuthInstToEl2\"\nif API == 0b1: \"DisableTrapPointerAuthInstToEl2\"\n[40] = APK\nif APK == 0b0: \"EnableTrapPointerAuthKeyRegsToEl2\"\nif APK == 0b1: \"DisableTrapPointerAuthKeyRegsToEl2\"\n[37] = TEA\nif TEA == 0b0: \"DisableTrapSyncExtAbortsToEl2\"\nif TEA == 0b1: \"EnableTrapSyncExtAbortsToEl2\"\n[36] = TERR\n[35] = TLOR\n[34] = E2H\nif E2H == 0b0: \"DisableOsAtEl2\"\nif E2H == 0b1: \"EnableOsAtEl2\"\n[31] = RW\nif RW == 0b0: \"AllLowerELsAreAarch32\"\nif RW == 0b1: \"EL1IsAarch64\"\n[27] = TGE\nif TGE == 0b0: \"DisableTrapGeneralExceptionsToEl2\"\nif TGE == 0b1: \"EnableTrapGeneralExceptionsToEl2\"\n[22] = TSW\n[21] = TACR\n[20] = TIDCP\n[19] = TSC\nif TSC == 0b0: \"DisableTrapEl1SmcToEl2\"\nif TSC == 0b1: \"EnableTrapEl1SmcToEl2\"\n[18] = TID3\n[12] = DC\n[11:10] = BSU\nif BSU == 0b00: \"NoEffect\"\nif BSU == 0b01: \"InnerShareable\"\nif BSU == 0b10: \"OuterShareable\"\nif BSU == 0b11: \"FullSystem\"\n[9] = FB\n[5] = AMO\n[4] = IMO\nif IMO == 0b0: \"DisableVirtualIRQ\"\nif IMO == 0b1: \"EnableVirtualIRQ\"\n[3] = FMO\nif FMO == 0b0: \"DisableVirtualFIQ\"\nif FMO == 0b1: \"EnableVirtualFIQ\"\n[1] = SWIO\n[0] = VM\nif VM == 0b0: \"Disable\"\nif VM == 0b1: \"Enable\"",
"name CPACR_EL1\nsize 64\n[28] = TTA\nif TTA == 0b0: \"NoTrap\"\nif TTA == 0b1: \"TrapTrace\"\n[21:20] = FPEN\nif FPEN == 0b00: \"TrapEl0El1\"\nif FPEN == 0b01: \"TrapEl0\"\nif FPEN == 0b10: \"TrapEl1El0\"\nif FPEN == 0b11: \"TrapNothing\"\n[17:16] = ZEN\nif ZEN == 0b00: \"TrapEl0El1\"\nif ZEN == 0b01: \"TrapEl0\"\nif ZEN == 0b10: \"TrapEl1El0\"\nif ZEN == 0b11: \"TrapNothing\"",
"name TCR_EL2\nsize 64\n[22] = HD\nif HD == 0b0: \"Disable\"\nif HD == 0b1: \"Enable\"\n[21] = HA\nif HA == 0b0: \"Disable\"\nif HA == 0b1: \"Enable\"\n[20] = TBI\nif TBI == 0b0: \"Used\"\nif TBI == 0b1: \"Ignored\"\n[18:16] = PS\nif PS == 0b000: \"Bits_32\"\nif PS == 0b001: \"Bits_36\"\nif PS == 0b010: \"Bits_40\"\nif PS == 0b011: \"Bits_42\"\nif PS == 0b100: \"Bits_44\"\nif PS == 0b101: \"Bits_48\"\nif PS == 0b110: \"Bits_52\"\n[15:14] = TG0\nif TG0 == 0b00: \"KiB_4\"\nif TG0 == 0b01: \"KiB_64\"\nif TG0 == 0b10: \"KiB_16\"\n[13:12] = SH0\nif SH0 == 0b00: \"None\"\nif SH0 == 0b10: \"Outer\"\nif SH0 == 0b11: \"Inner\"\n[11:10] = ORGN0\nif ORGN0 == 0b00: \"NonCacheable\"\nif ORGN0 == 0b01: \"WriteBack_ReadAlloc_WriteAlloc_Cacheable\"\nif ORGN0 == 0b10: \"WriteThrough_ReadAlloc_NoWriteAlloc_Cacheable\"\nif ORGN0 == 0b11: \"WriteBack_ReadAlloc_NoWriteAlloc_Cacheable\"\n[9:8] = IRGN0\nif IRGN0 == 0b00: \"NonCacheable\"\nif IRGN0 == 0b01: \"WriteBack_ReadAlloc_WriteAlloc_Cacheable\"\nif IRGN0 == 0b10: \"WriteThrough_ReadAlloc_NoWriteAlloc_Cacheable\"\nif IRGN0 == 0b11: \"WriteBack_ReadAlloc_NoWriteAlloc_Cacheable\"\n[5:0] = T0SZ",
"name ESR_EL1\nsize 64\n[31:26] = EC\nif EC == 0b000000: \"Unknown\"\nif EC == 0b000000: \"TrappedWFIorWFE\"\nif EC == 0b000000: \"TrappedMCRorMRC\"\nif EC == 0b000000: \"TrappedMCRRorMRRC\"\nif EC == 0b000000: \"TrappedMCRorMRC2\"\nif EC == 0b000000: \"TrappedLDCorSTC\"\nif EC == 0b000000: \"TrappedFP\"\nif EC == 0b000000: \"TrappedMRRC\"\nif EC == 0b000000: \"BranchTarget\"\nif EC == 0b000000: \"IllegalExecutionState\"\nif EC == 0b000001: \"SVC32\"\nif EC == 0b000001: \"SVC64\"\nif EC == 0b000001: \"HVC64\"\nif EC == 0b000001: \"SMC64\"\nif EC == 0b000001: \"TrappedMsrMrs\"\nif EC == 0b000001: \"TrappedSve\"\nif EC == 0b000001: \"PointerAuth\"\nif EC == 0b000010: \"InstrAbortLowerEL\"\nif EC == 0b000010: \"InstrAbortCurrentEL\"\nif EC == 0b000010: \"PCAlignmentFault\"\nif EC == 0b000010: \"DataAbortLowerEL\"\nif EC == 0b000010: \"DataAbortCurrentEL\"\nif EC == 0b000010: \"SPAlignmentFault\"\nif EC == 0b000010: \"TrappedFP32\"\nif EC == 0b000010: \"TrappedFP64\"\nif EC == 0b000010: \"SError\"\nif EC == 0b000011: \"BreakpointLowerEL\"\nif EC == 0b000011: \"BreakpointCurrentEL\"\nif EC == 0b000011: \"SoftwareStepLowerEL\"\nif EC == 0b000011: \"SoftwareStepCurrentEL\"\nif EC == 0b000011: \"WatchpointLowerEL\"\nif EC == 0b000011: \"WatchpointCurrentEL\"\nif EC == 0b000011: \"Bkpt32\"\nif EC == 0b000011: \"Brk64\"\n[25] = IL\n[24:0] = ISS",
"name TCR_EL1\nsize 64\n[52] = TBID1\n[51] = TBID0\n[40] = HD\nif HD == 0b0: \"Disable\"\nif HD == 0b1: \"Enable\"\n[39] = HA\nif HA == 0b0: \"Disable\"\nif HA == 0b1: \"Enable\"\n[38] = TBI1\nif TBI1 == 0b0: \"Used\"\nif TBI1 == 0b1: \"Ignored\"\n[37] = TBI0\nif TBI0 == 0b0: \"Used\"\nif TBI0 == 0b1: \"Ignored\"\n[36] = AS\nif AS == 0b0: \"ASID8Bits\"\nif AS == 0b1: \"ASID16Bits\"\n[34:32] = IPS\nif IPS == 0b000: \"Bits_32\"\nif IPS == 0b001: \"Bits_36\"\nif IPS == 0b010: \"Bits_40\"\nif IPS == 0b011: \"Bits_42\"\nif IPS == 0b100: \"Bits_44\"\nif IPS == 0b101: \"Bits_48\"\nif IPS == 0b110: \"Bits_52\"\n[31:30] = TG1\nif TG1 == 0b10: \"KiB_4\"\nif TG1 == 0b01: \"KiB_16\"\nif TG1 == 0b11: \"KiB_64\"\n[29:28] = SH1\nif SH1 == 0b00: \"None\"\nif SH1 == 0b10: \"Outer\"\nif SH1 == 0b11: \"Inner\"\n[27:26] = ORGN1\nif ORGN1 == 0b00: \"NonCacheable\"\nif ORGN1 == 0b01: \"WriteBack_ReadAlloc_WriteAlloc_Cacheable\"\nif ORGN1 == 0b10: \"WriteThrough_ReadAlloc_NoWriteAlloc_Cacheable\"\nif ORGN1 == 0b11: \"WriteBack_ReadAlloc_NoWriteAlloc_Cacheable\"\n[25:24] = IRGN1\nif IRGN1 == 0b00: \"NonCacheable\"\nif IRGN1 == 0b01: \"WriteBack_ReadAlloc_WriteAlloc_Cacheable\"\nif IRGN1 == 0b10: \"WriteThrough_ReadAlloc_NoWriteAlloc_Cacheable\"\nif IRGN1 == 0b11: \"WriteBack_ReadAlloc_NoWriteAlloc_Cacheable\"\n[23] = EPD1\nif EPD1 == 0b0: \"EnableTTBR1Walks\"\nif EPD1 == 0b1: \"DisableTTBR1Walks\"\n[22] = A1\nif A1 == 0b0: \"TTBR0\"\nif A1 == 0b1: \"TTBR1\"\n[21:16] = T1SZ\n[15:14] = TG0\nif TG0 == 0b00: \"KiB_4\"\nif TG0 == 0b10: \"KiB_16\"\nif TG0 == 0b01: \"KiB_64\"\n[13:12] = SH0\nif SH0 == 0b00: \"None\"\nif SH0 == 0b10: \"Outer\"\nif SH0 == 0b11: \"Inner\"\n[11:10] = ORGN0\nif ORGN0 == 0b00: \"NonCacheable\"\nif ORGN0 == 0b01: \"WriteBack_ReadAlloc_WriteAlloc_Cacheable\"\nif ORGN0 == 0b10: \"WriteThrough_ReadAlloc_NoWriteAlloc_Cacheable\"\nif ORGN0 == 0b11: \"WriteBack_ReadAlloc_NoWriteAlloc_Cacheable\"\n[9:8] = IRGN0\nif IRGN0 == 0b00: \"NonCacheable\"\nif IRGN0 == 0b01: \"WriteBack_ReadAlloc_WriteAlloc_Cacheable\"\nif IRGN0 == 0b10: \"WriteThrough_ReadAlloc_NoWriteAlloc_Cacheable\"\nif IRGN0 == 0b11: \"WriteBack_ReadAlloc_NoWriteAlloc_Cacheable\"\n[7] = EPD0\nif EPD0 == 0b0: \"EnableTTBR0Walks\"\nif EPD0 == 0b1: \"DisableTTBR0Walks\"\n[5:0] = T0SZ",
"name SCTLR_EL2\nsize 64\n[25] = EE\nif EE == 0b0: \"Little\"\nif EE == 0b1: \"Big\"\n[22] = EIS\nif EIS == 0b0: \"IsNotSynch\"\nif EIS == 0b1: \"IsSynch\"\n[21] = IESB\nif IESB == 0b0: \"Disable\"\nif IESB == 0b1: \"Enable\"\n[19] = WXN\nif WXN == 0b0: \"Disable\"\nif WXN == 0b1: \"Enable\"\n[12] = I\nif I == 0b0: \"NonCacheable\"\nif I == 0b1: \"Cacheable\"\n[11] = EOS\nif EOS == 0b0: \"IsNotSynch\"\nif EOS == 0b1: \"IsSynch\"\n[3] = SA\nif SA == 0b0: \"Disable\"\nif SA == 0b1: \"Enable\"\n[2] = C\nif C == 0b0: \"NonCacheable\"\nif C == 0b1: \"Cacheable\"\n[1] = A\nif A == 0b0: \"Disable\"\nif A == 0b1: \"Enable\"\n[0] = M\nif M == 0b0: \"Disable\"\nif M == 0b1: \"Enable\"",
"name SCTLR_EL3\nsize 64\n[62] = SPINTMASK\nif SPINTMASK == 0b0: \"NoMask\"\nif SPINTMASK == 0b1: \"Mask\"\n[61] = NMI\nif NMI == 0b0: \"Disable\"\nif NMI == 0b1: \"Enable\"\n[53] = TME\nif TME == 0b0: \"Trap\"\nif TME == 0b1: \"NoTrap\"\n[51] = TMT\nif TMT == 0b0: \"NoFail\"\nif TMT == 0b1: \"Fail\"\n[44] = DSSBS\nif DSSBS == 0b0: \"SsbsUnset\"\nif DSSBS == 0b1: \"SsbsSet\"\n[43] = ATA\nif ATA == 0b0: \"Prevent\"\nif ATA == 0b1: \"NoPrevent\"\n[41:40] = TCF\nif TCF == 0b00: \"NoEffect\"\nif TCF == 0b01: \"SyncException\"\nif TCF == 0b10: \"AsyncAccumulated\"\nif TCF == 0b11: \"SyncReadAsyncWrite\"\n[37] = ITFSB\nif ITFSB == 0b0: \"NoSyncEntry\"\nif ITFSB == 0b1: \"SyncEntry\"\n[36] = BT\nif BT == 0b0: \"Compat\"\nif BT == 0b1: \"NoCompat\"\n[31] = EnIA\nif EnIA == 0b0: \"NotEnabled\"\nif EnIA == 0b1: \"Enabled\"\n[30] = EnIB\nif EnIB == 0b0: \"NotEnabled\"\nif EnIB == 0b1: \"Enabled\"\n[27] = EnDA\nif EnDA == 0b0: \"NotEnabled\"\nif EnDA == 0b1: \"Enabled\"\n[25] = EE\nif EE == 0b0: \"Little\"\nif EE == 0b1: \"Big\"\n[22] = EIS\nif EIS == 0b0: \"NotContextSync\"\nif EIS == 0b1: \"Context\"\n[21] = IESB\nif IESB == 0b0: \"Disabled\"\nif IESB == 0b1: \"Enabled\"\n[19] = WXN\nif WXN == 0b0: \"Disabled\"\nif WXN == 0b1: \"Enabled\"\n[13] = EnDB\nif EnDB == 0b0: \"Disabled\"\nif EnDB == 0b1: \"Enabled\"\n[12] = I\nif I == 0b0: \"Enabled\"\nif I == 0b1: \"Disabled\"\n[11] = EOS\nif EOS == 0b0: \"NotContextSync\"\nif EOS == 0b1: \"ContextSync\"\n[6] = nAA\nif nAA == 0b0: \"Fault\"\nif nAA == 0b1: \"NoFault\"\n[3] = SA\nif SA == 0b0: \"NoFault\"\nif SA == 0b1: \"Fault\"\n[2] = C\nif C == 0b0: \"Enabled\"\nif C == 0b1: \"Disabled\"\n[1] = A\nif A == 0b0: \"Disabled\"\nif A == 0b1: \"Enabled\"\n[0] = M\nif M == 0b0: \"Disabled\"\nif M == 0b1: \"Enabled\"",
"name MAIR_EL1\nsize 64\n[63:60] = Attr7_Normal_Outer\nif Attr7_Normal_Outer == 0b0000: \"Device\"\nif Attr7_Normal_Outer == 0b0001: \"WriteThrough_Transient_WriteAlloc\"\nif Attr7_Normal_Outer == 0b0010: \"WriteThrough_Transient_ReadAlloc\"\nif Attr7_Normal_Outer == 0b0011: \"WriteThrough_Transient_ReadWriteAlloc\"\nif Attr7_Normal_Outer == 0b0100: \"NonCacheable\"\nif Attr7_Normal_Outer == 0b0101: \"WriteBack_Transient_WriteAlloc\"\nif Attr7_Normal_Outer == 0b0110: \"WriteBack_Transient_ReadAlloc\"\nif Attr7_Normal_Outer == 0b0111: \"WriteBack_Transient_ReadWriteAlloc\"\nif Attr7_Normal_Outer == 0b1000: \"WriteThrough_NonTransient\"\nif Attr7_Normal_Outer == 0b1001: \"WriteThrough_NonTransient_WriteAlloc\"\nif Attr7_Normal_Outer == 0b1010: \"WriteThrough_NonTransient_ReadAlloc\"\nif Attr7_Normal_Outer == 0b1011: \"WriteThrough_NonTransient_ReadWriteAlloc\"\nif Attr7_Normal_Outer == 0b1100: \"WriteBack_NonTransient\"\nif Attr7_Normal_Outer == 0b1101: \"WriteBack_NonTransient_WriteAlloc\"\nif Attr7_Normal_Outer == 0b1110: \"WriteBack_NonTransient_ReadAlloc\"\nif Attr7_Normal_Outer == 0b1111: \"WriteBack_NonTransient_ReadWriteAlloc\"\n[55:52] = Attr6_Normal_Outer\nif Attr6_Normal_Outer == 0b0000: \"Device\"\nif Attr6_Normal_Outer == 0b0001: \"WriteThrough_Transient_WriteAlloc\"\nif Attr6_Normal_Outer == 0b0010: \"WriteThrough_Transient_ReadAlloc\"\nif Attr6_Normal_Outer == 0b0011: \"WriteThrough_Transient_ReadWriteAlloc\"\nif Attr6_Normal_Outer == 0b0100: \"NonCacheable\"\nif Attr6_Normal_Outer == 0b0101: \"WriteBack_Transient_WriteAlloc\"\nif Attr6_Normal_Outer == 0b0110: \"WriteBack_Transient_ReadAlloc\"\nif Attr6_Normal_Outer == 0b0111: \"WriteBack_Transient_ReadWriteAlloc\"\nif Attr6_Normal_Outer == 0b1000: \"WriteThrough_NonTransient\"\nif Attr6_Normal_Outer == 0b1001: \"WriteThrough_NonTransient_WriteAlloc\"\nif Attr6_Normal_Outer == 0b1010: \"WriteThrough_NonTransient_ReadAlloc\"\nif Attr6_Normal_Outer == 0b1011: \"WriteThrough_NonTransient_ReadWriteAlloc\"\nif Attr6_Normal_Outer == 0b1100: \"WriteBack_NonTransient\"\nif Attr6_Normal_Outer == 0b1101: \"WriteBack_NonTransient_WriteAlloc\"\nif Attr6_Normal_Outer == 0b1110: \"WriteBack_NonTransient_ReadAlloc\"\nif Attr6_Normal_Outer == 0b1111: \"WriteBack_NonTransient_ReadWriteAlloc\"\n[47:44] = Attr5_Normal_Outer\nif Attr5_Normal_Outer == 0b0000: \"Device\"\nif Attr5_Normal_Outer == 0b0001: \"WriteThrough_Transient_WriteAlloc\"\nif Attr5_Normal_Outer == 0b0010: \"WriteThrough_Transient_ReadAlloc\"\nif Attr5_Normal_Outer == 0b0011: \"WriteThrough_Transient_ReadWriteAlloc\"\nif Attr5_Normal_Outer == 0b0100: \"NonCacheable\"\nif Attr5_Normal_Outer == 0b0101: \"WriteBack_Transient_WriteAlloc\"\nif Attr5_Normal_Outer == 0b0110: \"WriteBack_Transient_ReadAlloc\"\nif Attr5_Normal_Outer == 0b0111: \"WriteBack_Transient_ReadWriteAlloc\"\nif Attr5_Normal_Outer == 0b1000: \"WriteThrough_NonTransient\"\nif Attr5_Normal_Outer == 0b1001: \"WriteThrough_NonTransient_WriteAlloc\"\nif Attr5_Normal_Outer == 0b1010: \"WriteThrough_NonTransient_ReadAlloc\"\nif Attr5_Normal_Outer == 0b1011: \"WriteThrough_NonTransient_ReadWriteAlloc\"\nif Attr5_Normal_Outer == 0b1100: \"WriteBack_NonTransient\"\nif Attr5_Normal_Outer == 0b1101: \"WriteBack_NonTransient_WriteAlloc\"\nif Attr5_Normal_Outer == 0b1110: \"WriteBack_NonTransient_ReadAlloc\"\nif Attr5_Normal_Outer == 0b1111: \"WriteBack_NonTransient_ReadWriteAlloc\"\n[39:36] = Attr4_Normal_Outer\nif Attr4_Normal_Outer == 0b0000: \"Device\"\nif Attr4_Normal_Outer == 0b0001: \"WriteThrough_Transient_WriteAlloc\"\nif Attr4_Normal_Outer == 0b0010: \"WriteThrough_Transient_ReadAlloc\"\nif Attr4_Normal_Outer == 0b0011: \"WriteThrough_Transient_ReadWriteAlloc\"\nif Attr4_Normal_Outer == 0b0100: \"NonCacheable\"\nif Attr4_Normal_Outer == 0b0101: \"WriteBack_Transient_WriteAlloc\"\nif Attr4_Normal_Outer == 0b0110: \"WriteBack_Transient_ReadAlloc\"\nif Attr4_Normal_Outer == 0b0111: \"WriteBack_Transient_ReadWriteAlloc\"\nif Attr4_Normal_Outer == 0b1000: \"WriteThrough_NonTransient\"\nif Attr4_Normal_Outer == 0b1001: \"WriteThrough_NonTransient_WriteAlloc\"\nif Attr4_Normal_Outer == 0b1010: \"WriteThrough_NonTransient_ReadAlloc\"\nif Attr4_Normal_Outer == 0b1011: \"WriteThrough_NonTransient_ReadWriteAlloc\"\nif Attr4_Normal_Outer == 0b1100: \"WriteBack_NonTransient\"\nif Attr4_Normal_Outer == 0b1101: \"WriteBack_NonTransient_WriteAlloc\"\nif Attr4_Normal_Outer == 0b1110: \"WriteBack_NonTransient_ReadAlloc\"\nif Attr4_Normal_Outer == 0b1111: \"WriteBack_NonTransient_ReadWriteAlloc\"\n[31:28] = Attr3_Normal_Outer\nif Attr3_Normal_Outer == 0b0000: \"Device\"\nif Attr3_Normal_Outer == 0b0001: \"WriteThrough_Transient_WriteAlloc\"\nif Attr3_Normal_Outer == 0b0010: \"WriteThrough_Transient_ReadAlloc\"\nif Attr3_Normal_Outer == 0b0011: \"WriteThrough_Transient_ReadWriteAlloc\"\nif Attr3_Normal_Outer == 0b0100: \"NonCacheable\"\nif Attr3_Normal_Outer == 0b0101: \"WriteBack_Transient_WriteAlloc\"\nif Attr3_Normal_Outer == 0b0110: \"WriteBack_Transient_ReadAlloc\"\nif Attr3_Normal_Outer == 0b0111: \"WriteBack_Transient_ReadWriteAlloc\"\nif Attr3_Normal_Outer == 0b1000: \"WriteThrough_NonTransient\"\nif Attr3_Normal_Outer == 0b1001: \"WriteThrough_NonTransient_WriteAlloc\"\nif Attr3_Normal_Outer == 0b1010: \"WriteThrough_NonTransient_ReadAlloc\"\nif Attr3_Normal_Outer == 0b1011: \"WriteThrough_NonTransient_ReadWriteAlloc\"\nif Attr3_Normal_Outer == 0b1100: \"WriteBack_NonTransient\"\nif Attr3_Normal_Outer == 0b1101: \"WriteBack_NonTransient_WriteAlloc\"\nif Attr3_Normal_Outer == 0b1110: \"WriteBack_NonTransient_ReadAlloc\"\nif Attr3_Normal_Outer == 0b1111: \"WriteBack_NonTransient_ReadWriteAlloc\"\n[23:20] = Attr2_Normal_Outer\nif Attr2_Normal_Outer == 0b0000: \"Device\"\nif Attr2_Normal_Outer == 0b0001: \"WriteThrough_Transient_WriteAlloc\"\nif Attr2_Normal_Outer == 0b0010: \"WriteThrough_Transient_ReadAlloc\"\nif Attr2_Normal_Outer == 0b0011: \"WriteThrough_Transient_ReadWriteAlloc\"\nif Attr2_Normal_Outer == 0b0100: \"NonCacheable\"\nif Attr2_Normal_Outer == 0b0101: \"WriteBack_Transient_WriteAlloc\"\nif Attr2_Normal_Outer == 0b0110: \"WriteBack_Transient_ReadAlloc\"\nif Attr2_Normal_Outer == 0b0111: \"WriteBack_Transient_ReadWriteAlloc\"\nif Attr2_Normal_Outer == 0b1000: \"WriteThrough_NonTransient\"\nif Attr2_Normal_Outer == 0b1001: \"WriteThrough_NonTransient_WriteAlloc\"\nif Attr2_Normal_Outer == 0b1010: \"WriteThrough_NonTransient_ReadAlloc\"\nif Attr2_Normal_Outer == 0b1011: \"WriteThrough_NonTransient_ReadWriteAlloc\"\nif Attr2_Normal_Outer == 0b1100: \"WriteBack_NonTransient\"\nif Attr2_Normal_Outer == 0b1101: \"WriteBack_NonTransient_WriteAlloc\"\nif Attr2_Normal_Outer == 0b1110: \"WriteBack_NonTransient_ReadAlloc\"\nif Attr2_Normal_Outer == 0b1111: \"WriteBack_NonTransient_ReadWriteAlloc\"\n[15:12] = Attr1_Normal_Outer\nif Attr1_Normal_Outer == 0b0000: \"Device\"\nif Attr1_Normal_Outer == 0b0001: \"WriteThrough_Transient_WriteAlloc\"\nif Attr1_Normal_Outer == 0b0010: \"WriteThrough_Transient_ReadAlloc\"\nif Attr1_Normal_Outer == 0b0011: \"WriteThrough_Transient_ReadWriteAlloc\"\nif Attr1_Normal_Outer == 0b0100: \"NonCacheable\"\nif Attr1_Normal_Outer == 0b0101: \"WriteBack_Transient_WriteAlloc\"\nif Attr1_Normal_Outer == 0b0110: \"WriteBack_Transient_ReadAlloc\"\nif Attr1_Normal_Outer == 0b0111: \"WriteBack_Transient_ReadWriteAlloc\"\nif Attr1_Normal_Outer == 0b1000: \"WriteThrough_NonTransient\"\nif Attr1_Normal_Outer == 0b1001: \"WriteThrough_NonTransient_WriteAlloc\"\nif Attr1_Normal_Outer == 0b1010: \"WriteThrough_NonTransient_ReadAlloc\"\nif Attr1_Normal_Outer == 0b1011: \"WriteThrough_NonTransient_ReadWriteAlloc\"\nif Attr1_Normal_Outer == 0b1100: \"WriteBack_NonTransient\"\nif Attr1_Normal_Outer == 0b1101: \"WriteBack_NonTransient_WriteAlloc\"\nif Attr1_Normal_Outer == 0b1110: \"WriteBack_NonTransient_ReadAlloc\"\nif Attr1_Normal_Outer == 0b1111: \"WriteBack_NonTransient_ReadWriteAlloc\"\n[7:4] = Attr0_Normal_Outer\nif Attr0_Normal_Outer == 0b0000: \"Device\"\nif Attr0_Normal_Outer == 0b0001: \"WriteThrough_Transient_WriteAlloc\"\nif Attr0_Normal_Outer == 0b0010: \"WriteThrough_Transient_ReadAlloc\"\nif Attr0_Normal_Outer == 0b0011: \"WriteThrough_Transient_ReadWriteAlloc\"\nif Attr0_Normal_Outer == 0b0100: \"NonCacheable\"\nif Attr0_Normal_Outer == 0b0101: \"WriteBack_Transient_WriteAlloc\"\nif Attr0_Normal_Outer == 0b0110: \"WriteBack_Transient_ReadAlloc\"\nif Attr0_Normal_Outer == 0b0111: \"WriteBack_Transient_ReadWriteAlloc\"\nif Attr0_Normal_Outer == 0b1000: \"WriteThrough_NonTransient\"\nif Attr0_Normal_Outer == 0b1001: \"WriteThrough_NonTransient_WriteAlloc\"\nif Attr0_Normal_Outer == 0b1010: \"WriteThrough_NonTransient_ReadAlloc\"\nif Attr0_Normal_Outer == 0b1011: \"WriteThrough_NonTransient_ReadWriteAlloc\"\nif Attr0_Normal_Outer == 0b1100: \"WriteBack_NonTransient\"\nif Attr0_Normal_Outer == 0b1101: \"WriteBack_NonTransient_WriteAlloc\"\nif Attr0_Normal_Outer == 0b1110: \"WriteBack_NonTransient_ReadAlloc\"\nif Attr0_Normal_Outer == 0b1111: \"WriteBack_NonTransient_ReadWriteAlloc\"",
"name MPIDR_EL1\nsize 64\n[39:32] = Aff3\n[30] = U\nif U == 0b0: \"MultiprocessorSystem\"\nif U == 0b1: \"UniprocessorSystem\"\n[24] = MT\n[23:16] = Aff2\n[15:8] = Aff1\n[7:0] = Aff0\n",
];
