
ubuntu-preinstalled/file:     file format elf32-littlearm


Disassembly of section .init:

00000bac <.init>:
 bac:	push	{r3, lr}
 bb0:	bl	19b8 <abort@plt+0xbe0>
 bb4:	pop	{r3, pc}

Disassembly of section .plt:

00000bb8 <strstr@plt-0x14>:
 bb8:	push	{lr}		; (str lr, [sp, #-4]!)
 bbc:	ldr	lr, [pc, #4]	; bc8 <strstr@plt-0x4>
 bc0:	add	lr, pc, lr
 bc4:	ldr	pc, [lr, #8]!
 bc8:	andeq	r3, r1, r8, asr #6

00000bcc <strstr@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #77824	; 0x13000
 bd4:	ldr	pc, [ip, #840]!	; 0x348

00000bd8 <magic_list@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #77824	; 0x13000
 be0:	ldr	pc, [ip, #832]!	; 0x340

00000be4 <__getdelim@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #77824	; 0x13000
 bec:	ldr	pc, [ip, #824]!	; 0x338

00000bf0 <strcmp@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #77824	; 0x13000
 bf8:	ldr	pc, [ip, #816]!	; 0x330

00000bfc <__cxa_finalize@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #77824	; 0x13000
 c04:	ldr	pc, [ip, #808]!	; 0x328

00000c08 <strtol@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #77824	; 0x13000
 c10:	ldr	pc, [ip, #800]!	; 0x320

00000c14 <magic_compile@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #77824	; 0x13000
 c1c:	ldr	pc, [ip, #792]!	; 0x318

00000c20 <fflush@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #77824	; 0x13000
 c28:	ldr	pc, [ip, #784]!	; 0x310

00000c2c <magic_load@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #77824	; 0x13000
 c34:	ldr	pc, [ip, #776]!	; 0x308

00000c38 <wcwidth@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #77824	; 0x13000
 c40:	ldr	pc, [ip, #768]!	; 0x300

00000c44 <free@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #77824	; 0x13000
 c4c:	ldr	pc, [ip, #760]!	; 0x2f8

00000c50 <magic_setparam@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #77824	; 0x13000
 c58:	ldr	pc, [ip, #752]!	; 0x2f0

00000c5c <magic_file@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #77824	; 0x13000
 c64:	ldr	pc, [ip, #744]!	; 0x2e8

00000c68 <__stack_chk_fail@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #77824	; 0x13000
 c70:	ldr	pc, [ip, #736]!	; 0x2e0

00000c74 <rewind@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #77824	; 0x13000
 c7c:	ldr	pc, [ip, #728]!	; 0x2d8

00000c80 <fwrite@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #77824	; 0x13000
 c88:	ldr	pc, [ip, #720]!	; 0x2d0

00000c8c <magic_error@plt>:
 c8c:	add	ip, pc, #0, 12
 c90:	add	ip, ip, #77824	; 0x13000
 c94:	ldr	pc, [ip, #712]!	; 0x2c8

00000c98 <mbrtowc@plt>:
 c98:	add	ip, pc, #0, 12
 c9c:	add	ip, ip, #77824	; 0x13000
 ca0:	ldr	pc, [ip, #704]!	; 0x2c0

00000ca4 <getenv@plt>:
 ca4:	add	ip, pc, #0, 12
 ca8:	add	ip, ip, #77824	; 0x13000
 cac:	ldr	pc, [ip, #696]!	; 0x2b8

00000cb0 <__libc_start_main@plt>:
 cb0:	add	ip, pc, #0, 12
 cb4:	add	ip, ip, #77824	; 0x13000
 cb8:	ldr	pc, [ip, #688]!	; 0x2b0

00000cbc <strerror@plt>:
 cbc:	add	ip, pc, #0, 12
 cc0:	add	ip, ip, #77824	; 0x13000
 cc4:	ldr	pc, [ip, #680]!	; 0x2a8

00000cc8 <__vfprintf_chk@plt>:
 cc8:	add	ip, pc, #0, 12
 ccc:	add	ip, ip, #77824	; 0x13000
 cd0:	ldr	pc, [ip, #672]!	; 0x2a0

00000cd4 <__gmon_start__@plt>:
 cd4:	add	ip, pc, #0, 12
 cd8:	add	ip, ip, #77824	; 0x13000
 cdc:	ldr	pc, [ip, #664]!	; 0x298

00000ce0 <magic_version@plt>:
 ce0:	add	ip, pc, #0, 12
 ce4:	add	ip, ip, #77824	; 0x13000
 ce8:	ldr	pc, [ip, #656]!	; 0x290

00000cec <getopt_long@plt>:
 cec:	add	ip, pc, #0, 12
 cf0:	add	ip, ip, #77824	; 0x13000
 cf4:	ldr	pc, [ip, #648]!	; 0x288

00000cf8 <exit@plt>:
 cf8:	add	ip, pc, #0, 12
 cfc:	add	ip, ip, #77824	; 0x13000
 d00:	ldr	pc, [ip, #640]!	; 0x280

00000d04 <magic_check@plt>:
 d04:	add	ip, pc, #0, 12
 d08:	add	ip, ip, #77824	; 0x13000
 d0c:	ldr	pc, [ip, #632]!	; 0x278

00000d10 <strlen@plt>:
 d10:	add	ip, pc, #0, 12
 d14:	add	ip, ip, #77824	; 0x13000
 d18:	ldr	pc, [ip, #624]!	; 0x270

00000d1c <strchr@plt>:
 d1c:	add	ip, pc, #0, 12
 d20:	add	ip, ip, #77824	; 0x13000
 d24:	ldr	pc, [ip, #616]!	; 0x268

00000d28 <__errno_location@plt>:
 d28:	add	ip, pc, #0, 12
 d2c:	add	ip, ip, #77824	; 0x13000
 d30:	ldr	pc, [ip, #608]!	; 0x260

00000d34 <__printf_chk@plt>:
 d34:	add	ip, pc, #0, 12
 d38:	add	ip, ip, #77824	; 0x13000
 d3c:	ldr	pc, [ip, #600]!	; 0x258

00000d40 <magic_close@plt>:
 d40:	add	ip, pc, #0, 12
 d44:	add	ip, ip, #77824	; 0x13000
 d48:	ldr	pc, [ip, #592]!	; 0x250

00000d4c <__fprintf_chk@plt>:
 d4c:	add	ip, pc, #0, 12
 d50:	add	ip, ip, #77824	; 0x13000
 d54:	ldr	pc, [ip, #584]!	; 0x248

00000d58 <magic_getpath@plt>:
 d58:	add	ip, pc, #0, 12
 d5c:	add	ip, ip, #77824	; 0x13000
 d60:	ldr	pc, [ip, #576]!	; 0x240

00000d64 <fclose@plt>:
 d64:	add	ip, pc, #0, 12
 d68:	add	ip, ip, #77824	; 0x13000
 d6c:	ldr	pc, [ip, #568]!	; 0x238

00000d70 <magic_open@plt>:
 d70:	add	ip, pc, #0, 12
 d74:	add	ip, ip, #77824	; 0x13000
 d78:	ldr	pc, [ip, #560]!	; 0x230

00000d7c <setlocale@plt>:
 d7c:	add	ip, pc, #0, 12
 d80:	add	ip, ip, #77824	; 0x13000
 d84:	ldr	pc, [ip, #552]!	; 0x228

00000d88 <strrchr@plt>:
 d88:	add	ip, pc, #0, 12
 d8c:	add	ip, ip, #77824	; 0x13000
 d90:	ldr	pc, [ip, #544]!	; 0x220

00000d94 <fputc@plt>:
 d94:			; <UNDEFINED> instruction: 0xe7fd4778
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #77824	; 0x13000
 da0:	ldr	pc, [ip, #532]!	; 0x214

00000da4 <putc@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #77824	; 0x13000
 dac:	ldr	pc, [ip, #524]!	; 0x20c

00000db0 <fopen64@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #77824	; 0x13000
 db8:	ldr	pc, [ip, #516]!	; 0x204

00000dbc <fputs@plt>:
 dbc:			; <UNDEFINED> instruction: 0xe7fd4778
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #77824	; 0x13000
 dc8:	ldr	pc, [ip, #504]!	; 0x1f8

00000dcc <strncmp@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #77824	; 0x13000
 dd4:	ldr	pc, [ip, #496]!	; 0x1f0

00000dd8 <abort@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #77824	; 0x13000
 de0:	ldr	pc, [ip, #488]!	; 0x1e8

Disassembly of section .text:

00000de4 <.text>:
     de4:	svcmi	0x00f0e92d
     de8:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
     dec:	strmi	r8, [r5], -r2, lsl #22
     df0:	bcs	23f174 <abort@plt+0x23e39c>
     df4:			; <UNDEFINED> instruction: 0xf8df2000
     df8:	ldrbtmi	r3, [sl], #-2568	; 0xfffff5f8
     dfc:	bne	13f180 <abort@plt+0x13e3a8>
     e00:	ldmpl	r3, {r0, r2, r4, r7, ip, sp, pc}^
     e04:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
     e08:			; <UNDEFINED> instruction: 0xf04f9313
     e0c:			; <UNDEFINED> instruction: 0xf7ff0300
     e10:	stmdavs	r6!, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
     e14:			; <UNDEFINED> instruction: 0xf8df212f
     e18:			; <UNDEFINED> instruction: 0x463039f0
     e1c:	movwls	r4, #29819	; 0x747b
     e20:	svc	0x00b2f7ff
     e24:	stfnep	f3, [r6], {-0}
     e28:	stmibvc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     e2c:			; <UNDEFINED> instruction: 0xf8df2300
     e30:	ldrbtmi	r0, [pc], #-2528	; e38 <abort@plt+0x60>
     e34:	ldmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     e38:	movwls	r4, #25720	; 0x6478
     e3c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
     e40:	andls	r3, ip, #603979776	; 0x24000000
     e44:			; <UNDEFINED> instruction: 0xf7ff607e
     e48:			; <UNDEFINED> instruction: 0xf8dfef2e
     e4c:			; <UNDEFINED> instruction: 0xf8df39cc
     e50:	ldrbtmi	r9, [fp], #-2508	; 0xfffff634
     e54:			; <UNDEFINED> instruction: 0xf1039a0c
     e58:	blls	243be0 <abort@plt+0x242e08>
     e5c:	andcc	r4, r4, #-117440512	; 0xf9000000
     e60:	ldrmi	r9, [sl], lr, lsl #4
     e64:	movwls	r9, #54027	; 0xd30b
     e68:	movwls	sl, #19216	; 0x4b10
     e6c:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e70:	movwls	r4, #33915	; 0x847b
     e74:	svclt	0x00152800
     e78:	andcs	r2, r0, #268435456	; 0x10000000
     e7c:	tstcs	r0, r2, lsl #2
     e80:	tstls	r3, sl, lsr r0
     e84:	strbmi	r9, [sl], -r4, lsl #22
     e88:	strtmi	r4, [r8], -r1, lsr #12
     e8c:	ldrbmi	r9, [fp], -r0, lsl #6
     e90:	svc	0x002cf7ff
     e94:			; <UNDEFINED> instruction: 0xf0001c43
     e98:	stmdacc	r1, {r0, r3, r4, r6, r9, pc}
     e9c:	vtst.8	q1, q0, <illegal reg q12.5>
     ea0:	movwge	r8, #8465	; 0x2111
     ea4:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
     ea8:			; <UNDEFINED> instruction: 0x47184413
     eac:	andeq	r0, r0, r3, lsl r6
     eb0:	andeq	r0, r0, r1, lsr #4
     eb4:	andeq	r0, r0, r5, asr #5
     eb8:			; <UNDEFINED> instruction: 0x000002bb
     ebc:			; <UNDEFINED> instruction: 0x000002b1
     ec0:	andeq	r0, r0, r9, lsl r2
     ec4:	andeq	r0, r0, r9, lsl r2
     ec8:	andeq	r0, r0, r9, lsl r2
     ecc:	andeq	r0, r0, r9, lsl r2
     ed0:	andeq	r0, r0, r9, lsl r2
     ed4:	andeq	r0, r0, r9, lsl r2
     ed8:	andeq	r0, r0, r9, lsl r2
     edc:	andeq	r0, r0, r9, lsl r2
     ee0:	andeq	r0, r0, r9, lsl r2
     ee4:	andeq	r0, r0, r9, lsl r2
     ee8:	andeq	r0, r0, r9, lsl r2
     eec:	andeq	r0, r0, r9, lsl r2
     ef0:	andeq	r0, r0, r9, lsl r2
     ef4:	andeq	r0, r0, r9, lsl r2
     ef8:	andeq	r0, r0, r9, lsl r2
     efc:	andeq	r0, r0, r9, lsl r2
     f00:	andeq	r0, r0, r9, lsl r2
     f04:	andeq	r0, r0, r9, lsl r2
     f08:	andeq	r0, r0, r9, lsl r2
     f0c:	andeq	r0, r0, r9, lsl r2
     f10:	andeq	r0, r0, r9, lsl r2
     f14:	andeq	r0, r0, r9, lsl r2
     f18:	andeq	r0, r0, r9, lsl r2
     f1c:	andeq	r0, r0, r9, lsl r2
     f20:	andeq	r0, r0, r9, lsl r2
     f24:	andeq	r0, r0, r9, lsl r2
     f28:	andeq	r0, r0, r9, lsl r2
     f2c:	andeq	r0, r0, r9, lsl r2
     f30:	andeq	r0, r0, r9, lsl r2
     f34:	andeq	r0, r0, r9, lsl r2
     f38:	andeq	r0, r0, r9, lsl r2
     f3c:	andeq	r0, r0, r9, lsl r2
     f40:	andeq	r0, r0, r9, lsl r2
     f44:	andeq	r0, r0, r9, lsl r2
     f48:	andeq	r0, r0, r9, lsl r2
     f4c:	andeq	r0, r0, r9, lsl r2
     f50:	andeq	r0, r0, r9, lsl r2
     f54:	andeq	r0, r0, r9, lsl r2
     f58:	andeq	r0, r0, r9, lsl r2
     f5c:	andeq	r0, r0, r9, lsl r2
     f60:	andeq	r0, r0, r9, lsl r2
     f64:	andeq	r0, r0, r9, lsl r2
     f68:	andeq	r0, r0, r3, lsr #5
     f6c:	andeq	r0, r0, r9, lsl r2
     f70:	andeq	r0, r0, r9, lsl r2
     f74:	andeq	r0, r0, r9, lsl r2
     f78:	andeq	r0, r0, r9, lsl r2
     f7c:	andeq	r0, r0, r9, lsl r2
     f80:	andeq	r0, r0, r9, lsl r2
     f84:	andeq	r0, r0, r9, lsl r2
     f88:	andeq	r0, r0, r9, lsl r2
     f8c:	andeq	r0, r0, r9, lsl r2
     f90:	andeq	r0, r0, r9, lsl r2
     f94:	andeq	r0, r0, r9, lsl r2
     f98:	andeq	r0, r0, r9, lsl r2
     f9c:	andeq	r0, r0, r9, lsl r2
     fa0:	andeq	r0, r0, r9, lsl r2
     fa4:	andeq	r0, r0, r9, lsl r2
     fa8:	andeq	r0, r0, r9, lsl r2
     fac:	andeq	r0, r0, r9, lsl r2
     fb0:	andeq	r0, r0, r9, lsl r2
     fb4:	ldrdeq	r0, [r0], -r9
     fb8:	andeq	r0, r0, r9, lsl r2
     fbc:	andeq	r0, r0, pc, asr #5
     fc0:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     fc4:	andeq	r0, r0, r9, lsl r2
     fc8:	andeq	r0, r0, r9, lsl r2
     fcc:	andeq	r0, r0, r9, lsl r2
     fd0:	andeq	r0, r0, r9, lsl r2
     fd4:	andeq	r0, r0, r9, lsl r2
     fd8:	muleq	r0, r9, r2
     fdc:	andeq	r0, r0, r9, lsl r2
     fe0:	andeq	r0, r0, fp, asr r3
     fe4:	andeq	r0, r0, r9, lsl r2
     fe8:	andeq	r0, r0, pc, lsl #6
     fec:	andeq	r0, r0, r9, lsl r2
     ff0:	andeq	r0, r0, r9, lsl r2
     ff4:			; <UNDEFINED> instruction: 0xffffffd9
     ff8:	andeq	r0, r0, r9, lsl r2
     ffc:	andeq	r0, r0, r9, lsl r2
    1000:	andeq	r0, r0, r9, lsl r2
    1004:	andeq	r0, r0, r9, lsl r2
    1008:	andeq	r0, r0, r9, lsl r2
    100c:	andeq	r0, r0, r9, lsl r2
    1010:	andeq	r0, r0, r1, lsl #6
    1014:	andeq	r0, r0, r9, lsl r2
    1018:	andeq	r0, r0, r9, lsl r2
    101c:	andeq	r0, r0, r9, lsl r2
    1020:	andeq	r0, r0, r9, lsl r2
    1024:	andeq	r0, r0, r9, lsl r2
    1028:	andeq	r0, r0, r9, lsl r2
    102c:	andeq	r0, r0, r9, lsl r2
    1030:	strdeq	r0, [r0], -r3
    1034:	andeq	r0, r0, r9, ror #3
    1038:	andeq	r0, r0, r3, ror #8
    103c:	andeq	r0, r0, pc, ror #3
    1040:	andeq	r0, r0, r7, asr #7
    1044:	andeq	r0, r0, r9, lsl r2
    1048:			; <UNDEFINED> instruction: 0x000003bd
    104c:			; <UNDEFINED> instruction: 0x000003b3
    1050:	andeq	r0, r0, r9, lsl r2
    1054:	andeq	r0, r0, r9, lsr #7
    1058:	andeq	r0, r0, r3, lsr #7
    105c:	muleq	r0, r5, r3
    1060:	andeq	r0, r0, r7, lsl #7
    1064:	andeq	r0, r0, r9, lsl r2
    1068:	andeq	r0, r0, sp, ror r3
    106c:	andeq	r0, r0, r9, lsl r2
    1070:	andeq	r0, r0, r3, ror r3
    1074:	andeq	r0, r0, r9, ror #6
    1078:	andeq	r0, r0, r9, lsl r2
    107c:	andeq	r0, r0, r9, lsl r2
    1080:	andeq	r0, r0, r5, lsr r2
    1084:	andeq	r0, r0, r9, lsl r2
    1088:	andeq	r0, r0, r9, lsl r2
    108c:	andeq	r0, r0, r9, lsl r2
    1090:	andeq	r0, r0, fp, lsr #4
    1094:	beq	7d1d8 <abort@plt+0x7c400>
    1098:			; <UNDEFINED> instruction: 0xf8dfe6f4
    109c:	strcs	r3, [r0], -r8, lsl #15
    10a0:			; <UNDEFINED> instruction: 0xf8df9a07
    10a4:	ldmpl	r3, {r2, r7, r8, r9, sl, ip, sp, lr}^
    10a8:			; <UNDEFINED> instruction: 0xf8d3447f
    10ac:			; <UNDEFINED> instruction: 0xf8578000
    10b0:			; <UNDEFINED> instruction: 0x46410036
    10b4:	ldc	7, cr15, [ip, #1020]	; 0x3fc
    10b8:			; <UNDEFINED> instruction: 0xf0002800
    10bc:			; <UNDEFINED> instruction: 0x36018199
    10c0:	mvnsle	r2, ip, lsl #28
    10c4:	movwcc	r9, #6923	; 0x1b0b
    10c8:	ldrb	r9, [fp], fp, lsl #6
    10cc:			; <UNDEFINED> instruction: 0xf4439b03
    10d0:	movwls	r6, #13056	; 0x3300
    10d4:	blls	fac34 <abort@plt+0xf9e5c>
    10d8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    10dc:	ldrb	r9, [r1], r3, lsl #6
    10e0:	blcs	27d0c <abort@plt+0x26f34>
    10e4:	bichi	pc, r4, r0
    10e8:			; <UNDEFINED> instruction: 0x0740f8df
    10ec:	sfmls	f2, 4, [r7], {-0}
    10f0:			; <UNDEFINED> instruction: 0xf8df2101
    10f4:	andls	r3, sl, #60, 14	; 0xf00000
    10f8:			; <UNDEFINED> instruction: 0xf8df447b
    10fc:	stmdapl	r4!, {r3, r4, r5, r8, r9, sl, sp}
    1100:	ldrbtmi	r6, [sl], #-2139	; 0xfffff7a5
    1104:			; <UNDEFINED> instruction: 0xf8df9200
    1108:	stmdavs	r0!, {r4, r5, r8, r9, sl, sp}
    110c:			; <UNDEFINED> instruction: 0xf7ff447a
    1110:			; <UNDEFINED> instruction: 0xf8dfee1e
    1114:	blls	24adbc <abort@plt+0x249fe4>
    1118:	stmdavs	r0!, {r0, r8, sp}
    111c:			; <UNDEFINED> instruction: 0xf7ff447a
    1120:			; <UNDEFINED> instruction: 0xf8dfee16
    1124:			; <UNDEFINED> instruction: 0xf8df271c
    1128:	ldrbtmi	r3, [sl], #-1752	; 0xfffff928
    112c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1130:	subsmi	r9, sl, r3, lsl fp
    1134:	msrhi	SPSR_, #64	; 0x40
    1138:	andslt	r9, r5, sl, lsl #16
    113c:	blhi	bc438 <abort@plt+0xbb660>
    1140:	svchi	0x00f0e8bd
    1144:			; <UNDEFINED> instruction: 0xf0439b03
    1148:	movwls	r0, #13058	; 0x3302
    114c:			; <UNDEFINED> instruction: 0xf8dfe69a
    1150:	ldrbtmi	r2, [sl], #-1780	; 0xfffff90c
    1154:	movwcc	r6, #6291	; 0x1893
    1158:			; <UNDEFINED> instruction: 0xe6936093
    115c:			; <UNDEFINED> instruction: 0xf4439b03
    1160:	movwls	r6, #13184	; 0x3380
    1164:	blls	faba4 <abort@plt+0xf9dcc>
    1168:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    116c:	str	r9, [r9], r3, lsl #6
    1170:			; <UNDEFINED> instruction: 0xf0439b03
    1174:	movwls	r7, #13184	; 0x3380
    1178:	blls	fab90 <abort@plt+0xf9db8>
    117c:	movwvc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    1180:	ldrbt	r9, [pc], -r3, lsl #6
    1184:	beq	bd2c8 <abort@plt+0xbc4f0>
    1188:			; <UNDEFINED> instruction: 0xf8dfe67c
    118c:	stmdbls	r7, {r3, r4, r7, r9, sl, ip, sp}
    1190:	ssatcs	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    1194:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
    1198:	andsvs	r6, r3, fp, lsl r8
    119c:			; <UNDEFINED> instruction: 0xf8dfe672
    11a0:	ldrbtmi	r2, [sl], #-1708	; 0xfffff954
    11a4:	movwcc	r6, #6355	; 0x18d3
    11a8:			; <UNDEFINED> instruction: 0xe66b60d3
    11ac:			; <UNDEFINED> instruction: 0xf0439b03
    11b0:			; <UNDEFINED> instruction: 0xf0437300
    11b4:	movwls	r0, #13060	; 0x3304
    11b8:			; <UNDEFINED> instruction: 0xf8dfe664
    11bc:	teqcs	sp, r8, ror #12
    11c0:	ldmpl	r3, {r0, r1, r2, r9, fp, ip, pc}^
    11c4:			; <UNDEFINED> instruction: 0x4638681f
    11c8:	stc	7, cr15, [r8, #1020]!	; 0x3fc
    11cc:	blne	ff0ad854 <abort@plt+0xff0aca7c>
    11d0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    11d4:	blls	3a5218 <abort@plt+0x3a4440>
    11d8:	strne	lr, [r8], -pc, asr #20
    11dc:	andls	r4, r5, #56, 12	; 0x3800000
    11e0:			; <UNDEFINED> instruction: 0xf7ff5999
    11e4:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    11e8:	addshi	pc, r6, r0
    11ec:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    11f0:			; <UNDEFINED> instruction: 0xf1b89a05
    11f4:	mvnle	r0, r7, lsl #30
    11f8:			; <UNDEFINED> instruction: 0x1654f8df
    11fc:	andcs	r4, r1, sl, lsr r6
    1200:			; <UNDEFINED> instruction: 0xf0004479
    1204:			; <UNDEFINED> instruction: 0xf8dffe69
    1208:	ldrbtmi	r2, [sl], #-1612	; 0xfffff9b4
    120c:	movwcc	r6, #6419	; 0x1913
    1210:			; <UNDEFINED> instruction: 0xe6376113
    1214:			; <UNDEFINED> instruction: 0xf0439b03
    1218:	movwls	r0, #13064	; 0x3308
    121c:	blls	faaec <abort@plt+0xf9d14>
    1220:	orrvc	pc, r0, #1124073472	; 0x43000000
    1224:	strt	r9, [sp], -r3, lsl #6
    1228:			; <UNDEFINED> instruction: 0xf0439b03
    122c:	movwls	r0, #13184	; 0x3380
    1230:			; <UNDEFINED> instruction: 0xf8dfe628
    1234:	ldrbtmi	r2, [sl], #-1572	; 0xfffff9dc
    1238:	movwcc	r6, #6483	; 0x1953
    123c:			; <UNDEFINED> instruction: 0xe6216153
    1240:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1244:	ldmpl	r3, {r0, r1, r2, r9, fp, ip, pc}^
    1248:	movwls	r6, #38939	; 0x981b
    124c:			; <UNDEFINED> instruction: 0xf04fe61a
    1250:	ldr	r0, [r7], -r3, lsl #20
    1254:			; <UNDEFINED> instruction: 0xf0439b03
    1258:	movwls	r0, #13088	; 0x3320
    125c:	blls	faaac <abort@plt+0xf9cd4>
    1260:	orrvs	pc, r2, #1124073472	; 0x43000000
    1264:	str	r9, [sp], -r3, lsl #6
    1268:			; <UNDEFINED> instruction: 0xf0239b03
    126c:	movwls	r0, #13058	; 0x3302
    1270:			; <UNDEFINED> instruction: 0xf1bae608
    1274:			; <UNDEFINED> instruction: 0xf0400f00
    1278:	blls	1a1d14 <abort@plt+0x1a0f3c>
    127c:			; <UNDEFINED> instruction: 0xf0002b00
    1280:	stmdals	r6, {r2, r3, r5, r6, r7, pc}
    1284:			; <UNDEFINED> instruction: 0xf0002700
    1288:			; <UNDEFINED> instruction: 0xf8dffe01
    128c:	bls	1ce8f4 <abort@plt+0x1cdb1c>
    1290:	strbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    1294:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    1298:	ldrvc	lr, [r1, -sp, asr #19]
    129c:			; <UNDEFINED> instruction: 0x4631681e
    12a0:	stc	7, cr15, [r6], #1020	; 0x3fc
    12a4:			; <UNDEFINED> instruction: 0xf0402800
    12a8:			; <UNDEFINED> instruction: 0xf8df80aa
    12ac:			; <UNDEFINED> instruction: 0x210135b4
    12b0:	vmla.f32	s18, s16, s14
    12b4:	svcge	0x00121a10
    12b8:	ldmpl	r3, {r0, r4, r9, sl, fp, sp, pc}^
    12bc:	ldrdhi	pc, [r0], -r3
    12c0:	movwls	r2, #21248	; 0x5300
    12c4:	andcs	r4, sl, #70254592	; 0x4300000
    12c8:			; <UNDEFINED> instruction: 0x46304639
    12cc:	stc	7, cr15, [sl], {255}	; 0xff
    12d0:	stcle	8, cr2, [sp, #-0]
    12d4:	stmdacc	r1, {r0, r4, r8, fp, ip, pc}
    12d8:	bcs	298308 <abort@plt+0x297530>
    12dc:	bcs	43cb44 <abort@plt+0x43bd6c>
    12e0:	movwcs	fp, #3844	; 0xf04
    12e4:	stmdals	r6, {r0, r1, r3, sl, ip, lr}
    12e8:	ldmdbls	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
    12ec:	stc2l	0, cr15, [ip]
    12f0:	ldmdbvs	sl, {r3, r8, r9, fp, ip, pc}^
    12f4:	movwmi	r9, #15109	; 0x3b05
    12f8:	bcs	25f14 <abort@plt+0x2513c>
    12fc:	bls	1f568c <abort@plt+0x1f48b4>
    1300:	strcc	pc, [r8, #-2271]!	; 0xfffff721
    1304:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    1308:	stc	7, cr15, [sl], {255}	; 0xff
    130c:	blls	fb27c <abort@plt+0xfa4a4>
    1310:	movteq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    1314:	ldr	r9, [r5, #771]!	; 0x303
    1318:	strmi	r9, [r1], -pc, lsl #22
    131c:	lfmne	f2, 2, [r8], {10}
    1320:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
    1324:	ldrmi	r9, [lr], #-2828	; 0xfffff4f4
    1328:	stmib	r6, {r0, r8, r9, sp}^
    132c:	str	r0, [r9, #771]!	; 0x303
    1330:			; <UNDEFINED> instruction: 0xf7ff9811
    1334:	strbmi	lr, [r0], -r8, lsl #25
    1338:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
    133c:	bls	167f6c <abort@plt+0x167194>
    1340:	movwls	r4, #41747	; 0xa313
    1344:	movwcc	r9, #6925	; 0x1b0d
    1348:	ldr	r9, [fp, #781]	; 0x30d
    134c:	blcs	27f80 <abort@plt+0x271a8>
    1350:	eorshi	pc, r8, #64	; 0x40
    1354:	blcs	27f84 <abort@plt+0x271ac>
    1358:	mcrge	4, 7, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    135c:	stcl	7, cr15, [r0], {255}	; 0xff
    1360:	ldrcs	pc, [sl], -r0, asr #4
    1364:			; <UNDEFINED> instruction: 0xd00842b0
    1368:	ldc	7, cr15, [sl], #1020	; 0x3fc
    136c:			; <UNDEFINED> instruction: 0x46024631
    1370:	ldrbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1374:			; <UNDEFINED> instruction: 0xf0004478
    1378:			; <UNDEFINED> instruction: 0xf10afe65
    137c:	blcs	8e380 <abort@plt+0x8d5a8>
    1380:	blls	1b7978 <abort@plt+0x1b6ba0>
    1384:			; <UNDEFINED> instruction: 0xf0002b00
    1388:	stmdals	r6, {r0, r1, r2, r3, r4, r9, pc}
    138c:	ldc2l	0, cr15, [lr, #-0]
    1390:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1394:	ldmpl	r7, {r0, r1, r2, r9, fp, ip, pc}^
    1398:	adcmi	r6, lr, #4063232	; 0x3e0000
    139c:	andhi	pc, lr, #0
    13a0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    13a4:			; <UNDEFINED> instruction: 0xf854e007
    13a8:	strcc	r0, [r1], -r6, lsr #32
    13ac:	mcrr2	0, 0, pc, r6, cr0	; <UNPREDICTABLE>
    13b0:	svclt	0x00384580
    13b4:	adcsmi	r4, r5, #128, 12	; 0x8000000
    13b8:			; <UNDEFINED> instruction: 0xf8dfd8f5
    13bc:	ldrbtmi	r3, [fp], #-1200	; 0xfffffb50
    13c0:	bcs	9b730 <abort@plt+0x9a958>
    13c4:	mvnhi	pc, r0
    13c8:	and	r9, r9, sl, lsl #28
    13cc:	eorne	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    13d0:	stmdals	r6, {r1, r6, r9, sl, lr}
    13d4:	ldc2l	0, cr15, [r8], #-0
    13d8:	movwcc	r6, #6203	; 0x183b
    13dc:	movwmi	r6, #24635	; 0x603b
    13e0:	adcmi	r6, fp, #3866624	; 0x3b0000
    13e4:			; <UNDEFINED> instruction: 0x960adbf2
    13e8:			; <UNDEFINED> instruction: 0xf7ff9806
    13ec:	ldr	lr, [r8], sl, lsr #25
    13f0:	strbeq	lr, [r6], r7, lsl #22
    13f4:	ldmdavs	r3!, {r0, r1, r9, fp, ip, pc}^
    13f8:	andls	r4, r3, #1744830464	; 0x68000000
    13fc:			; <UNDEFINED> instruction: 0xf8dfe542
    1400:			; <UNDEFINED> instruction: 0x46301470
    1404:			; <UNDEFINED> instruction: 0xf7ff4479
    1408:	pkhtbmi	lr, r0, r4, asr #25
    140c:			; <UNDEFINED> instruction: 0xf0002800
    1410:	ldrtmi	r8, [fp], -r4, ror #3
    1414:	andsge	pc, r4, sp, asr #17
    1418:	mrcge	15, 0, sl, cr1, cr2, {0}
    141c:	mul	ip, sl, r6
    1420:	blcc	6746c <abort@plt+0x66694>
    1424:	bcs	298734 <abort@plt+0x29795c>
    1428:	andcs	fp, r0, #2, 30
    142c:	ldmdals	r1, {r1, r6, r7, sl, ip, lr}
    1430:	stc2	0, cr15, [r4], {-0}
    1434:	svclt	0x00b84582
    1438:	strbmi	r4, [r3], -r2, lsl #13
    143c:	ldrtmi	r2, [r9], -sl, lsl #4
    1440:			; <UNDEFINED> instruction: 0xf7ff4630
    1444:			; <UNDEFINED> instruction: 0x1e03ebd0
    1448:	strbmi	sp, [r0], -sl, ror #25
    144c:	bge	43cc74 <abort@plt+0x43be9c>
    1450:			; <UNDEFINED> instruction: 0xa014f8dd
    1454:	stc	7, cr15, [lr], {255}	; 0xff
    1458:	stmdbls	r3, {r1, r4, r5, r8, r9, sl, sp, lr, pc}
    145c:			; <UNDEFINED> instruction: 0xf0009809
    1460:	andls	pc, r6, r3, asr #27
    1464:			; <UNDEFINED> instruction: 0xf47f2800
    1468:	movwcs	sl, #7948	; 0x1f0c
    146c:	ldrb	r9, [r8], -sl, lsl #6
    1470:			; <UNDEFINED> instruction: 0x46184651
    1474:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1478:	ldrt	r9, [r5], -r9
    147c:			; <UNDEFINED> instruction: 0xf0439b03
    1480:			; <UNDEFINED> instruction: 0xf7ff0040
    1484:	andls	lr, r6, r6, ror ip
    1488:			; <UNDEFINED> instruction: 0xf0002800
    148c:			; <UNDEFINED> instruction: 0xf1ba81ae
    1490:	stmdbls	r9, {r1, r8, r9, sl, fp}
    1494:	orrhi	pc, pc, r0
    1498:	svceq	0x0003f1ba
    149c:	orrhi	pc, r8, r0, asr #32
    14a0:	bl	fe6bf4a4 <abort@plt+0xfe6be6cc>
    14a4:	orrsle	r3, pc, r1
    14a8:	movwcs	r9, #6150	; 0x1806
    14ac:			; <UNDEFINED> instruction: 0xf7ff930a
    14b0:	strmi	lr, [r1], -lr, ror #23
    14b4:	ldrbtmi	r4, [r8], #-2287	; 0xfffff711
    14b8:	stc2l	0, cr15, [r4]
    14bc:	blmi	ff6fb314 <abort@plt+0xff6fa53c>
    14c0:	sfmls	f2, 4, [r7], {60}	; 0x3c
    14c4:	stmiami	ip!, {r0, r8, sp}^
    14c8:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
    14cc:			; <UNDEFINED> instruction: 0xf7ff6823
    14d0:	stmiami	sl!, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    14d4:	andcs	r6, ip, #2293760	; 0x230000
    14d8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    14dc:	bl	ff43f4e0 <abort@plt+0xff43e708>
    14e0:	smlattcs	r0, r7, r8, r4
    14e4:			; <UNDEFINED> instruction: 0xf0004478
    14e8:	bmi	ff9c001c <abort@plt+0xff9bf244>
    14ec:	tstcs	r1, r6, ror r3
    14f0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    14f4:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    14f8:	smlattcs	r0, r3, r8, r4
    14fc:			; <UNDEFINED> instruction: 0xf0004478
    1500:	bmi	ff8c0004 <abort@plt+0xff8bf22c>
    1504:	tstcs	r1, sp, ror #6
    1508:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    150c:	ldc	7, cr15, [lr], {255}	; 0xff
    1510:	ldrdcs	r4, [r0, -pc]
    1514:			; <UNDEFINED> instruction: 0xf0004478
    1518:	bmi	ff7bffec <abort@plt+0xff7bf214>
    151c:	tstcs	r1, sl, ror r3
    1520:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1524:	ldc	7, cr15, [r2], {255}	; 0xff
    1528:	ldrdcs	r4, [r0, -fp]
    152c:			; <UNDEFINED> instruction: 0xf0004478
    1530:	bmi	ff6bffd4 <abort@plt+0xff6bf1fc>
    1534:	tstcs	r1, sl, asr r3
    1538:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    153c:	stc	7, cr15, [r6], {255}	; 0xff
    1540:	ldrdcs	r4, [r0, -r7]
    1544:			; <UNDEFINED> instruction: 0xf0004478
    1548:	bmi	ff5bffbc <abort@plt+0xff5bf1e4>
    154c:	tstcs	r1, r2, ror #6
    1550:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1554:	bl	ffebf558 <abort@plt+0xffebe780>
    1558:	ldrdcs	r4, [r0, -r3]
    155c:			; <UNDEFINED> instruction: 0xf0004478
    1560:	bmi	ff4bffa4 <abort@plt+0xff4bf1cc>
    1564:	tstcs	r1, r3, ror #6
    1568:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    156c:	bl	ffbbf570 <abort@plt+0xffbbe798>
    1570:	smlabtcs	r0, pc, r8, r4	; <UNPREDICTABLE>
    1574:			; <UNDEFINED> instruction: 0xf0004478
    1578:	bmi	ff3bff8c <abort@plt+0xff3bf1b4>
    157c:	tstcs	r1, r5, ror #6
    1580:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1584:	bl	ff8bf588 <abort@plt+0xff8be7b0>
    1588:	smlabtcs	r0, fp, r8, r4
    158c:			; <UNDEFINED> instruction: 0xf0004478
    1590:	bmi	ff2bff74 <abort@plt+0xff2bf19c>
    1594:	tstcs	r1, r6, ror #6
    1598:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    159c:	bl	ff5bf5a0 <abort@plt+0xff5be7c8>
    15a0:	smlabtcs	r0, r7, r8, r4
    15a4:			; <UNDEFINED> instruction: 0xf0004478
    15a8:	bmi	ff1bff5c <abort@plt+0xff1bf184>
    15ac:	tstcs	r1, r6, asr #6
    15b0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    15b4:	bl	ff2bf5b8 <abort@plt+0xff2be7e0>
    15b8:	smlabtcs	r0, r3, r8, r4
    15bc:			; <UNDEFINED> instruction: 0xf0004478
    15c0:	bmi	ff0bff44 <abort@plt+0xff0bf16c>
    15c4:	tstcs	r1, r9, ror #6
    15c8:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    15cc:	bl	fefbf5d0 <abort@plt+0xfefbe7f8>
    15d0:			; <UNDEFINED> instruction: 0x210048bf
    15d4:			; <UNDEFINED> instruction: 0xf0004478
    15d8:	ldmmi	lr!, {r0, r1, r4, r6, r9, fp, ip, sp, lr, pc}
    15dc:	andcs	r6, sp, #2293760	; 0x230000
    15e0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    15e4:	bl	133f5e8 <abort@plt+0x133e810>
    15e8:			; <UNDEFINED> instruction: 0x210048bb
    15ec:			; <UNDEFINED> instruction: 0xf0004478
    15f0:	ldmmi	sl!, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
    15f4:	andscs	r6, r1, #2293760	; 0x230000
    15f8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    15fc:	bl	103f600 <abort@plt+0x103e828>
    1600:			; <UNDEFINED> instruction: 0x210048b7
    1604:			; <UNDEFINED> instruction: 0xf0004478
    1608:	ldmmi	r6!, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    160c:	andscs	r6, r1, #2293760	; 0x230000
    1610:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1614:	bl	d3f618 <abort@plt+0xd3e840>
    1618:			; <UNDEFINED> instruction: 0x210048b3
    161c:			; <UNDEFINED> instruction: 0xf0004478
    1620:	ldmmi	r2!, {r0, r1, r2, r3, r5, r9, fp, ip, sp, lr, pc}
    1624:	andscs	r6, r5, #2293760	; 0x230000
    1628:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    162c:	bl	a3f630 <abort@plt+0xa3e858>
    1630:	smlatbcs	r0, pc, r8, r4	; <UNPREDICTABLE>
    1634:			; <UNDEFINED> instruction: 0xf0004478
    1638:	bmi	febbfecc <abort@plt+0xfebbf0f4>
    163c:	tstcs	r1, fp, ror #6
    1640:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1644:	bl	fe0bf648 <abort@plt+0xfe0be870>
    1648:	smlatbcs	r0, fp, r8, r4
    164c:			; <UNDEFINED> instruction: 0xf0004478
    1650:	bmi	feabfeb4 <abort@plt+0xfeabf0dc>
    1654:	tstcs	r1, ip, ror #6
    1658:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    165c:	bl	1dbf660 <abort@plt+0x1dbe888>
    1660:	smlatbcs	r0, r7, r8, r4
    1664:			; <UNDEFINED> instruction: 0xf0004478
    1668:	bmi	fe9bfe9c <abort@plt+0xfe9bf0c4>
    166c:	tstcs	r1, ip, asr #6
    1670:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1674:	bl	1abf678 <abort@plt+0x1abe8a0>
    1678:	smlatbcs	r1, r3, r8, r4
    167c:			; <UNDEFINED> instruction: 0xf0004478
    1680:	bmi	fe8bfe84 <abort@plt+0xfe8bf0ac>
    1684:	tstcs	r1, r8, ror #6
    1688:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    168c:	bl	17bf690 <abort@plt+0x17be8b8>
    1690:			; <UNDEFINED> instruction: 0x2102489f
    1694:			; <UNDEFINED> instruction: 0xf0004478
    1698:	bmi	fe7bfe6c <abort@plt+0xfe7bf094>
    169c:	tstcs	r1, lr, ror #6
    16a0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    16a4:	bl	14bf6a8 <abort@plt+0x14be8d0>
    16a8:			; <UNDEFINED> instruction: 0x2100489b
    16ac:			; <UNDEFINED> instruction: 0xf0004478
    16b0:	bmi	fe6bfe54 <abort@plt+0xfe6bf07c>
    16b4:	tstcs	r1, lr, asr #6
    16b8:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    16bc:	bl	11bf6c0 <abort@plt+0x11be8e8>
    16c0:			; <UNDEFINED> instruction: 0x21004897
    16c4:			; <UNDEFINED> instruction: 0xf0004478
    16c8:	bmi	fe5bfe3c <abort@plt+0xfe5bf064>
    16cc:	tstcs	r1, r0, lsr r3
    16d0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    16d4:	bl	ebf6d8 <abort@plt+0xebe900>
    16d8:			; <UNDEFINED> instruction: 0x21004893
    16dc:			; <UNDEFINED> instruction: 0xf0004478
    16e0:	bmi	fe4bfe24 <abort@plt+0xfe4bf04c>
    16e4:	tstcs	r1, r0, ror r3
    16e8:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    16ec:	bl	bbf6f0 <abort@plt+0xbbe918>
    16f0:	smlabbcs	r0, pc, r8, r4	; <UNPREDICTABLE>
    16f4:			; <UNDEFINED> instruction: 0xf0004478
    16f8:	bmi	fe3bfe0c <abort@plt+0xfe3bf034>
    16fc:	tstcs	r1, r0, asr r3
    1700:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1704:	bl	8bf708 <abort@plt+0x8be930>
    1708:	smlabbcs	r0, fp, r8, r4
    170c:			; <UNDEFINED> instruction: 0xf0004478
    1710:	bmi	fe2bfdf4 <abort@plt+0xfe2bf01c>
    1714:	tstcs	r1, r2, ror r3
    1718:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    171c:	bl	5bf720 <abort@plt+0x5be948>
    1720:	smlabbcs	r0, r7, r8, r4
    1724:			; <UNDEFINED> instruction: 0xf0004478
    1728:	bmi	fe1bfddc <abort@plt+0xfe1bf004>
    172c:	tstcs	r1, r3, ror r3
    1730:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1734:	bl	2bf738 <abort@plt+0x2be960>
    1738:	smlabbcs	r0, r3, r8, r4
    173c:			; <UNDEFINED> instruction: 0xf0004478
    1740:	bmi	fe0bfdc4 <abort@plt+0xfe0befec>
    1744:	tstcs	r1, r3, asr r3
    1748:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    174c:	b	fffbf750 <abort@plt+0xfffbe978>
    1750:	tstcs	r0, pc, ror r8
    1754:			; <UNDEFINED> instruction: 0xf0004478
    1758:	bmi	1fbfdac <abort@plt+0x1fbefd4>
    175c:	tstcs	r1, r3, asr #6
    1760:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1764:	b	ffcbf768 <abort@plt+0xffcbe990>
    1768:	tstcs	r0, fp, ror r8
    176c:			; <UNDEFINED> instruction: 0xf0004478
    1770:	bmi	1ebfd94 <abort@plt+0x1ebefbc>
    1774:	tstcs	r1, r4, ror #6
    1778:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    177c:	b	ff9bf780 <abort@plt+0xff9be9a8>
    1780:	tstcs	r0, r7, ror r8
    1784:			; <UNDEFINED> instruction: 0xf0004478
    1788:	ldmdami	r6!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
    178c:	eorcs	r6, r9, #2293760	; 0x230000
    1790:	tstcs	r1, r8, ror r4
    1794:	b	1d3f798 <abort@plt+0x1d3e9c0>
    1798:			; <UNDEFINED> instruction: 0xf7ff2000
    179c:	ldmdavs	r9!, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
    17a0:	cdpls	14, 0, cr1, cr10, cr10, {3}
    17a4:	svclt	0x00cc428a
    17a8:	andcs	r2, r1, #0, 4
    17ac:			; <UNDEFINED> instruction: 0xe61760da
    17b0:	b	fea3f7b4 <abort@plt+0xfea3e9dc>
    17b4:			; <UNDEFINED> instruction: 0xf7ffe676
    17b8:	ldrbt	lr, [r3], -lr, lsr #20
    17bc:	blcs	283f8 <abort@plt+0x27620>
    17c0:	mrcge	4, 0, APSR_nzcv, cr2, cr15, {3}
    17c4:	blx	7bd7cc <abort@plt+0x7bc9f4>
    17c8:	stmdals	r9, {r0, r1, r8, fp, ip, pc}
    17cc:	stc2	0, cr15, [ip], {-0}
    17d0:	stmdacs	r0, {r1, r2, ip, pc}
    17d4:	cfldrdge	mvd15, [r9, #508]	; 0x1fc
    17d8:	stmdami	r3!, {r0, r1, r2, r6, r9, sl, sp, lr, pc}^
    17dc:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    17e0:	blx	fec3d7ea <abort@plt+0xfec3ca12>
    17e4:	movwls	r2, #21249	; 0x5301
    17e8:	stmdami	r0!, {r3, r5, r7, r8, sl, sp, lr, pc}^
    17ec:	movwls	r2, #41729	; 0xa301
    17f0:			; <UNDEFINED> instruction: 0xf0004478
    17f4:	ldr	pc, [r4], #2983	; 0xba7
    17f8:	b	dbf7fc <abort@plt+0xdbea24>
    17fc:	andeq	r3, r1, r2, lsl r1
    1800:	andeq	r0, r0, r8, asr #1
    1804:	andeq	r1, r0, r8, lsl #10
    1808:	strdeq	r3, [r1], -r0
    180c:	andeq	r3, r1, sl, asr #4
    1810:	andeq	r1, r0, r8, lsl #9
    1814:	andeq	r3, r1, r8, asr #3
    1818:	andeq	r2, r1, r2, ror sp
    181c:	andeq	r2, r0, r0, lsl r0
    1820:	andeq	r3, r1, ip, lsl #4
    1824:	andeq	r0, r0, ip, ror #1
    1828:	andeq	r2, r1, ip, lsl fp
    182c:	andeq	r0, r0, r0, ror #1
    1830:	andeq	r2, r1, r4, lsl #31
    1834:	andeq	r1, r0, lr, asr #26
    1838:	andeq	r1, r0, ip, lsr sp
    183c:	andeq	r1, r0, ip, lsr sp
    1840:	andeq	r2, r1, r2, ror #27
    1844:	andeq	r2, r1, sl, lsr #30
    1848:	andeq	r2, r1, lr, ror #28
    184c:	ldrdeq	r2, [r1], -sl
    1850:	andeq	r1, r0, r4, lsr ip
    1854:	andeq	r2, r1, r2, ror lr
    1858:	andeq	r2, r1, r6, asr #28
    185c:	andeq	r1, r0, r6, lsl #23
    1860:	ldrdeq	r0, [r0], -r8
    1864:	andeq	r1, r0, r8, lsl fp
    1868:	andeq	r0, r0, ip, asr #1
    186c:			; <UNDEFINED> instruction: 0x00012cbe
    1870:	andeq	r1, r0, r4, lsl ip
    1874:			; <UNDEFINED> instruction: 0x00000db6
    1878:	andeq	r0, r0, r6, lsl #28
    187c:	andeq	r0, r0, r6, lsr lr
    1880:	andeq	r0, r0, ip, lsr lr
    1884:	andeq	r0, r0, r0, ror #28
    1888:	andeq	r0, r0, r8, ror #28
    188c:	muleq	r0, r0, lr
    1890:	muleq	r0, r8, lr
    1894:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1898:	strdeq	r0, [r0], -r8
    189c:	andeq	r0, r0, ip, lsl pc
    18a0:	andeq	r0, r0, r0, lsr pc
    18a4:	andeq	r0, r0, r4, asr pc
    18a8:	andeq	r0, r0, r8, asr pc
    18ac:	andeq	r0, r0, r8, lsl #31
    18b0:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    18b4:	andeq	r1, r0, r4, asr #32
    18b8:	andeq	r1, r0, ip, asr #32
    18bc:	andeq	r1, r0, r0, ror #1
    18c0:	andeq	r1, r0, r8, ror #1
    18c4:	andeq	r1, r0, r4, lsl r1
    18c8:	andeq	r1, r0, ip, lsl r1
    18cc:	andeq	r1, r0, r4, asr #2
    18d0:	andeq	r1, r0, r8, asr #2
    18d4:	andeq	r1, r0, r6, lsr #3
    18d8:	andeq	r1, r0, ip, lsr #3
    18dc:	andeq	r1, r0, lr, asr #3
    18e0:	ldrdeq	r1, [r0], -r8
    18e4:	andeq	r1, r0, r6, lsl #4
    18e8:	andeq	r1, r0, r0, lsl r2
    18ec:	andeq	r1, r0, r6, lsr #4
    18f0:	andeq	r1, r0, r4, lsr r2
    18f4:	andeq	r1, r0, ip, asr #4
    18f8:	andeq	r1, r0, r4, asr r2
    18fc:	andeq	r1, r0, r4, ror r2
    1900:	andeq	r1, r0, r8, ror r2
    1904:	muleq	r0, r4, r2
    1908:	andeq	r1, r0, r0, lsr #5
    190c:	ldrdeq	r1, [r0], -r4
    1910:	andeq	r1, r0, r0, ror #5
    1914:	andeq	r1, r0, ip, lsl r3
    1918:	andeq	r1, r0, r4, lsr #6
    191c:	andeq	r1, r0, ip, lsr r3
    1920:	andeq	r1, r0, r0, asr #6
    1924:	andeq	r1, r0, r8, asr r3
    1928:	andeq	r1, r0, ip, asr r3
    192c:	andeq	r1, r0, r4, lsl #7
    1930:	muleq	r0, r0, r3
    1934:	andeq	r1, r0, ip, lsr #7
    1938:			; <UNDEFINED> instruction: 0x000013b4
    193c:	andeq	r1, r0, r4, asr r5
    1940:	andeq	r1, r0, r8, asr r5
    1944:	andeq	r1, r0, ip, lsl #11
    1948:	muleq	r0, r8, r5
    194c:	andeq	r1, r0, ip, ror #11
    1950:	strdeq	r1, [r0], -r4
    1954:	andeq	r1, r0, r4, lsl r6
    1958:	andeq	r1, r0, ip, lsl r6
    195c:	andeq	r1, r0, ip, lsr r6
    1960:	andeq	r1, r0, r0, asr #12
    1964:	andeq	r1, r0, r0, ror #12
    1968:	andeq	r1, r0, r2, asr #12
    196c:			; <UNDEFINED> instruction: 0x00000abc
    1970:	bleq	3dab4 <abort@plt+0x3ccdc>
    1974:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1978:	strbtmi	fp, [sl], -r2, lsl #24
    197c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1980:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1984:	ldrmi	sl, [sl], #776	; 0x308
    1988:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    198c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1990:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1994:			; <UNDEFINED> instruction: 0xf85a4b06
    1998:	stmdami	r6, {r0, r1, ip, sp}
    199c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    19a0:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19a4:	b	63f9a8 <abort@plt+0x63ebd0>
    19a8:	andeq	r2, r1, r8, ror #10
    19ac:	strheq	r0, [r0], -ip
    19b0:	ldrdeq	r0, [r0], -ip
    19b4:	andeq	r0, r0, r4, ror #1
    19b8:	ldr	r3, [pc, #20]	; 19d4 <abort@plt+0xbfc>
    19bc:	ldr	r2, [pc, #20]	; 19d8 <abort@plt+0xc00>
    19c0:	add	r3, pc, r3
    19c4:	ldr	r2, [r3, r2]
    19c8:	cmp	r2, #0
    19cc:	bxeq	lr
    19d0:	b	cd4 <__gmon_start__@plt>
    19d4:	andeq	r2, r1, r8, asr #10
    19d8:	ldrdeq	r0, [r0], -r4
    19dc:	blmi	1d39fc <abort@plt+0x1d2c24>
    19e0:	bmi	1d2bc8 <abort@plt+0x1d1df0>
    19e4:	addmi	r4, r3, #2063597568	; 0x7b000000
    19e8:	andle	r4, r3, sl, ror r4
    19ec:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    19f0:	ldrmi	fp, [r8, -r3, lsl #2]
    19f4:	svclt	0x00004770
    19f8:	muleq	r1, r8, r6
    19fc:	muleq	r1, r4, r6
    1a00:	andeq	r2, r1, r4, lsr #10
    1a04:	andeq	r0, r0, r4, asr #1
    1a08:	stmdbmi	r9, {r3, fp, lr}
    1a0c:	bmi	252bf4 <abort@plt+0x251e1c>
    1a10:	bne	252bfc <abort@plt+0x251e24>
    1a14:	svceq	0x00cb447a
    1a18:			; <UNDEFINED> instruction: 0x01a1eb03
    1a1c:	andle	r1, r3, r9, asr #32
    1a20:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1a24:	ldrmi	fp, [r8, -r3, lsl #2]
    1a28:	svclt	0x00004770
    1a2c:	andeq	r2, r1, ip, ror #12
    1a30:	andeq	r2, r1, r8, ror #12
    1a34:	strdeq	r2, [r1], -r8
    1a38:	andeq	r0, r0, r8, ror #1
    1a3c:	blmi	2aee64 <abort@plt+0x2ae08c>
    1a40:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1a44:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1a48:	blmi	26fffc <abort@plt+0x26f224>
    1a4c:	ldrdlt	r5, [r3, -r3]!
    1a50:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1a54:			; <UNDEFINED> instruction: 0xf7ff6818
    1a58:			; <UNDEFINED> instruction: 0xf7ffe8d2
    1a5c:	blmi	1c1960 <abort@plt+0x1c0b88>
    1a60:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1a64:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1a68:	andeq	r2, r1, r6, lsr r6
    1a6c:	andeq	r2, r1, r8, asr #9
    1a70:	andeq	r0, r0, r0, asr #1
    1a74:	andeq	r2, r1, lr, lsr #11
    1a78:	andeq	r2, r1, r6, lsl r6
    1a7c:	svclt	0x0000e7c4
    1a80:	svcmi	0x00f0e92d
    1a84:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    1a88:	strmi	r8, [r4], -r2, lsl #22
    1a8c:	vstrmi.16	s9, [pc, #-156]	; 19f8 <abort@plt+0xc20>	; <UNPREDICTABLE>
    1a90:	addlt	r4, r3, r9, ror r4
    1a94:			; <UNDEFINED> instruction: 0xf7ff447d
    1a98:	bmi	137bd08 <abort@plt+0x137af30>
    1a9c:	stmiapl	lr!, {r0, r1, r3, r5, r9, sl, lr}
    1aa0:	ldmdavs	r0!, {r0, r7, r9, sl, lr}
    1aa4:	svceq	0x0000f1b9
    1aa8:			; <UNDEFINED> instruction: 0xf109d068
    1aac:	ldrbmi	r3, [r4, #-2815]	; 0xfffff501
    1ab0:	ldrbmi	sp, [r3], -r6, lsl #4
    1ab4:	blcc	53524 <abort@plt+0x5274c>
    1ab8:	mulcs	r0, sl, r8
    1abc:	subsle	r2, r9, r0, lsr #20
    1ac0:	bl	fea543d8 <abort@plt+0xfea53600>
    1ac4:	strls	r0, [r0], #-772	; 0xfffffcfc
    1ac8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1acc:	ldrdhi	pc, [r8, -pc]
    1ad0:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ad4:	bmi	10947e0 <abort@plt+0x1093a08>
    1ad8:	strbmi	pc, [sp, ip, asr #12]	; <UNPREDICTABLE>
    1adc:			; <UNDEFINED> instruction: 0xf8df447b
    1ae0:	ldmdavs	r0!, {r2, r8, ip, sp, pc}
    1ae4:	mcr	4, 0, r4, cr8, cr8, {7}
    1ae8:	blmi	fd0330 <abort@plt+0xfcf558>
    1aec:			; <UNDEFINED> instruction: 0xf6cc447a
    1af0:	ldrbtmi	r4, [fp], #-1996	; 0xfffff834
    1af4:	strcs	r4, [r0], #-1275	; 0xfffffb05
    1af8:	andls	r2, r0, #1073741824	; 0x40000000
    1afc:	stmdane	r5!, {r1, r6, r9, sl, lr}^
    1b00:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b04:	blx	1d43f2 <abort@plt+0x1d361a>
    1b08:	ldmdavs	r0!, {r2, r8, r9, ip, sp, lr, pc}
    1b0c:	orrlt	r4, r4, sl, ror r4
    1b10:	svccc	0x0033f1b3
    1b14:	movwcs	fp, #3980	; 0xf8c
    1b18:	stccs	3, cr2, [fp], {1}
    1b1c:	movwcs	fp, #3848	; 0xf08
    1b20:	vstrcs.16	s22, [ip, #-150]	; 0xffffff6a	; <UNPREDICTABLE>
    1b24:	blmi	cb5b9c <abort@plt+0xcb4dc4>
    1b28:			; <UNDEFINED> instruction: 0xf852462c
    1b2c:	ldrbtmi	r2, [fp], #-53	; 0xffffffcb
    1b30:	strcs	lr, [r1, #-2018]	; 0xfffff81e
    1b34:	bl	fea7bb18 <abort@plt+0xfea7ad40>
    1b38:	cdp	3, 1, cr0, cr8, cr10, {0}
    1b3c:	blcc	4c384 <abort@plt+0x4b5ac>
    1b40:			; <UNDEFINED> instruction: 0xf8cd2101
    1b44:	strtmi	fp, [ip], -r0
    1b48:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b4c:	vstrcs	s8, [ip, #-164]	; 0xffffff5c
    1b50:	ldrbtmi	r4, [sl], #-1627	; 0xfffff9a5
    1b54:			; <UNDEFINED> instruction: 0xf852d003
    1b58:	ldmdavs	r0!, {r0, r2, r4, r5, sp}
    1b5c:	ldmdavs	r0!, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1b60:			; <UNDEFINED> instruction: 0xf1094601
    1b64:	andlt	r0, r3, r2
    1b68:	blhi	bce64 <abort@plt+0xbc08c>
    1b6c:	svcmi	0x00f0e8bd
    1b70:	stmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b74:			; <UNDEFINED> instruction: 0x469a429c
    1b78:			; <UNDEFINED> instruction: 0xe7a1d19c
    1b7c:	strtmi	r4, [r0], -r1, lsl #12
    1b80:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b84:	svccs	0x0001b1df
    1b88:	blmi	6f5fdc <abort@plt+0x6f5204>
    1b8c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1b90:	ldmdami	sl, {r0, r1, r4, r5, r8, ip, sp, pc}
    1b94:	ldmdavs	r3!, {r1, r3, r9, sp}
    1b98:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1b9c:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ba0:	andcs	r6, sl, r1, lsr r8
    1ba4:	ldc	0, cr11, [sp], #12
    1ba8:	pop	{r1, r8, r9, fp, pc}
    1bac:			; <UNDEFINED> instruction: 0xf7ff4ff0
    1bb0:	blmi	4eff7c <abort@plt+0x4ef1a4>
    1bb4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1bb8:	mvnsle	r2, r0, lsl #22
    1bbc:	andlt	lr, r3, r9, ror #15
    1bc0:	blhi	bcebc <abort@plt+0xbc0e4>
    1bc4:	svchi	0x00f0e8bd
    1bc8:	muleq	r0, ip, r6
    1bcc:	andeq	r2, r1, r8, ror r4
    1bd0:	andeq	r0, r0, r0, ror #1
    1bd4:	andeq	r0, r0, r2, ror r6
    1bd8:	andeq	r0, r0, r0, ror #12
    1bdc:	andeq	r0, r0, r0, ror r6
    1be0:	andeq	r0, r0, r8, lsr r6
    1be4:	andeq	r0, r0, r8, lsl r8
    1be8:	andeq	r0, r0, sl, lsl r8
    1bec:	strheq	r2, [r1], -r8
    1bf0:	strdeq	r0, [r0], -r2
    1bf4:	andeq	r2, r1, r2, ror r0
    1bf8:	strdeq	r2, [r1], -r0
    1bfc:	muleq	r0, r6, r5
    1c00:	andeq	r2, r1, r8, asr #9
    1c04:	tstcs	r1, r9, lsl #22
    1c08:	ldrlt	r4, [r0, #-2057]	; 0xfffff7f7
    1c0c:	cfstrsmi	mvf4, [r9], {123}	; 0x7b
    1c10:	addlt	r4, r2, r8, ror r4
    1c14:	ldmdbpl	ip, {r3, r9, fp, lr}
    1c18:	stmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1c1c:	stmib	sp, {r5, fp, sp, lr}^
    1c20:			; <UNDEFINED> instruction: 0xf7ff3300
    1c24:	mulcs	r1, r4, r8
    1c28:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c2c:	andeq	r2, r1, r0, lsl #6
    1c30:	andeq	r2, r1, ip, ror #8
    1c34:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c38:	andeq	r0, r0, ip, lsr r5
    1c3c:	blmi	8144c0 <abort@plt+0x8136e8>
    1c40:	push	{r1, r3, r4, r5, r6, sl, lr}
    1c44:	strdlt	r4, [r4], r0
    1c48:			; <UNDEFINED> instruction: 0xf10d58d3
    1c4c:	strcs	r0, [r0, -r4, lsl #20]
    1c50:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    1c54:			; <UNDEFINED> instruction: 0xf04f9303
    1c58:			; <UNDEFINED> instruction: 0xf8ca0300
    1c5c:	strls	r7, [r1, -r4]
    1c60:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c64:	biclt	r4, r8, r1, lsl #13
    1c68:	strmi	r4, [r6], -r8, ror #13
    1c6c:	stmdavc	fp!, {r0, r2, r3, sp, lr, pc}
    1c70:	svclt	0x00082b0a
    1c74:	andle	r3, r5, r1, lsl #14
    1c78:			; <UNDEFINED> instruction: 0xf7fe9800
    1c7c:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    1c80:	ldmdane	pc!, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    1c84:	strtmi	r1, [r5], #-2870	; 0xfffff4ca
    1c88:			; <UNDEFINED> instruction: 0x4653d014
    1c8c:			; <UNDEFINED> instruction: 0x46294632
    1c90:			; <UNDEFINED> instruction: 0xf7ff4640
    1c94:	stclne	8, cr14, [r3], {2}
    1c98:	stmible	r8!, {r2, r9, sl, lr}^
    1c9c:	blmi	2144c8 <abort@plt+0x2136f0>
    1ca0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1ca4:	blls	dbd14 <abort@plt+0xdaf3c>
    1ca8:	qaddle	r4, sl, r5
    1cac:	andlt	r4, r4, r8, asr #12
    1cb0:			; <UNDEFINED> instruction: 0x87f0e8bd
    1cb4:			; <UNDEFINED> instruction: 0xe7f146b9
    1cb8:	svc	0x00d6f7fe
    1cbc:	andeq	r2, r1, ip, asr #5
    1cc0:	andeq	r0, r0, r8, asr #1
    1cc4:	andeq	r2, r1, ip, ror #4
    1cc8:	svcmi	0x00f8e92d
    1ccc:	blmi	e53508 <abort@plt+0xe52730>
    1cd0:	stmdavc	ip, {r1, r2, r9, sl, lr}
    1cd4:	ldrbtmi	r4, [fp], #-1559	; 0xfffff9e9
    1cd8:	ldrsbls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    1cdc:	ldrbtmi	r6, [r9], #2203	; 0x89b
    1ce0:	svclt	0x00cc2b01
    1ce4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1ce8:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1cec:	svclt	0x00083c2d
    1cf0:	bcs	1fe28 <abort@plt+0x1f050>
    1cf4:	blmi	c79114 <abort@plt+0xc7833c>
    1cf8:			; <UNDEFINED> instruction: 0xf8d3447b
    1cfc:			; <UNDEFINED> instruction: 0xf1baa00c
    1d00:	andsle	r0, r2, r0, lsl #30
    1d04:	ldrtmi	r2, [r0], -r0, lsl #24
    1d08:	qadd16mi	fp, r9, r4
    1d0c:			; <UNDEFINED> instruction: 0xf7fe2100
    1d10:	strmi	lr, [r2], -r6, lsr #31
    1d14:	eorsle	r2, r7, r0, lsl #16
    1d18:	strbmi	r4, [r3], -r9, lsr #18
    1d1c:	ldrbtmi	r2, [r9], #-1
    1d20:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d24:	ldmfd	sp!, {sp}
    1d28:			; <UNDEFINED> instruction: 0x460a8ff8
    1d2c:	eorsle	r2, r8, r0, lsl #24
    1d30:			; <UNDEFINED> instruction: 0xb090f8df
    1d34:	stmdbmi	r4!, {r0, sp}
    1d38:	ldrbtmi	r4, [r9], #-1275	; 0xfffffb05
    1d3c:	svc	0x00faf7fe
    1d40:	ldrdcc	pc, [r8], -fp
    1d44:	blmi	8703d8 <abort@plt+0x86f600>
    1d48:	stmdbmi	r1!, {r0, sp}
    1d4c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1d50:			; <UNDEFINED> instruction: 0xf7fe681a
    1d54:	blmi	7fdd1c <abort@plt+0x7fcf44>
    1d58:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1d5c:	blmi	7ae9f0 <abort@plt+0x7adc18>
    1d60:	ldmdbmi	lr, {r1, r4, r6, r9, sl, lr}
    1d64:	ldrbtmi	r2, [fp], #-1
    1d68:			; <UNDEFINED> instruction: 0xf7fe4479
    1d6c:	strb	lr, [r9, r4, ror #31]
    1d70:	andcs	r4, r0, fp, lsl fp
    1d74:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1d78:			; <UNDEFINED> instruction: 0xf7ff6819
    1d7c:			; <UNDEFINED> instruction: 0xf8dbe814
    1d80:	blcs	4dda8 <abort@plt+0x4cfd0>
    1d84:			; <UNDEFINED> instruction: 0xe7dedcbe
    1d88:			; <UNDEFINED> instruction: 0xf7fe4630
    1d8c:	ldmdbmi	r5, {r7, r8, r9, sl, fp, sp, lr, pc}
    1d90:	ldrbtmi	r4, [r9], #-1603	; 0xfffff9bd
    1d94:	andcs	r4, r1, r2, lsl #12
    1d98:	svc	0x00ccf7fe
    1d9c:	pop	{r0, sp}
    1da0:	bmi	465d88 <abort@plt+0x464fb0>
    1da4:			; <UNDEFINED> instruction: 0xe7c3447a
    1da8:			; <UNDEFINED> instruction: 0xf7ff4628
    1dac:	bl	fea01ad0 <abort@plt+0xfea00cf8>
    1db0:	ldrb	r0, [r4, r0, lsl #20]
    1db4:	andeq	r2, r1, r6, lsr #7
    1db8:	andeq	r2, r1, lr, lsr #4
    1dbc:	andeq	r2, r1, r4, lsl #7
    1dc0:	andeq	r0, r0, r6, ror #10
    1dc4:	andeq	r2, r1, r4, asr #6
    1dc8:	andeq	r0, r0, r2, lsr r5
    1dcc:			; <UNDEFINED> instruction: 0x000122b8
    1dd0:	andeq	r0, r0, lr, lsl r5
    1dd4:	andeq	r2, r1, r4, lsr #6
    1dd8:	andeq	r0, r0, r6, lsr #11
    1ddc:	andeq	r0, r0, r8, lsl #10
    1de0:	andeq	r0, r0, r0, ror #1
    1de4:	andeq	r0, r0, r6, ror #9
    1de8:			; <UNDEFINED> instruction: 0x000004bc
    1dec:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1df0:			; <UNDEFINED> instruction: 0x47706058
    1df4:	andeq	r2, r1, lr, lsl #5
    1df8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1dfc:			; <UNDEFINED> instruction: 0x47706858
    1e00:	andeq	r2, r1, r2, lsl #5
    1e04:	strmi	fp, [r4], -lr, lsl #8
    1e08:	blmi	694674 <abort@plt+0x69389c>
    1e0c:	strlt	r4, [r0, #1146]	; 0x47a
    1e10:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    1e14:	ldmdavs	fp, {r0, r2, r8, sl, fp, sp, pc}
    1e18:			; <UNDEFINED> instruction: 0xf04f9301
    1e1c:			; <UNDEFINED> instruction: 0xf7fe0300
    1e20:	blmi	57dc38 <abort@plt+0x57ce60>
    1e24:			; <UNDEFINED> instruction: 0xf8552101
    1e28:	bmi	51ca40 <abort@plt+0x51bc68>
    1e2c:	strls	r4, [r0, #-1147]	; 0xfffffb85
    1e30:	bmi	4d80ac <abort@plt+0x4d72d4>
    1e34:			; <UNDEFINED> instruction: 0x4607447a
    1e38:	ldmdavs	pc!, {r1, r4, fp, lr}	; <UNPREDICTABLE>
    1e3c:	stmdavs	r3, {r3, r4, r5, r6, sl, lr}^
    1e40:			; <UNDEFINED> instruction: 0xf7fe6828
    1e44:	blls	3dc5c <abort@plt+0x3ce84>
    1e48:	tstcs	r1, r2, lsr r6
    1e4c:			; <UNDEFINED> instruction: 0xf7fe6828
    1e50:	shasxmi	lr, r8, ip
    1e54:			; <UNDEFINED> instruction: 0xf7fe682d
    1e58:	bmi	2fdb28 <abort@plt+0x2fcd50>
    1e5c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1e60:	strtmi	r4, [r8], -r3, lsl #12
    1e64:	svc	0x0072f7fe
    1e68:			; <UNDEFINED> instruction: 0xf7fe4620
    1e6c:	svclt	0x0000ef46
    1e70:	andeq	r2, r1, r0, lsl #2
    1e74:	andeq	r0, r0, r8, asr #1
    1e78:	andeq	r2, r1, r0, ror #1
    1e7c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1e80:	andeq	r0, r0, r8, asr r4
    1e84:	andeq	r2, r1, r0, asr #4
    1e88:	andeq	r0, r0, r6, lsr r4
    1e8c:			; <UNDEFINED> instruction: 0x4606b570
    1e90:	strcs	r4, [r0, #-3086]	; 0xfffff3f2
    1e94:	strcc	r4, [ip], #-1148	; 0xfffffb84
    1e98:	teqlt	fp, r3, ror #16
    1e9c:	stcne	8, cr15, [r4], {84}	; 0x54
    1ea0:	ldrtmi	r4, [r0], -r2, lsr #12
    1ea4:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    1ea8:	andle	r3, r4, r1
    1eac:	ldrcc	r3, [r0], #-1281	; 0xfffffaff
    1eb0:	mvnsle	r2, r7, lsl #26
    1eb4:	blmi	1b147c <abort@plt+0x1b06a4>
    1eb8:	stmdbmi	r6, {r0, sp}
    1ebc:	bl	d30b0 <abort@plt+0xd22d8>
    1ec0:	ldrbtmi	r1, [r9], #-1285	; 0xfffffafb
    1ec4:			; <UNDEFINED> instruction: 0xf7ff686a
    1ec8:	svclt	0x0000ff9d
    1ecc:	andeq	r2, r1, r0, ror r1
    1ed0:	andeq	r2, r1, r8, asr #2
    1ed4:	ldrdeq	r0, [r0], -sl
    1ed8:	strmi	fp, [r4], -lr, lsl #8
    1edc:	bmi	514330 <abort@plt+0x513558>
    1ee0:	blmi	5130cc <abort@plt+0x5122f4>
    1ee4:	addlt	fp, r3, r0, lsl #11
    1ee8:	svcge	0x0005588a
    1eec:	ldrbtmi	r4, [fp], #-3346	; 0xfffff2ee
    1ef0:	andls	r6, r1, #1179648	; 0x120000
    1ef4:	andeq	pc, r0, #79	; 0x4f
    1ef8:	blvs	14005c <abort@plt+0x13f284>
    1efc:	tstcs	r1, pc, lsl #20
    1f00:	smlsdxls	r0, sl, r4, r4
    1f04:	ldmdavs	r3, {r0, r2, r3, r4, r6, r8, fp, ip, lr}^
    1f08:	stmdavs	r8!, {r0, r2, r3, r9, fp, lr}
    1f0c:			; <UNDEFINED> instruction: 0xf7fe447a
    1f10:	blls	3db90 <abort@plt+0x3cdb8>
    1f14:	tstcs	r1, r2, lsr r6
    1f18:			; <UNDEFINED> instruction: 0xf7fe6828
    1f1c:	stmdavs	r9!, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    1f20:			; <UNDEFINED> instruction: 0xf7fe200a
    1f24:	qasxmi	lr, r0, sl
    1f28:	mcr	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    1f2c:	andeq	r2, r1, ip, lsr #32
    1f30:	andeq	r0, r0, r8, asr #1
    1f34:	andeq	r2, r1, lr, lsl r0
    1f38:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1f3c:	andeq	r2, r1, ip, ror r1
    1f40:	andeq	r0, r0, r0, lsl #7
    1f44:	bmi	82ef88 <abort@plt+0x82e1b0>
    1f48:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    1f4c:	strdlt	fp, [r5], r0
    1f50:	stcge	8, cr5, [sl, #-844]	; 0xfffffcb4
    1f54:	movwls	r6, #14363	; 0x381b
    1f58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1f5c:	mcr	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    1f60:	tstcs	r1, fp, lsl fp
    1f64:	blvs	1400c0 <abort@plt+0x13f2e8>
    1f68:	ldrbtmi	r4, [fp], #-2586	; 0xfffff5e6
    1f6c:	strmi	r9, [r4], -r2, lsl #10
    1f70:	ldmdami	r9, {r0, ip, pc}
    1f74:	ldrbtmi	r5, [r8], #-2205	; 0xfffff763
    1f78:	stmdavs	r7!, {r3, r4, r9, fp, lr}
    1f7c:	ldrbtmi	r6, [sl], #-2115	; 0xfffff7bd
    1f80:			; <UNDEFINED> instruction: 0xf7fe6828
    1f84:	blls	bdb1c <abort@plt+0xbcd44>
    1f88:	tstcs	r1, r2, lsr r6
    1f8c:			; <UNDEFINED> instruction: 0xf7fe6828
    1f90:			; <UNDEFINED> instruction: 0x4638ee9c
    1f94:			; <UNDEFINED> instruction: 0xf7fe682d
    1f98:	bmi	47d9e8 <abort@plt+0x47cc10>
    1f9c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1fa0:	strtmi	r4, [r8], -r3, lsl #12
    1fa4:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    1fa8:	blmi	2147e8 <abort@plt+0x213a10>
    1fac:	eorvs	r4, r7, sl, ror r4
    1fb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1fb4:	subsmi	r9, sl, r3, lsl #22
    1fb8:	andlt	sp, r5, r4, lsl #2
    1fbc:	ldrhtmi	lr, [r0], #141	; 0x8d
    1fc0:	ldrbmi	fp, [r0, -r4]!
    1fc4:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    1fc8:	andeq	r1, r1, r2, asr #31
    1fcc:	andeq	r0, r0, r8, asr #1
    1fd0:	andeq	r1, r1, r2, lsr #31
    1fd4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1fd8:	andeq	r2, r1, r6, lsl #2
    1fdc:	andeq	r0, r0, lr, lsl #6
    1fe0:	strdeq	r0, [r0], -r6
    1fe4:	andeq	r1, r1, r0, ror #30
    1fe8:			; <UNDEFINED> instruction: 0x4605b538
    1fec:			; <UNDEFINED> instruction: 0xf7fe4608
    1ff0:	strmi	lr, [r4], -r0, asr #29
    1ff4:			; <UNDEFINED> instruction: 0x4629b1d8
    1ff8:	mrc	7, 0, APSR_nzcv, cr8, cr14, {7}
    1ffc:	strtmi	r3, [r0], -r1
    2000:			; <UNDEFINED> instruction: 0xf7fed009
    2004:	strmi	lr, [r1], -r4, asr #28
    2008:	stmdami	fp, {r3, r4, r8, ip, sp, pc}
    200c:			; <UNDEFINED> instruction: 0xf7ff4478
    2010:	qadd8mi	pc, r0, r9	; <UNPREDICTABLE>
    2014:			; <UNDEFINED> instruction: 0xf7febd38
    2018:			; <UNDEFINED> instruction: 0x4601ee3a
    201c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    2020:			; <UNDEFINED> instruction: 0xff90f7ff
    2024:			; <UNDEFINED> instruction: 0xf7fe4620
    2028:	strcs	lr, [r0], #-3724	; 0xfffff174
    202c:	stmdami	r4, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2030:			; <UNDEFINED> instruction: 0xf7ff4478
    2034:	strb	pc, [ip, r7, lsl #31]!	; <UNPREDICTABLE>
    2038:	andeq	r0, r0, r0, ror #4
    203c:	andeq	r0, r0, lr, asr #4
    2040:	andeq	r0, r0, ip, ror r2
    2044:	bmi	72f088 <abort@plt+0x72e2b0>
    2048:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    204c:	strdlt	fp, [r3], r0
    2050:	svcge	0x000858d3
    2054:	ldmdavs	fp, {r1, r3, r4, r8, sl, fp, lr}
    2058:			; <UNDEFINED> instruction: 0xf04f9301
    205c:			; <UNDEFINED> instruction: 0xf7fe0300
    2060:	blmi	63d9f8 <abort@plt+0x63cc20>
    2064:			; <UNDEFINED> instruction: 0xf8572101
    2068:	bmi	5dcc80 <abort@plt+0x5dbea8>
    206c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2070:	ldmdbpl	sp, {r8, r9, sl, ip, pc}^
    2074:	bmi	55c1c8 <abort@plt+0x55b3f0>
    2078:	stmdavs	r7, {r1, r3, r4, r5, r6, sl, lr}
    207c:	stmdavs	r8!, {r2, r9, sl, lr}
    2080:	mcr	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2084:	ldrtmi	r9, [r2], -r0, lsl #22
    2088:	stmdavs	r8!, {r0, r8, sp}
    208c:	mrc	7, 0, APSR_nzcv, cr12, cr14, {7}
    2090:	andcs	r6, sl, r9, lsr #16
    2094:	mcr	7, 4, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2098:	blmi	2148d4 <abort@plt+0x213afc>
    209c:	eorvs	r4, r7, sl, ror r4
    20a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    20a4:	subsmi	r9, sl, r1, lsl #22
    20a8:	andlt	sp, r3, r4, lsl #2
    20ac:	ldrhtmi	lr, [r0], #141	; 0x8d
    20b0:	ldrbmi	fp, [r0, -r4]!
    20b4:	ldcl	7, cr15, [r8, #1016]	; 0x3f8
    20b8:	andeq	r1, r1, r2, asr #29
    20bc:	andeq	r0, r0, r8, asr #1
    20c0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    20c4:	andeq	r1, r1, r0, lsr #29
    20c8:	andeq	r2, r1, lr
    20cc:	andeq	r0, r0, r4, lsl r2
    20d0:	andeq	r1, r1, r0, ror lr
    20d4:	mvnsmi	lr, #737280	; 0xb4000
    20d8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    20dc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    20e0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    20e4:	stcl	7, cr15, [r2, #-1016]!	; 0xfffffc08
    20e8:	blne	1d932e4 <abort@plt+0x1d9250c>
    20ec:	strhle	r1, [sl], -r6
    20f0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    20f4:	svccc	0x0004f855
    20f8:	strbmi	r3, [sl], -r1, lsl #8
    20fc:	ldrtmi	r4, [r8], -r1, asr #12
    2100:	adcmi	r4, r6, #152, 14	; 0x2600000
    2104:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2108:	svclt	0x000083f8
    210c:	ldrdeq	r1, [r1], -lr
    2110:	ldrdeq	r1, [r1], -r4
    2114:	svclt	0x00004770

Disassembly of section .fini:

00002118 <.fini>:
    2118:	push	{r3, lr}
    211c:	pop	{r3, pc}
