$date
	Sat Oct 22 22:16:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#156355
b1111 !
1"
#156358
b1111 &
b1111 %
1$
#156359
0"
#156362
b101110 &
b101110 %
#156366
b10111 &
b10111 %
#156370
b1000110 &
b1000110 %
#156374
b100011 &
b100011 %
#156378
b1101010 &
b1101010 %
#156382
b110101 &
b110101 %
#156386
b10100000 &
b10100000 %
#156390
b1010000 &
b1010000 %
#156394
b101000 &
b101000 %
#156398
b10100 &
b10100 %
#156402
b1010 &
b1010 %
#156406
b101 &
b101 %
#156410
b10000 &
b10000 %
#156414
b1000 &
b1000 %
#156418
b100 &
b100 %
#156422
b10 &
b10 %
#156426
b1 &
b1 %
1#
#156430
b0 &
0#
b0 %
0$
#1157728
b1 !
1"
#1157730
b1 &
b1 %
1$
#1157731
0"
#1157734
1#
#1157738
b0 &
b0 %
0#
0$
#2177628
b11000 !
1"
#2177630
b11000 &
b11000 %
1$
#2177631
0"
#2177634
b1100 &
b1100 %
#2177638
b110 &
b110 %
#2177642
b11 &
b11 %
#2177646
b1010 &
b1010 %
#2177650
b101 &
b101 %
#2177654
b10000 &
b10000 %
#2177658
b1000 &
b1000 %
#2177662
b100 &
b100 %
#2177666
b10 &
b10 %
#2177670
b1 &
1#
b1 %
#2177674
b0 &
b0 %
0#
0$
#4500012
