{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434686083393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434686083394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 20:54:41 2015 " "Processing started: Thu Jun 18 20:54:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434686083394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434686083394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434686083394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1434686083901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/spi_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/spi_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434686083957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434686083957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "../src/active_trigger.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/active_trigger.vqm" 21 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434686083962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434686083962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "../src/active_transfer.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/active_transfer.vqm" 21 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434686083968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434686083968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_control_register.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_control_register.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_control_register " "Found entity 1: active_control_register" {  } { { "../src/active_control_register.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/active_control_register.vqm" 21 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434686083973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434686083973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_block.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_block.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/active_block.vqm" 21 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434686083979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434686083979 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "../src/define.v write_SPI.v(12) " "Verilog HDL File I/O error at write_SPI.v(12): can't open Verilog Design File \"../src/define.v\"" {  } { { "../src/write_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/write_SPI.v" 12 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434686083983 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "write_SPI write_SPI.v(16) " "Ignored design unit \"write_SPI\" at write_SPI.v(16) due to previous errors" {  } { { "../src/write_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/write_SPI.v" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1434686083983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/write_spi.v 0 0 " "Found 0 design units, including 0 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/write_spi.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434686083984 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "../src/define.v read_SPI.v(12) " "Verilog HDL File I/O error at read_SPI.v(12): can't open Verilog Design File \"../src/define.v\"" {  } { { "../src/read_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/read_SPI.v" 12 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434686083987 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "read_SPI read_SPI.v(16) " "Ignored design unit \"read_SPI\" at read_SPI.v(16) due to previous errors" {  } { { "../src/read_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/read_SPI.v" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1434686083988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/read_spi.v 0 0 " "Found 0 design units, including 0 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/read_spi.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434686083988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "../src/eptWireOR.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434686083991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434686083991 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_5M57_AP_U2_Top.v(411) " "Verilog HDL information at EPT_5M57_AP_U2_Top.v(411): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 411 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1434686083995 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_5M57_AP_U2_Top.v(616) " "Verilog HDL information at EPT_5M57_AP_U2_Top.v(616): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 616 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1434686083996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/ept_5m57_ap_u2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/ept_5m57_ap_u2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_5M57_AP_U2_Top " "Found entity 1: EPT_5M57_AP_U2_Top" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434686083997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434686083997 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434686084194 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 18 20:54:44 2015 " "Processing ended: Thu Jun 18 20:54:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434686084194 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434686084194 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434686084194 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434686084194 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434686084802 ""}
