// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Erode (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_dout,
        p_src_rows_V_empty_n,
        p_src_rows_V_read,
        p_src_cols_V_dout,
        p_src_cols_V_empty_n,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state9 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] p_src_rows_V_dout;
input   p_src_rows_V_empty_n;
output   p_src_rows_V_read;
input  [15:0] p_src_cols_V_dout;
input   p_src_cols_V_empty_n;
output   p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_rows_V_read;
reg p_src_cols_V_read;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_rows_V_blk_n;
reg    p_src_cols_V_blk_n;
reg    p_src_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] or_cond_i425_i_i_i_reg_1140;
reg   [0:0] or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
reg   [0:0] icmp_reg_1096;
reg   [0:0] tmp_49_i_reg_1087;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] or_cond_i_i_i_reg_1157;
reg   [0:0] or_cond_i_i_i_reg_1157_pp0_iter4_reg;
reg   [16:0] t_V_7_reg_275;
wire   [16:0] extLd_cast31_i_fu_286_p1;
reg   [16:0] extLd_cast31_i_reg_1034;
reg    ap_block_state1;
wire   [16:0] extLd20_cast30_i_fu_290_p1;
reg   [16:0] extLd20_cast30_i_reg_1043;
wire   [16:0] tmp_i_fu_294_p2;
reg   [16:0] tmp_i_reg_1048;
wire   [16:0] tmp_47_i_fu_300_p2;
reg   [16:0] tmp_47_i_reg_1053;
wire   [16:0] tmp_48_i_fu_306_p2;
reg   [16:0] tmp_48_i_reg_1058;
wire   [16:0] p_neg393_i_i_i_fu_316_p2;
reg   [16:0] p_neg393_i_i_i_reg_1064;
wire   [1:0] tmp_fu_322_p2;
reg   [1:0] tmp_reg_1070;
wire   [0:0] exitcond389_i_i_i_fu_328_p2;
wire    ap_CS_fsm_state2;
wire   [16:0] i_V_fu_333_p2;
reg   [16:0] i_V_reg_1082;
wire   [0:0] tmp_49_i_fu_339_p2;
wire   [0:0] tmp_486_not_i_fu_344_p2;
reg   [0:0] tmp_486_not_i_reg_1091;
wire   [0:0] icmp_fu_360_p2;
wire   [0:0] tmp_516_i_fu_366_p2;
reg   [0:0] tmp_516_i_reg_1101;
wire   [0:0] tmp_516_2_i_fu_372_p2;
reg   [0:0] tmp_516_2_i_reg_1105;
wire   [0:0] tmp_538_i_fu_378_p2;
reg   [0:0] tmp_538_i_reg_1109;
wire   [1:0] tmp_117_fu_524_p1;
reg   [1:0] tmp_117_reg_1116;
wire   [1:0] row_assign_13_1_t_i_fu_549_p2;
reg   [1:0] row_assign_13_1_t_i_reg_1121;
wire   [1:0] row_assign_13_2_t_i_fu_575_p2;
reg   [1:0] row_assign_13_2_t_i_reg_1126;
wire   [0:0] exitcond388_i_i_i_fu_580_p2;
reg   [0:0] exitcond388_i_i_i_reg_1131;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
reg    ap_predicate_op132_read_state5;
reg    ap_predicate_op140_read_state5;
reg    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
reg    ap_block_state8_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond388_i_i_i_reg_1131_pp0_iter1_reg;
reg   [0:0] exitcond388_i_i_i_reg_1131_pp0_iter2_reg;
reg   [0:0] exitcond388_i_i_i_reg_1131_pp0_iter3_reg;
wire   [16:0] j_V_fu_585_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_i425_i_i_i_fu_632_p2;
wire  signed [16:0] x_fu_653_p3;
reg  signed [16:0] x_reg_1144;
wire   [0:0] brmerge_i_fu_661_p2;
reg   [0:0] brmerge_i_reg_1150;
reg   [0:0] brmerge_i_reg_1150_pp0_iter1_reg;
wire   [0:0] or_cond_i_i_i_fu_666_p2;
reg   [0:0] or_cond_i_i_i_reg_1157_pp0_iter1_reg;
reg   [0:0] or_cond_i_i_i_reg_1157_pp0_iter2_reg;
reg   [0:0] or_cond_i_i_i_reg_1157_pp0_iter3_reg;
reg   [9:0] k_buf_0_val_3_addr_reg_1161;
wire   [1:0] tmp_121_fu_685_p1;
reg   [1:0] tmp_121_reg_1167;
reg   [9:0] k_buf_0_val_4_addr_reg_1174;
reg   [9:0] k_buf_0_val_5_addr_reg_1180;
wire   [7:0] src_kernel_win_0_va_23_fu_778_p3;
reg   [7:0] src_kernel_win_0_va_23_reg_1186;
reg   [7:0] src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg;
reg   [7:0] src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg;
wire   [7:0] src_kernel_win_0_va_24_fu_796_p3;
reg   [7:0] src_kernel_win_0_va_24_reg_1193;
reg   [7:0] src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg;
wire   [7:0] src_kernel_win_0_va_25_fu_814_p3;
reg   [7:0] src_kernel_win_0_va_25_reg_1200;
wire   [7:0] temp_0_i_i_i_059_i_s_fu_833_p3;
reg   [7:0] temp_0_i_i_i_059_i_s_reg_1206;
wire   [7:0] temp_0_i_i_i_059_i_3_fu_890_p3;
reg   [7:0] temp_0_i_i_i_059_i_3_reg_1212;
wire   [7:0] temp_0_i_i_i_059_i_6_fu_946_p3;
reg   [7:0] temp_0_i_i_i_059_i_6_reg_1218;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire   [9:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [9:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [9:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
reg   [16:0] t_V_reg_264;
wire    ap_CS_fsm_state9;
wire   [63:0] tmp_501_i_fu_678_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] src_kernel_win_0_va_fu_138;
reg   [7:0] src_kernel_win_0_va_18_fu_142;
reg   [7:0] src_kernel_win_0_va_19_fu_146;
reg   [7:0] src_kernel_win_0_va_20_fu_150;
reg   [7:0] src_kernel_win_0_va_21_fu_154;
reg   [7:0] src_kernel_win_0_va_22_fu_158;
reg   [7:0] right_border_buf_0_s_fu_162;
wire   [7:0] col_buf_0_val_0_0_fu_709_p3;
reg   [7:0] right_border_buf_0_15_fu_166;
wire   [7:0] col_buf_0_val_2_0_fu_745_p3;
reg   [7:0] right_border_buf_0_16_fu_170;
wire   [7:0] col_buf_0_val_1_0_fu_727_p3;
wire   [1:0] tmp_108_fu_312_p1;
wire   [15:0] tmp_109_fu_350_p4;
wire   [16:0] tmp_541_i_fu_383_p2;
wire   [0:0] tmp_110_fu_389_p3;
wire   [0:0] tmp_543_i_fu_403_p2;
wire   [0:0] rev_fu_397_p2;
wire   [0:0] tmp_111_fu_414_p3;
wire   [16:0] p_assign_12_1_i_fu_433_p2;
wire   [0:0] tmp_113_fu_439_p3;
wire   [0:0] tmp_543_1_i_fu_453_p2;
wire   [0:0] rev4_fu_447_p2;
wire   [16:0] p_assign_12_2_i_fu_472_p2;
wire   [0:0] tmp_115_fu_478_p3;
wire   [0:0] tmp_543_2_i_fu_492_p2;
wire   [0:0] rev5_fu_486_p2;
wire   [0:0] or_cond_i_i_i_i_fu_408_p2;
wire   [16:0] p_assign_13_i_fu_422_p3;
wire   [16:0] y_2_i_fu_511_p3;
wire   [16:0] row_assign_13_i_fu_519_p2;
wire   [1:0] tmp_112_fu_429_p1;
wire   [0:0] tmp_114_fu_464_p3;
wire   [0:0] or_cond_i_i_i_1_i_fu_458_p2;
wire   [1:0] tmp_s_fu_528_p2;
wire   [1:0] tmp_78_fu_534_p3;
wire   [1:0] tmp_79_fu_541_p3;
wire   [0:0] tmp_116_fu_503_p3;
wire   [0:0] or_cond_i_i_i_2_i_fu_497_p2;
wire   [1:0] tmp_80_fu_554_p2;
wire   [1:0] tmp_81_fu_560_p3;
wire   [1:0] tmp_82_fu_567_p3;
wire   [15:0] tmp_118_fu_591_p4;
wire   [16:0] ImagLoc_x_fu_607_p2;
wire   [0:0] tmp_119_fu_613_p3;
wire   [0:0] tmp_52_i_fu_627_p2;
wire   [0:0] rev6_fu_621_p2;
wire   [0:0] tmp_120_fu_638_p3;
wire   [16:0] p_assign_1_fu_646_p3;
wire   [0:0] icmp2_fu_601_p2;
wire  signed [31:0] col_assign_cast_i_fu_671_p1;
wire   [16:0] col_assign_1_fu_674_p2;
wire   [7:0] tmp_83_fu_698_p5;
wire   [7:0] tmp_84_fu_716_p5;
wire   [7:0] tmp_85_fu_734_p5;
wire   [7:0] tmp_86_fu_767_p5;
wire   [7:0] tmp_87_fu_785_p5;
wire   [7:0] tmp_88_fu_803_p5;
wire   [0:0] tmp_562_0_1_i_fu_827_p2;
wire   [0:0] tmp_562_0_2_i_fu_860_p2;
wire   [7:0] temp_0_i_i_i_059_i_1_fu_864_p3;
wire   [0:0] tmp_562_1_i_fu_870_p2;
wire   [7:0] temp_0_i_i_i_059_i_2_fu_876_p3;
wire   [0:0] tmp_562_1_1_i_fu_884_p2;
wire   [0:0] tmp_562_1_2_i_fu_916_p2;
wire   [7:0] temp_0_i_i_i_059_i_4_fu_920_p3;
wire   [0:0] tmp_562_2_i_fu_926_p2;
wire   [7:0] temp_0_i_i_i_059_i_5_fu_932_p3;
wire   [0:0] tmp_562_2_1_i_fu_940_p2;
wire   [0:0] tmp_562_2_2_i_fu_966_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_358;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_addr_reg_1161),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(p_src_data_stream_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(k_buf_0_val_4_addr_reg_1174),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_addr_reg_1180),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U186(
    .din0(right_border_buf_0_s_fu_162),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_121_reg_1167),
    .dout(tmp_83_fu_698_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U187(
    .din0(right_border_buf_0_16_fu_170),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_121_reg_1167),
    .dout(tmp_84_fu_716_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U188(
    .din0(right_border_buf_0_15_fu_166),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_121_reg_1167),
    .dout(tmp_85_fu_734_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U189(
    .din0(col_buf_0_val_0_0_fu_709_p3),
    .din1(col_buf_0_val_1_0_fu_727_p3),
    .din2(col_buf_0_val_2_0_fu_745_p3),
    .din3(tmp_117_reg_1116),
    .dout(tmp_86_fu_767_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U190(
    .din0(col_buf_0_val_0_0_fu_709_p3),
    .din1(col_buf_0_val_1_0_fu_727_p3),
    .din2(col_buf_0_val_2_0_fu_745_p3),
    .din3(row_assign_13_1_t_i_reg_1121),
    .dout(tmp_87_fu_785_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U191(
    .din0(col_buf_0_val_0_0_fu_709_p3),
    .din1(col_buf_0_val_1_0_fu_727_p3),
    .din2(col_buf_0_val_2_0_fu_745_p3),
    .din3(row_assign_13_2_t_i_reg_1126),
    .dout(tmp_88_fu_803_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond389_i_i_i_fu_328_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond389_i_i_i_fu_328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((exitcond389_i_i_i_fu_328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_i_i_fu_580_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_7_reg_275 <= j_V_fu_585_p2;
    end else if (((exitcond389_i_i_i_fu_328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_7_reg_275 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        t_V_reg_264 <= i_V_reg_1082;
    end else if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_264 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_i_i_fu_580_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_i_reg_1150 <= brmerge_i_fu_661_p2;
        or_cond_i425_i_i_i_reg_1140 <= or_cond_i425_i_i_i_fu_632_p2;
        or_cond_i_i_i_reg_1157 <= or_cond_i_i_i_fu_666_p2;
        x_reg_1144 <= x_fu_653_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_i_reg_1150_pp0_iter1_reg <= brmerge_i_reg_1150;
        exitcond388_i_i_i_reg_1131 <= exitcond388_i_i_i_fu_580_p2;
        exitcond388_i_i_i_reg_1131_pp0_iter1_reg <= exitcond388_i_i_i_reg_1131;
        k_buf_0_val_3_addr_reg_1161 <= tmp_501_i_fu_678_p1;
        k_buf_0_val_4_addr_reg_1174 <= tmp_501_i_fu_678_p1;
        k_buf_0_val_5_addr_reg_1180 <= tmp_501_i_fu_678_p1;
        or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg <= or_cond_i425_i_i_i_reg_1140;
        or_cond_i_i_i_reg_1157_pp0_iter1_reg <= or_cond_i_i_i_reg_1157;
        tmp_121_reg_1167 <= tmp_121_fu_685_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond388_i_i_i_reg_1131_pp0_iter2_reg <= exitcond388_i_i_i_reg_1131_pp0_iter1_reg;
        exitcond388_i_i_i_reg_1131_pp0_iter3_reg <= exitcond388_i_i_i_reg_1131_pp0_iter2_reg;
        or_cond_i_i_i_reg_1157_pp0_iter2_reg <= or_cond_i_i_i_reg_1157_pp0_iter1_reg;
        or_cond_i_i_i_reg_1157_pp0_iter3_reg <= or_cond_i_i_i_reg_1157_pp0_iter2_reg;
        or_cond_i_i_i_reg_1157_pp0_iter4_reg <= or_cond_i_i_i_reg_1157_pp0_iter3_reg;
        src_kernel_win_0_va_23_reg_1186 <= src_kernel_win_0_va_23_fu_778_p3;
        src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg <= src_kernel_win_0_va_23_reg_1186;
        src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg <= src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg;
        src_kernel_win_0_va_24_reg_1193 <= src_kernel_win_0_va_24_fu_796_p3;
        src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg <= src_kernel_win_0_va_24_reg_1193;
        src_kernel_win_0_va_25_reg_1200 <= src_kernel_win_0_va_25_fu_814_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        extLd20_cast30_i_reg_1043[15 : 0] <= extLd20_cast30_i_fu_290_p1[15 : 0];
        extLd_cast31_i_reg_1034[15 : 0] <= extLd_cast31_i_fu_286_p1[15 : 0];
        p_neg393_i_i_i_reg_1064 <= p_neg393_i_i_i_fu_316_p2;
        tmp_47_i_reg_1053 <= tmp_47_i_fu_300_p2;
        tmp_48_i_reg_1058 <= tmp_48_i_fu_306_p2;
        tmp_i_reg_1048 <= tmp_i_fu_294_p2;
        tmp_reg_1070 <= tmp_fu_322_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_1082 <= i_V_fu_333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_i_i_fu_328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_reg_1096 <= icmp_fu_360_p2;
        row_assign_13_1_t_i_reg_1121 <= row_assign_13_1_t_i_fu_549_p2;
        row_assign_13_2_t_i_reg_1126 <= row_assign_13_2_t_i_fu_575_p2;
        tmp_117_reg_1116 <= tmp_117_fu_524_p1;
        tmp_486_not_i_reg_1091 <= tmp_486_not_i_fu_344_p2;
        tmp_49_i_reg_1087 <= tmp_49_i_fu_339_p2;
        tmp_516_2_i_reg_1105 <= tmp_516_2_i_fu_372_p2;
        tmp_516_i_reg_1101 <= tmp_516_i_fu_366_p2;
        tmp_538_i_reg_1109 <= tmp_538_i_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op140_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_15_fu_166 <= col_buf_0_val_2_0_fu_745_p3;
        right_border_buf_0_16_fu_170 <= col_buf_0_val_1_0_fu_727_p3;
        right_border_buf_0_s_fu_162 <= col_buf_0_val_0_0_fu_709_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_i_i_reg_1131_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_18_fu_142 <= src_kernel_win_0_va_fu_138;
        src_kernel_win_0_va_fu_138 <= src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_i_i_reg_1131_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_19_fu_146 <= src_kernel_win_0_va_24_reg_1193;
        src_kernel_win_0_va_20_fu_150 <= src_kernel_win_0_va_19_fu_146;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_i_i_reg_1131_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_21_fu_154 <= src_kernel_win_0_va_25_fu_814_p3;
        src_kernel_win_0_va_22_fu_158 <= src_kernel_win_0_va_21_fu_154;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_i_i_reg_1157_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_0_i_i_i_059_i_3_reg_1212 <= temp_0_i_i_i_059_i_3_fu_890_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_i_i_reg_1157_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_0_i_i_i_059_i_6_reg_1218 <= temp_0_i_i_i_059_i_6_fu_946_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_i_i_reg_1157_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_0_i_i_i_059_i_s_reg_1206 <= temp_0_i_i_i_059_i_s_fu_833_p3;
    end
end

always @ (*) begin
    if ((exitcond388_i_i_i_fu_580_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond389_i_i_i_fu_328_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond389_i_i_i_fu_328_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_1096 == 1'd0) & (tmp_516_2_i_reg_1105 == 1'd1) & (or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op140_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_1096 == 1'd0) & (tmp_516_2_i_reg_1105 == 1'd1) & (or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op140_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_1096 == 1'd0) & (tmp_516_i_reg_1101 == 1'd1) & (or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op140_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op140_read_state5 == 1'b1)) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if ((1'b1 == ap_condition_358)) begin
            k_buf_0_val_4_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_reg_1096 == 1'd0) & (tmp_516_i_reg_1101 == 1'd1) & (or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op140_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_1096 == 1'd0) & (tmp_516_i_reg_1101 == 1'd1) & (or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op140_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op140_read_state5 == 1'b1)) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if ((1'b1 == ap_condition_358)) begin
            k_buf_0_val_5_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_reg_1096 == 1'd0) & (tmp_516_i_reg_1101 == 1'd1) & (or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op140_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_i_i_reg_1157_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_i_i_reg_1157_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_cols_V_blk_n = p_src_cols_V_empty_n;
    end else begin
        p_src_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_cols_V_read = 1'b1;
    end else begin
        p_src_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_49_i_reg_1087 == 1'd1) & (icmp_reg_1096 == 1'd1) & (or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_reg_1096 == 1'd0) & (or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op140_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op132_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_rows_V_blk_n = p_src_rows_V_empty_n;
    end else begin
        p_src_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_rows_V_read = 1'b1;
    end else begin
        p_src_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond389_i_i_i_fu_328_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond388_i_i_i_fu_580_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((exitcond388_i_i_i_fu_580_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_607_p2 = ($signed(17'd131071) + $signed(t_V_7_reg_275));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((or_cond_i_i_i_reg_1157_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op140_read_state5 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op132_read_state5 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((or_cond_i_i_i_reg_1157_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op140_read_state5 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op132_read_state5 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((or_cond_i_i_i_reg_1157_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op140_read_state5 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op132_read_state5 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter2 = (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op140_read_state5 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op132_read_state5 == 1'b1)));
end

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter5 = ((or_cond_i_i_i_reg_1157_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_358 = ((icmp_reg_1096 == 1'd0) & (tmp_516_i_reg_1101 == 1'd1) & (or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op132_read_state5 = ((icmp_reg_1096 == 1'd0) & (or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op140_read_state5 = ((tmp_49_i_reg_1087 == 1'd1) & (icmp_reg_1096 == 1'd1) & (or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg == 1'd1));
end

assign brmerge_i_fu_661_p2 = (tmp_52_i_fu_627_p2 | tmp_486_not_i_reg_1091);

assign col_assign_1_fu_674_p2 = ($signed(tmp_48_i_reg_1058) - $signed(x_reg_1144));

assign col_assign_cast_i_fu_671_p1 = x_reg_1144;

assign col_buf_0_val_0_0_fu_709_p3 = ((brmerge_i_reg_1150_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_83_fu_698_p5);

assign col_buf_0_val_1_0_fu_727_p3 = ((brmerge_i_reg_1150_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_84_fu_716_p5);

assign col_buf_0_val_2_0_fu_745_p3 = ((brmerge_i_reg_1150_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_85_fu_734_p5);

assign exitcond388_i_i_i_fu_580_p2 = ((t_V_7_reg_275 == tmp_i_reg_1048) ? 1'b1 : 1'b0);

assign exitcond389_i_i_i_fu_328_p2 = ((t_V_reg_264 == tmp_47_i_reg_1053) ? 1'b1 : 1'b0);

assign extLd20_cast30_i_fu_290_p1 = p_src_cols_V_dout;

assign extLd_cast31_i_fu_286_p1 = p_src_rows_V_dout;

assign i_V_fu_333_p2 = (t_V_reg_264 + 17'd1);

assign icmp2_fu_601_p2 = ((tmp_118_fu_591_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_fu_360_p2 = ((tmp_109_fu_350_p4 != 16'd0) ? 1'b1 : 1'b0);

assign j_V_fu_585_p2 = (t_V_7_reg_275 + 17'd1);

assign k_buf_0_val_3_address0 = tmp_501_i_fu_678_p1;

assign k_buf_0_val_4_address0 = tmp_501_i_fu_678_p1;

assign k_buf_0_val_5_address0 = tmp_501_i_fu_678_p1;

assign or_cond_i425_i_i_i_fu_632_p2 = (tmp_52_i_fu_627_p2 & rev6_fu_621_p2);

assign or_cond_i_i_i_1_i_fu_458_p2 = (tmp_543_1_i_fu_453_p2 & rev4_fu_447_p2);

assign or_cond_i_i_i_2_i_fu_497_p2 = (tmp_543_2_i_fu_492_p2 & rev5_fu_486_p2);

assign or_cond_i_i_i_fu_666_p2 = (icmp_reg_1096 & icmp2_fu_601_p2);

assign or_cond_i_i_i_i_fu_408_p2 = (tmp_543_i_fu_403_p2 & rev_fu_397_p2);

assign p_assign_12_1_i_fu_433_p2 = ($signed(17'd131070) + $signed(t_V_reg_264));

assign p_assign_12_2_i_fu_472_p2 = ($signed(17'd131069) + $signed(t_V_reg_264));

assign p_assign_13_i_fu_422_p3 = ((tmp_111_fu_414_p3[0:0] === 1'b1) ? 17'd0 : p_neg393_i_i_i_reg_1064);

assign p_assign_1_fu_646_p3 = ((tmp_120_fu_638_p3[0:0] === 1'b1) ? 17'd0 : tmp_48_i_reg_1058);

assign p_dst_data_stream_V_din = ((tmp_562_2_2_i_fu_966_p2[0:0] === 1'b1) ? src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg : temp_0_i_i_i_059_i_6_reg_1218);

assign p_neg393_i_i_i_fu_316_p2 = ($signed(17'd131071) + $signed(extLd_cast31_i_fu_286_p1));

assign rev4_fu_447_p2 = (tmp_113_fu_439_p3 ^ 1'd1);

assign rev5_fu_486_p2 = (tmp_115_fu_478_p3 ^ 1'd1);

assign rev6_fu_621_p2 = (tmp_119_fu_613_p3 ^ 1'd1);

assign rev_fu_397_p2 = (tmp_110_fu_389_p3 ^ 1'd1);

assign row_assign_13_1_t_i_fu_549_p2 = (tmp_reg_1070 - tmp_79_fu_541_p3);

assign row_assign_13_2_t_i_fu_575_p2 = (tmp_reg_1070 - tmp_82_fu_567_p3);

assign row_assign_13_i_fu_519_p2 = (p_neg393_i_i_i_reg_1064 - y_2_i_fu_511_p3);

assign src_kernel_win_0_va_23_fu_778_p3 = ((tmp_538_i_reg_1109[0:0] === 1'b1) ? tmp_86_fu_767_p5 : col_buf_0_val_0_0_fu_709_p3);

assign src_kernel_win_0_va_24_fu_796_p3 = ((tmp_538_i_reg_1109[0:0] === 1'b1) ? tmp_87_fu_785_p5 : col_buf_0_val_1_0_fu_727_p3);

assign src_kernel_win_0_va_25_fu_814_p3 = ((tmp_538_i_reg_1109[0:0] === 1'b1) ? tmp_88_fu_803_p5 : col_buf_0_val_2_0_fu_745_p3);

assign temp_0_i_i_i_059_i_1_fu_864_p3 = ((tmp_562_0_2_i_fu_860_p2[0:0] === 1'b1) ? src_kernel_win_0_va_25_reg_1200 : temp_0_i_i_i_059_i_s_reg_1206);

assign temp_0_i_i_i_059_i_2_fu_876_p3 = ((tmp_562_1_i_fu_870_p2[0:0] === 1'b1) ? src_kernel_win_0_va_20_fu_150 : temp_0_i_i_i_059_i_1_fu_864_p3);

assign temp_0_i_i_i_059_i_3_fu_890_p3 = ((tmp_562_1_1_i_fu_884_p2[0:0] === 1'b1) ? src_kernel_win_0_va_19_fu_146 : temp_0_i_i_i_059_i_2_fu_876_p3);

assign temp_0_i_i_i_059_i_4_fu_920_p3 = ((tmp_562_1_2_i_fu_916_p2[0:0] === 1'b1) ? src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg : temp_0_i_i_i_059_i_3_reg_1212);

assign temp_0_i_i_i_059_i_5_fu_932_p3 = ((tmp_562_2_i_fu_926_p2[0:0] === 1'b1) ? src_kernel_win_0_va_18_fu_142 : temp_0_i_i_i_059_i_4_fu_920_p3);

assign temp_0_i_i_i_059_i_6_fu_946_p3 = ((tmp_562_2_1_i_fu_940_p2[0:0] === 1'b1) ? src_kernel_win_0_va_fu_138 : temp_0_i_i_i_059_i_5_fu_932_p3);

assign temp_0_i_i_i_059_i_s_fu_833_p3 = ((tmp_562_0_1_i_fu_827_p2[0:0] === 1'b1) ? src_kernel_win_0_va_21_fu_154 : src_kernel_win_0_va_22_fu_158);

assign tmp_108_fu_312_p1 = p_src_rows_V_dout[1:0];

assign tmp_109_fu_350_p4 = {{t_V_reg_264[16:1]}};

assign tmp_110_fu_389_p3 = tmp_541_i_fu_383_p2[32'd16];

assign tmp_111_fu_414_p3 = tmp_541_i_fu_383_p2[32'd16];

assign tmp_112_fu_429_p1 = t_V_reg_264[1:0];

assign tmp_113_fu_439_p3 = p_assign_12_1_i_fu_433_p2[32'd16];

assign tmp_114_fu_464_p3 = p_assign_12_1_i_fu_433_p2[32'd16];

assign tmp_115_fu_478_p3 = p_assign_12_2_i_fu_472_p2[32'd16];

assign tmp_116_fu_503_p3 = p_assign_12_2_i_fu_472_p2[32'd16];

assign tmp_117_fu_524_p1 = row_assign_13_i_fu_519_p2[1:0];

assign tmp_118_fu_591_p4 = {{t_V_7_reg_275[16:1]}};

assign tmp_119_fu_613_p3 = ImagLoc_x_fu_607_p2[32'd16];

assign tmp_120_fu_638_p3 = ImagLoc_x_fu_607_p2[32'd16];

assign tmp_121_fu_685_p1 = col_assign_1_fu_674_p2[1:0];

assign tmp_47_i_fu_300_p2 = (17'd2 + extLd_cast31_i_fu_286_p1);

assign tmp_486_not_i_fu_344_p2 = (tmp_49_i_fu_339_p2 ^ 1'd1);

assign tmp_48_i_fu_306_p2 = ($signed(17'd131071) + $signed(extLd20_cast30_i_fu_290_p1));

assign tmp_49_i_fu_339_p2 = ((t_V_reg_264 < extLd_cast31_i_reg_1034) ? 1'b1 : 1'b0);

assign tmp_501_i_fu_678_p1 = $unsigned(col_assign_cast_i_fu_671_p1);

assign tmp_516_2_i_fu_372_p2 = ((t_V_reg_264 == 17'd1) ? 1'b1 : 1'b0);

assign tmp_516_i_fu_366_p2 = ((t_V_reg_264 == 17'd0) ? 1'b1 : 1'b0);

assign tmp_52_i_fu_627_p2 = (($signed(ImagLoc_x_fu_607_p2) < $signed(extLd20_cast30_i_reg_1043)) ? 1'b1 : 1'b0);

assign tmp_538_i_fu_378_p2 = ((t_V_reg_264 > extLd_cast31_i_reg_1034) ? 1'b1 : 1'b0);

assign tmp_541_i_fu_383_p2 = ($signed(17'd131071) + $signed(t_V_reg_264));

assign tmp_543_1_i_fu_453_p2 = (($signed(p_assign_12_1_i_fu_433_p2) < $signed(extLd_cast31_i_reg_1034)) ? 1'b1 : 1'b0);

assign tmp_543_2_i_fu_492_p2 = (($signed(p_assign_12_2_i_fu_472_p2) < $signed(extLd_cast31_i_reg_1034)) ? 1'b1 : 1'b0);

assign tmp_543_i_fu_403_p2 = (($signed(tmp_541_i_fu_383_p2) < $signed(extLd_cast31_i_reg_1034)) ? 1'b1 : 1'b0);

assign tmp_562_0_1_i_fu_827_p2 = ((src_kernel_win_0_va_21_fu_154 < src_kernel_win_0_va_22_fu_158) ? 1'b1 : 1'b0);

assign tmp_562_0_2_i_fu_860_p2 = ((src_kernel_win_0_va_25_reg_1200 < temp_0_i_i_i_059_i_s_reg_1206) ? 1'b1 : 1'b0);

assign tmp_562_1_1_i_fu_884_p2 = ((src_kernel_win_0_va_19_fu_146 < temp_0_i_i_i_059_i_2_fu_876_p3) ? 1'b1 : 1'b0);

assign tmp_562_1_2_i_fu_916_p2 = ((src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg < temp_0_i_i_i_059_i_3_reg_1212) ? 1'b1 : 1'b0);

assign tmp_562_1_i_fu_870_p2 = ((src_kernel_win_0_va_20_fu_150 < temp_0_i_i_i_059_i_1_fu_864_p3) ? 1'b1 : 1'b0);

assign tmp_562_2_1_i_fu_940_p2 = ((src_kernel_win_0_va_fu_138 < temp_0_i_i_i_059_i_5_fu_932_p3) ? 1'b1 : 1'b0);

assign tmp_562_2_2_i_fu_966_p2 = ((src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg < temp_0_i_i_i_059_i_6_reg_1218) ? 1'b1 : 1'b0);

assign tmp_562_2_i_fu_926_p2 = ((src_kernel_win_0_va_18_fu_142 < temp_0_i_i_i_059_i_4_fu_920_p3) ? 1'b1 : 1'b0);

assign tmp_78_fu_534_p3 = ((tmp_114_fu_464_p3[0:0] === 1'b1) ? 2'd0 : tmp_reg_1070);

assign tmp_79_fu_541_p3 = ((or_cond_i_i_i_1_i_fu_458_p2[0:0] === 1'b1) ? tmp_s_fu_528_p2 : tmp_78_fu_534_p3);

assign tmp_80_fu_554_p2 = (2'd1 + tmp_112_fu_429_p1);

assign tmp_81_fu_560_p3 = ((tmp_116_fu_503_p3[0:0] === 1'b1) ? 2'd0 : tmp_reg_1070);

assign tmp_82_fu_567_p3 = ((or_cond_i_i_i_2_i_fu_497_p2[0:0] === 1'b1) ? tmp_80_fu_554_p2 : tmp_81_fu_560_p3);

assign tmp_fu_322_p2 = ($signed(2'd3) + $signed(tmp_108_fu_312_p1));

assign tmp_i_fu_294_p2 = (17'd2 + extLd20_cast30_i_fu_290_p1);

assign tmp_s_fu_528_p2 = (tmp_112_fu_429_p1 ^ 2'd2);

assign x_fu_653_p3 = ((or_cond_i425_i_i_i_fu_632_p2[0:0] === 1'b1) ? ImagLoc_x_fu_607_p2 : p_assign_1_fu_646_p3);

assign y_2_i_fu_511_p3 = ((or_cond_i_i_i_i_fu_408_p2[0:0] === 1'b1) ? tmp_541_i_fu_383_p2 : p_assign_13_i_fu_422_p3);

always @ (posedge ap_clk) begin
    extLd_cast31_i_reg_1034[16] <= 1'b0;
    extLd20_cast30_i_reg_1043[16] <= 1'b0;
end

endmodule //Erode
