# Basic-Verilog-Modules
This project consists of several verilog modules along with their testbenches
