$date
	Fri Jan  7 14:38:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_mux8 $end
$scope module U0 $end
$var wire 8 ! D [7:0] $end
$upscope $end
$upscope $end
$scope module tb_mux8 $end
$scope module U0 $end
$var wire 3 " sel [2:0] $end
$upscope $end
$upscope $end
$scope module tb_mux8 $end
$scope module U0 $end
$var wire 1 # Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
b0 "
b1101001 !
$end
#5
0#
b1 "
#10
b10 "
#15
1#
b11 "
#20
0#
b100 "
#25
1#
b101 "
#30
b110 "
#35
0#
b111 "
#45
