reference:
use build/register.json as register

define:
in clk[1]
in ctrl[14]
in in_data[8]
out out_data[16]
bus[32]

assign:
bus[:8] <= in_data

register
{
    to _clk <= clk
    to _in_BUS <= bus
    to _ctrl_88 <= ctrl
    exp out_data <= _out_dff[:16]
}