# ğŸ”¬ Custom 8Ã—8 6T SRAM Memory | VLSI Final Project ğŸ§ âš™ï¸

This repository showcases a full-custom **8Ã—8 Static Random-Access Memory (SRAM)** project designed using **Cadence Virtuoso**. It was developed as part of the **Introduction to VLSI Design** course at **Braude Academic College of Engineering**.

> We designed and simulated the entire SRAM system from scratch â€” using CMOS logic gates, creating custom layouts, building control logic, and verifying full functionality through transient simulations.

---

## ğŸ“¦ Project Components

- âœ… Custom CMOS logic gates: INV, NAND2, NOR2, AND4
- âœ… 3-to-8 row decoder for wordline activation
- âœ… 6-transistor (6T) SRAM cell
- âœ… Integrated 8Ã—8 array layout with read/write logic
- âœ… Functional and timing simulations (Spectre)

---

## ğŸ§  System Architecture

The design consists of **64 SRAM cells** (6T architecture) arranged in an 8Ã—8 matrix, activated by a **3-to-8 decoder**, and interfaced with **write-enable** and **data-in** signals.

### Key Signals:
- `WR`: Toggles read/write mode
- `DataIn`: Input data for write
- `Bitlines`: Carry data in/out
- `Wordlines`: Activated via decoder

---

## ğŸ§° Design Stages

### 1ï¸âƒ£ CMOS Logic Gates  
- Built using custom transistor-level design  
- Simulated individually for correctness and timing

### 2ï¸âƒ£ Row Decoder  
- 3-to-8 decoder activates a single row  
- Verified for proper one-hot output and minimal delay

### 3ï¸âƒ£ 6T SRAM Cell  
- Designed for static noise margin stability  
- Simulated under both read and write conditions

### 4ï¸âƒ£ Memory Array  
- 64 cells tiled into an 8Ã—8 grid  
- Bitlines vertically shared, wordlines horizontally routed

### 5ï¸âƒ£ Read/Write Control  
- Verified full functionality using transient simulations  
- Timing diagrams confirm proper access behavior

---

## ğŸ“ˆ Performance Summary

| Feature              | Value                  |
|---------------------|------------------------|
| Cell Type           | 6T CMOS                |
| Total Bits          | 64 (8Ã—8 array)         |
| Max Frequency       | 1.58 GHz (simulated)   |
| Layout Area         | 240 Âµm Ã— 315 Âµm        |
| Validation          | DRC, LVS, Spectre Sim  |

---

## ğŸ–¼ï¸ Project Snapshots

### ğŸ§© Block Diagram
<img src="docs/System Block Diagram Scematic.png" width="600"/>

### ğŸ§± Layout Samples
<img src="layout/8Ã—8 SRAM Array Layout1.png" width="600"/>
<img src="layout/Complete 8Ã—8 SRAM System Layout.png" width="600"/>

### ğŸŒŠ Simulation Results
<img src="docs/Transient Simulations.png" width="600"/>
<img src="simulations/SRAM Read_Write Simulation Graph.png" width="600"/>

---

## ğŸ“‚ Folder Structure

```plaintext
.
â”œâ”€â”€ README.md                  â†’ Project overview and design notes
â”œâ”€â”€ LICENSE                    â†’ MIT License
â”œâ”€â”€ docs/                      â†’ Block diagrams, PDF reports, waveforms
â”œâ”€â”€ schematics/                â†’ Custom logic schematics
â”œâ”€â”€ layout/                    â†’ Layout previews of gates, cells, arrays
â”œâ”€â”€ simulations/               â†’ Spectre results and waveform graphs
