EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Connector_Generic_Conn_01x03
#
DEF Connector_Generic_Conn_01x03 J 0 40 Y N 1 F N
F0 "J" 0 200 50 H V C CNN
F1 "Connector_Generic_Conn_01x03" 0 -200 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
S -50 -95 0 -105 1 1 6 N
S -50 5 0 -5 1 1 6 N
S -50 105 0 95 1 1 6 N
S -50 150 50 -150 1 1 10 f
X Pin_1 1 -200 100 150 R 50 50 1 1 P
X Pin_2 2 -200 0 150 R 50 50 1 1 P
X Pin_3 3 -200 -100 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# MCU_Microchip_ATtiny_ATtiny10-TS
#
DEF MCU_Microchip_ATtiny_ATtiny10-TS U 0 20 Y Y 1 F N
F0 "U" -500 550 50 H V L BNN
F1 "MCU_Microchip_ATtiny_ATtiny10-TS" 100 -550 50 H V L TNN
F2 "Package_TO_SOT_SMD:SOT-23-6" 0 0 50 H I C CIN
F3 "" 0 0 50 H I C CNN
ALIAS ATtiny5-TS ATtiny9-TS ATtiny10-TS
$FPLIST
 SOT?23?6*
$ENDFPLIST
DRAW
S -500 -500 500 500 0 1 10 f
X PB0 1 600 300 100 L 50 50 1 1 T
X GND 2 0 -600 100 U 50 50 1 1 W
X PB1 3 600 200 100 L 50 50 1 1 T
X PB2 4 600 100 100 L 50 50 1 1 T
X VCC 5 0 600 100 D 50 50 1 1 W
X ~RESET~/PB3 6 600 0 100 L 50 50 1 1 T
ENDDRAW
ENDDEF
#
# Regulator_Linear_LP3983ITL-2.5
#
DEF Regulator_Linear_LP3983ITL-2.5 U 0 20 Y Y 1 F N
F0 "U" 300 -250 50 H V R CNN
F1 "Regulator_Linear_LP3983ITL-2.5" 0 250 50 H V C CNN
F2 "Package_BGA:Texas_DSBGA-5_0.822x1.116mm_Layout2x1x2_P0.4mm" 200 -350 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 WSON*1EP*3x2.5mm*P0.5mm*
$ENDFPLIST
DRAW
S -300 200 300 -200 0 1 10 f
X EN A1 -400 0 100 R 50 50 1 1 I
X NC A3 -300 -100 100 R 50 50 1 1 N N
X GND B2 0 -300 100 U 50 50 1 1 W
X OUT C1 400 100 100 L 50 50 1 1 w
X IN C3 -400 100 100 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
