/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dvp_ht.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 6/22/11 5:54p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 22 15:34:56 2011
 *                 MD5 Checksum         4c7f7c173e488659edce1ceafec7f9f4
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7231/rdb/a0/bchp_dvp_ht.h $
 * 
 * Hydra_Software_Devel/2   6/22/11 5:54p pntruong
 * SW7231-196: Synced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_DVP_HT_H__
#define BCHP_DVP_HT_H__

/***************************************************************************
 *DVP_HT - Top Level DVP Registers
 ***************************************************************************/
#define BCHP_DVP_HT_CORE_REV                     0x006a0000 /* Digital Video Port Core Revision Number */
#define BCHP_DVP_HT_SW_INIT                      0x006a0004 /* Software Resets for Digital Video Port Core */
#define BCHP_DVP_HT_DVP_HT_TEST_PORT_CONFIGURATION 0x006a0008 /* Top level test port configuration */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0 0x006a000c /* HDMI TX 0 Input CRC Checker Configuration 0 */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1 0x006a0010 /* HDMI TX 0 Input CRC Checker Configuration 1 */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL   0x006a0014 /* HDMI TX 0 Input CRC Checker Control */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0 0x006a0018 /* HDMI TX 0 Input CRC Checker Status 0 */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1 0x006a001c /* HDMI TX 0 Input CRC Checker Status 1 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0 0x006a0020 /* HDMI TX 0 Channel CRC Checker Configuration 0 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1 0x006a0024 /* HDMI TX 0 Channel CRC Checker Configuration 1 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL  0x006a0028 /* HDMI TX 0 Channel CRC Checker Control */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 0x006a002c /* HDMI TX 0 Channel CRC Checker Status 0 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 0x006a0030 /* HDMI TX 0 Channel CRC Checker Status 1 */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_0          0x006a0034 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_1          0x006a0038 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_2          0x006a003c /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3          0x006a0040 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_4          0x006a0044 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_5          0x006a0048 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6          0x006a004c /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_7          0x006a0050 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8          0x006a0054 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_9          0x006a0058 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_10         0x006a005c /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_11         0x006a0060 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_12         0x006a0064 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_13         0x006a0068 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_14         0x006a006c /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0        0x006a0070 /* Spare Bits For ECO's */

/***************************************************************************
 *CORE_REV - Digital Video Port Core Revision Number
 ***************************************************************************/
/* DVP_HT :: CORE_REV :: reserved0 [31:24] */
#define BCHP_DVP_HT_CORE_REV_reserved0_MASK                        0xff000000
#define BCHP_DVP_HT_CORE_REV_reserved0_SHIFT                       24

/* DVP_HT :: CORE_REV :: SOFTWARE_REV_NUMBER [23:16] */
#define BCHP_DVP_HT_CORE_REV_SOFTWARE_REV_NUMBER_MASK              0x00ff0000
#define BCHP_DVP_HT_CORE_REV_SOFTWARE_REV_NUMBER_SHIFT             16
#define BCHP_DVP_HT_CORE_REV_SOFTWARE_REV_NUMBER_DEFAULT           0

/* DVP_HT :: CORE_REV :: MAJOR_REV_NUMBER [15:08] */
#define BCHP_DVP_HT_CORE_REV_MAJOR_REV_NUMBER_MASK                 0x0000ff00
#define BCHP_DVP_HT_CORE_REV_MAJOR_REV_NUMBER_SHIFT                8

/* DVP_HT :: CORE_REV :: MINOR_REV_NUMBER [07:00] */
#define BCHP_DVP_HT_CORE_REV_MINOR_REV_NUMBER_MASK                 0x000000ff
#define BCHP_DVP_HT_CORE_REV_MINOR_REV_NUMBER_SHIFT                0

/***************************************************************************
 *SW_INIT - Software Resets for Digital Video Port Core
 ***************************************************************************/
/* DVP_HT :: SW_INIT :: reserved0 [31:05] */
#define BCHP_DVP_HT_SW_INIT_reserved0_MASK                         0xffffffe0
#define BCHP_DVP_HT_SW_INIT_reserved0_SHIFT                        5

/* DVP_HT :: SW_INIT :: FORMAT_DETECT [04:04] */
#define BCHP_DVP_HT_SW_INIT_FORMAT_DETECT_MASK                     0x00000010
#define BCHP_DVP_HT_SW_INIT_FORMAT_DETECT_SHIFT                    4
#define BCHP_DVP_HT_SW_INIT_FORMAT_DETECT_DEFAULT                  0

/* DVP_HT :: SW_INIT :: HDMI [03:03] */
#define BCHP_DVP_HT_SW_INIT_HDMI_MASK                              0x00000008
#define BCHP_DVP_HT_SW_INIT_HDMI_SHIFT                             3
#define BCHP_DVP_HT_SW_INIT_HDMI_DEFAULT                           0

/* DVP_HT :: SW_INIT :: HDMI_TX_0 [02:02] */
#define BCHP_DVP_HT_SW_INIT_HDMI_TX_0_MASK                         0x00000004
#define BCHP_DVP_HT_SW_INIT_HDMI_TX_0_SHIFT                        2
#define BCHP_DVP_HT_SW_INIT_HDMI_TX_0_DEFAULT                      0

/* DVP_HT :: SW_INIT :: TVG [01:01] */
#define BCHP_DVP_HT_SW_INIT_TVG_MASK                               0x00000002
#define BCHP_DVP_HT_SW_INIT_TVG_SHIFT                              1
#define BCHP_DVP_HT_SW_INIT_TVG_DEFAULT                            0

/* DVP_HT :: SW_INIT :: DVP [00:00] */
#define BCHP_DVP_HT_SW_INIT_DVP_MASK                               0x00000001
#define BCHP_DVP_HT_SW_INIT_DVP_SHIFT                              0
#define BCHP_DVP_HT_SW_INIT_DVP_DEFAULT                            0

/***************************************************************************
 *DVP_HT_TEST_PORT_CONFIGURATION - Top level test port configuration
 ***************************************************************************/
/* DVP_HT :: DVP_HT_TEST_PORT_CONFIGURATION :: reserved0 [31:04] */
#define BCHP_DVP_HT_DVP_HT_TEST_PORT_CONFIGURATION_reserved0_MASK  0xfffffff0
#define BCHP_DVP_HT_DVP_HT_TEST_PORT_CONFIGURATION_reserved0_SHIFT 4

/* DVP_HT :: DVP_HT_TEST_PORT_CONFIGURATION :: TP_OUT_MODULE_SELECT [03:00] */
#define BCHP_DVP_HT_DVP_HT_TEST_PORT_CONFIGURATION_TP_OUT_MODULE_SELECT_MASK 0x0000000f
#define BCHP_DVP_HT_DVP_HT_TEST_PORT_CONFIGURATION_TP_OUT_MODULE_SELECT_SHIFT 0
#define BCHP_DVP_HT_DVP_HT_TEST_PORT_CONFIGURATION_TP_OUT_MODULE_SELECT_DEFAULT 0

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_CFG_0 - HDMI TX 0 Input CRC Checker Configuration 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: reserved0 [31:03] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_reserved0_MASK    0xfffffff8
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_reserved0_SHIFT   3

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: OUTPUT_CRC_EXPECTS_INPUT_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_SHIFT 2
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: CRC_AUTO_CLEAR_ERROR [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_MASK 0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_SHIFT 1
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: CRC_RESET_MODE [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_RESET_MODE_MASK 0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_RESET_MODE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_RESET_MODE_DEFAULT 0

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_CFG_1 - HDMI TX 0 Input CRC Checker Configuration 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_1 :: CRC_EXPECTED_VALUE [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_SHIFT 16
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_DEFAULT 1

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_1 :: CRC_INITIAL_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_DEFAULT 1

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_CTL - HDMI TX 0 Input CRC Checker Control
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: reserved0 [31:05] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_reserved0_MASK      0xffffffe0
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_reserved0_SHIFT     5

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: CRC_CLEAR_ERROR [04:04] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CLEAR_ERROR_MASK 0x00000010
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CLEAR_ERROR_SHIFT 4
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CLEAR_ERROR_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: CRC_CHECK_ERROR [03:03] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CHECK_ERROR_MASK 0x00000008
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CHECK_ERROR_SHIFT 3
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CHECK_ERROR_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: RESET_AND_SAVE_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_SHIFT 2
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: SAVE_CRC [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_SAVE_CRC_MASK       0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_SAVE_CRC_SHIFT      1
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_SAVE_CRC_DEFAULT    0

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: ENABLE_CRC [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_ENABLE_CRC_MASK     0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_ENABLE_CRC_SHIFT    0
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_ENABLE_CRC_DEFAULT  1

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_STATUS_0 - HDMI TX 0 Input CRC Checker Status 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_STATUS_0 :: reserved0 [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0_reserved0_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0_reserved0_SHIFT 16

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_STATUS_0 :: CRC_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0_CRC_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0_CRC_VALUE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_STATUS_1 - HDMI TX 0 Input CRC Checker Status 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_STATUS_1 :: reserved0 [31:24] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1_reserved0_MASK 0xff000000
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1_reserved0_SHIFT 24

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_STATUS_1 :: CRC_WORDS_CHECKED [23:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_MASK 0x00ffffff
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_CFG_0 - HDMI TX 0 Channel CRC Checker Configuration 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: reserved0 [31:03] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_reserved0_MASK   0xfffffff8
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_reserved0_SHIFT  3

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: OUTPUT_CRC_EXPECTS_INPUT_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_SHIFT 2
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: CRC_AUTO_CLEAR_ERROR [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_MASK 0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_SHIFT 1
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: CRC_RESET_MODE [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_RESET_MODE_MASK 0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_RESET_MODE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_RESET_MODE_DEFAULT 0

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_CFG_1 - HDMI TX 0 Channel CRC Checker Configuration 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_1 :: CRC_EXPECTED_VALUE [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_SHIFT 16
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_DEFAULT 1

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_1 :: CRC_INITIAL_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_DEFAULT 1

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_CTL - HDMI TX 0 Channel CRC Checker Control
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: reserved0 [31:05] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_reserved0_MASK     0xffffffe0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_reserved0_SHIFT    5

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: CRC_CLEAR_ERROR [04:04] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CLEAR_ERROR_MASK 0x00000010
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CLEAR_ERROR_SHIFT 4
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CLEAR_ERROR_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: CRC_CHECK_ERROR [03:03] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CHECK_ERROR_MASK 0x00000008
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CHECK_ERROR_SHIFT 3
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CHECK_ERROR_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: RESET_AND_SAVE_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_SHIFT 2
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: SAVE_CRC [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_SAVE_CRC_MASK      0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_SAVE_CRC_SHIFT     1
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_SAVE_CRC_DEFAULT   0

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: ENABLE_CRC [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_ENABLE_CRC_MASK    0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_ENABLE_CRC_SHIFT   0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_ENABLE_CRC_DEFAULT 1

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 - HDMI TX 0 Channel CRC Checker Status 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 :: reserved0 [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0_reserved0_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0_reserved0_SHIFT 16

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 :: CRC_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0_CRC_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0_CRC_VALUE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 - HDMI TX 0 Channel CRC Checker Status 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 :: reserved0 [31:24] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1_reserved0_MASK 0xff000000
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1_reserved0_SHIFT 24

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 :: CRC_WORDS_CHECKED [23:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_MASK 0x00ffffff
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_0 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_0 :: reserved0 [31:31] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_0_reserved0_MASK             0x80000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_0_reserved0_SHIFT            31

/* DVP_HT :: HDMI_TX_0_TDG_CFG_0 :: DVO_0_NCO_STEP_SIZE [30:02] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_0_DVO_0_NCO_STEP_SIZE_MASK   0x7ffffffc
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_0_DVO_0_NCO_STEP_SIZE_SHIFT  2
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_0_DVO_0_NCO_STEP_SIZE_DEFAULT 92274688

/* DVP_HT :: HDMI_TX_0_TDG_CFG_0 :: DVO_0_TEST_MODE [01:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_0_DVO_0_TEST_MODE_MASK       0x00000003
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_0_DVO_0_TEST_MODE_SHIFT      0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_0_DVO_0_TEST_MODE_DEFAULT    0

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_1 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_1 :: reserved0 [31:10] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_1_reserved0_MASK             0xfffffc00
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_1_reserved0_SHIFT            10

/* DVP_HT :: HDMI_TX_0_TDG_CFG_1 :: DVO_0_COLOR_BAR_WIDTH [09:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_1_DVO_0_COLOR_BAR_WIDTH_MASK 0x000003ff
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_1_DVO_0_COLOR_BAR_WIDTH_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_1_DVO_0_COLOR_BAR_WIDTH_DEFAULT 240

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_2 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_2 :: reserved0 [31:24] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_2_reserved0_MASK             0xff000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_2_reserved0_SHIFT            24

/* DVP_HT :: HDMI_TX_0_TDG_CFG_2 :: DVO_0_COLOR_BAR_HIGH [23:12] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_2_DVO_0_COLOR_BAR_HIGH_MASK  0x00fff000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_2_DVO_0_COLOR_BAR_HIGH_SHIFT 12
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_2_DVO_0_COLOR_BAR_HIGH_DEFAULT 716

/* DVP_HT :: HDMI_TX_0_TDG_CFG_2 :: DVO_0_COLOR_BAR_LOW [11:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_2_DVO_0_COLOR_BAR_LOW_MASK   0x00000fff
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_2_DVO_0_COLOR_BAR_LOW_SHIFT  0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_2_DVO_0_COLOR_BAR_LOW_DEFAULT 0

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_3 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_3 :: reserved0 [31:24] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_reserved0_MASK             0xff000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_reserved0_SHIFT            24

/* DVP_HT :: HDMI_TX_0_TDG_CFG_3 :: DVO_0_COLOR_BAR_7 [23:21] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_7_MASK     0x00e00000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_7_SHIFT    21
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_7_DEFAULT  0

/* DVP_HT :: HDMI_TX_0_TDG_CFG_3 :: DVO_0_COLOR_BAR_6 [20:18] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_6_MASK     0x001c0000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_6_SHIFT    18
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_6_DEFAULT  1

/* DVP_HT :: HDMI_TX_0_TDG_CFG_3 :: DVO_0_COLOR_BAR_5 [17:15] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_5_MASK     0x00038000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_5_SHIFT    15
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_5_DEFAULT  4

/* DVP_HT :: HDMI_TX_0_TDG_CFG_3 :: DVO_0_COLOR_BAR_4 [14:12] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_4_MASK     0x00007000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_4_SHIFT    12
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_4_DEFAULT  5

/* DVP_HT :: HDMI_TX_0_TDG_CFG_3 :: DVO_0_COLOR_BAR_3 [11:09] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_3_MASK     0x00000e00
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_3_SHIFT    9
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_3_DEFAULT  2

/* DVP_HT :: HDMI_TX_0_TDG_CFG_3 :: DVO_0_COLOR_BAR_2 [08:06] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_2_MASK     0x000001c0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_2_SHIFT    6
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_2_DEFAULT  3

/* DVP_HT :: HDMI_TX_0_TDG_CFG_3 :: DVO_0_COLOR_BAR_1 [05:03] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_1_MASK     0x00000038
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_1_SHIFT    3
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_1_DEFAULT  6

/* DVP_HT :: HDMI_TX_0_TDG_CFG_3 :: DVO_0_COLOR_BAR_0 [02:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_0_MASK     0x00000007
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_0_SHIFT    0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_3_DVO_0_COLOR_BAR_0_DEFAULT  7

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_4 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_4 :: reserved0 [31:27] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_4_reserved0_MASK             0xf8000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_4_reserved0_SHIFT            27

/* DVP_HT :: HDMI_TX_0_TDG_CFG_4 :: DVO_0_GEN_TEST_HBP [26:16] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_4_DVO_0_GEN_TEST_HBP_MASK    0x07ff0000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_4_DVO_0_GEN_TEST_HBP_SHIFT   16
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_4_DVO_0_GEN_TEST_HBP_DEFAULT 148

/* DVP_HT :: HDMI_TX_0_TDG_CFG_4 :: reserved1 [15:11] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_4_reserved1_MASK             0x0000f800
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_4_reserved1_SHIFT            11

/* DVP_HT :: HDMI_TX_0_TDG_CFG_4 :: DVO_0_GEN_TEST_HSP [10:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_4_DVO_0_GEN_TEST_HSP_MASK    0x000007ff
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_4_DVO_0_GEN_TEST_HSP_SHIFT   0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_4_DVO_0_GEN_TEST_HSP_DEFAULT 44

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_5 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_5 :: reserved0 [31:29] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_5_reserved0_MASK             0xe0000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_5_reserved0_SHIFT            29

/* DVP_HT :: HDMI_TX_0_TDG_CFG_5 :: DVO_0_GEN_TEST_HFP [28:16] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_5_DVO_0_GEN_TEST_HFP_MASK    0x1fff0000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_5_DVO_0_GEN_TEST_HFP_SHIFT   16
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_5_DVO_0_GEN_TEST_HFP_DEFAULT 88

/* DVP_HT :: HDMI_TX_0_TDG_CFG_5 :: reserved1 [15:14] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_5_reserved1_MASK             0x0000c000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_5_reserved1_SHIFT            14

/* DVP_HT :: HDMI_TX_0_TDG_CFG_5 :: DVO_0_GEN_TEST_HAP [13:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_5_DVO_0_GEN_TEST_HAP_MASK    0x00003fff
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_5_DVO_0_GEN_TEST_HAP_SHIFT   0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_5_DVO_0_GEN_TEST_HAP_DEFAULT 1920

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_6 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_6 :: DVO_0_GEN_TEST_HSP_POL [31:31] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_HSP_POL_MASK 0x80000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_HSP_POL_SHIFT 31
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_HSP_POL_DEFAULT 1

/* DVP_HT :: HDMI_TX_0_TDG_CFG_6 :: DVO_0_GEN_TEST_VSP_POL [30:30] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_VSP_POL_MASK 0x40000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_VSP_POL_SHIFT 30
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_VSP_POL_DEFAULT 1

/* DVP_HT :: HDMI_TX_0_TDG_CFG_6 :: reserved0 [29:29] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_reserved0_MASK             0x20000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_reserved0_SHIFT            29

/* DVP_HT :: HDMI_TX_0_TDG_CFG_6 :: DVO_0_GEN_TEST_VBP_1 [28:20] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_VBP_1_MASK  0x1ff00000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_VBP_1_SHIFT 20
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_VBP_1_DEFAULT 15

/* DVP_HT :: HDMI_TX_0_TDG_CFG_6 :: reserved1 [19:15] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_reserved1_MASK             0x000f8000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_reserved1_SHIFT            15

/* DVP_HT :: HDMI_TX_0_TDG_CFG_6 :: DVO_0_GEN_TEST_VSP_1 [14:10] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_VSP_1_MASK  0x00007c00
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_VSP_1_SHIFT 10
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_VSP_1_DEFAULT 5

/* DVP_HT :: HDMI_TX_0_TDG_CFG_6 :: reserved2 [09:07] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_reserved2_MASK             0x00000380
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_reserved2_SHIFT            7

/* DVP_HT :: HDMI_TX_0_TDG_CFG_6 :: DVO_0_GEN_TEST_VFP_1 [06:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_VFP_1_MASK  0x0000007f
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_VFP_1_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_6_DVO_0_GEN_TEST_VFP_1_DEFAULT 2

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_7 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_7 :: reserved0 [31:27] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_7_reserved0_MASK             0xf8000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_7_reserved0_SHIFT            27

/* DVP_HT :: HDMI_TX_0_TDG_CFG_7 :: DVO_0_GEN_TEST_VSP_OFFSET_1 [26:13] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_7_DVO_0_GEN_TEST_VSP_OFFSET_1_MASK 0x07ffe000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_7_DVO_0_GEN_TEST_VSP_OFFSET_1_SHIFT 13
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_7_DVO_0_GEN_TEST_VSP_OFFSET_1_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_TDG_CFG_7 :: DVO_0_GEN_TEST_VAL_1 [12:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_7_DVO_0_GEN_TEST_VAL_1_MASK  0x00001fff
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_7_DVO_0_GEN_TEST_VAL_1_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_7_DVO_0_GEN_TEST_VAL_1_DEFAULT 540

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_8 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_8 :: reserved0 [31:29] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_reserved0_MASK             0xe0000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_reserved0_SHIFT            29

/* DVP_HT :: HDMI_TX_0_TDG_CFG_8 :: DVO_0_GEN_TEST_VBP_2 [28:20] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_DVO_0_GEN_TEST_VBP_2_MASK  0x1ff00000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_DVO_0_GEN_TEST_VBP_2_SHIFT 20
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_DVO_0_GEN_TEST_VBP_2_DEFAULT 15

/* DVP_HT :: HDMI_TX_0_TDG_CFG_8 :: reserved1 [19:15] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_reserved1_MASK             0x000f8000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_reserved1_SHIFT            15

/* DVP_HT :: HDMI_TX_0_TDG_CFG_8 :: DVO_0_GEN_TEST_VSP_2 [14:10] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_DVO_0_GEN_TEST_VSP_2_MASK  0x00007c00
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_DVO_0_GEN_TEST_VSP_2_SHIFT 10
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_DVO_0_GEN_TEST_VSP_2_DEFAULT 5

/* DVP_HT :: HDMI_TX_0_TDG_CFG_8 :: reserved2 [09:07] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_reserved2_MASK             0x00000380
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_reserved2_SHIFT            7

/* DVP_HT :: HDMI_TX_0_TDG_CFG_8 :: DVO_0_GEN_TEST_VFP_2 [06:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_DVO_0_GEN_TEST_VFP_2_MASK  0x0000007f
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_DVO_0_GEN_TEST_VFP_2_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_8_DVO_0_GEN_TEST_VFP_2_DEFAULT 3

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_9 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_9 :: reserved0 [31:27] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_9_reserved0_MASK             0xf8000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_9_reserved0_SHIFT            27

/* DVP_HT :: HDMI_TX_0_TDG_CFG_9 :: DVO_0_GEN_TEST_VSP_OFFSET_2 [26:13] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_9_DVO_0_GEN_TEST_VSP_OFFSET_2_MASK 0x07ffe000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_9_DVO_0_GEN_TEST_VSP_OFFSET_2_SHIFT 13
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_9_DVO_0_GEN_TEST_VSP_OFFSET_2_DEFAULT 1100

/* DVP_HT :: HDMI_TX_0_TDG_CFG_9 :: DVO_0_GEN_TEST_VAL_2 [12:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_9_DVO_0_GEN_TEST_VAL_2_MASK  0x00001fff
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_9_DVO_0_GEN_TEST_VAL_2_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_9_DVO_0_GEN_TEST_VAL_2_DEFAULT 540

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_10 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_10 :: reserved0 [31:28] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_10_reserved0_MASK            0xf0000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_10_reserved0_SHIFT           28

/* DVP_HT :: HDMI_TX_0_TDG_CFG_10 :: DVO_0_FLAT_FIELD_2_RED [27:16] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_10_DVO_0_FLAT_FIELD_2_RED_MASK 0x0fff0000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_10_DVO_0_FLAT_FIELD_2_RED_SHIFT 16
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_10_DVO_0_FLAT_FIELD_2_RED_DEFAULT 275

/* DVP_HT :: HDMI_TX_0_TDG_CFG_10 :: reserved1 [15:12] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_10_reserved1_MASK            0x0000f000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_10_reserved1_SHIFT           12

/* DVP_HT :: HDMI_TX_0_TDG_CFG_10 :: DVO_0_FLAT_FIELD_1_RED [11:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_10_DVO_0_FLAT_FIELD_1_RED_MASK 0x00000fff
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_10_DVO_0_FLAT_FIELD_1_RED_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_10_DVO_0_FLAT_FIELD_1_RED_DEFAULT 134

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_11 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_11 :: reserved0 [31:28] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_11_reserved0_MASK            0xf0000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_11_reserved0_SHIFT           28

/* DVP_HT :: HDMI_TX_0_TDG_CFG_11 :: DVO_0_FLAT_FIELD_2_GREEN [27:16] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_11_DVO_0_FLAT_FIELD_2_GREEN_MASK 0x0fff0000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_11_DVO_0_FLAT_FIELD_2_GREEN_SHIFT 16
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_11_DVO_0_FLAT_FIELD_2_GREEN_DEFAULT 275

/* DVP_HT :: HDMI_TX_0_TDG_CFG_11 :: reserved1 [15:12] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_11_reserved1_MASK            0x0000f000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_11_reserved1_SHIFT           12

/* DVP_HT :: HDMI_TX_0_TDG_CFG_11 :: DVO_0_FLAT_FIELD_1_GREEN [11:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_11_DVO_0_FLAT_FIELD_1_GREEN_MASK 0x00000fff
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_11_DVO_0_FLAT_FIELD_1_GREEN_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_11_DVO_0_FLAT_FIELD_1_GREEN_DEFAULT 134

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_12 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_12 :: reserved0 [31:28] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_12_reserved0_MASK            0xf0000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_12_reserved0_SHIFT           28

/* DVP_HT :: HDMI_TX_0_TDG_CFG_12 :: DVO_0_FLAT_FIELD_2_BLUE [27:16] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_12_DVO_0_FLAT_FIELD_2_BLUE_MASK 0x0fff0000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_12_DVO_0_FLAT_FIELD_2_BLUE_SHIFT 16
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_12_DVO_0_FLAT_FIELD_2_BLUE_DEFAULT 275

/* DVP_HT :: HDMI_TX_0_TDG_CFG_12 :: reserved1 [15:12] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_12_reserved1_MASK            0x0000f000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_12_reserved1_SHIFT           12

/* DVP_HT :: HDMI_TX_0_TDG_CFG_12 :: DVO_0_FLAT_FIELD_1_BLUE [11:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_12_DVO_0_FLAT_FIELD_1_BLUE_MASK 0x00000fff
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_12_DVO_0_FLAT_FIELD_1_BLUE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_12_DVO_0_FLAT_FIELD_1_BLUE_DEFAULT 134

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_13 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_13 :: DVO_0_GEN_INIT_VAL_MSN [31:28] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_13_DVO_0_GEN_INIT_VAL_MSN_MASK 0xf0000000
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_13_DVO_0_GEN_INIT_VAL_MSN_SHIFT 28
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_13_DVO_0_GEN_INIT_VAL_MSN_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_TDG_CFG_13 :: reserved0 [27:04] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_13_reserved0_MASK            0x0ffffff0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_13_reserved0_SHIFT           4

/* DVP_HT :: HDMI_TX_0_TDG_CFG_13 :: DVO_0_CONSTANT_NON_DE_PIXELS [03:03] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_13_DVO_0_CONSTANT_NON_DE_PIXELS_MASK 0x00000008
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_13_DVO_0_CONSTANT_NON_DE_PIXELS_SHIFT 3
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_13_DVO_0_CONSTANT_NON_DE_PIXELS_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_TDG_CFG_13 :: DVO_0_GEN_TEST_MODE [02:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_13_DVO_0_GEN_TEST_MODE_MASK  0x00000007
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_13_DVO_0_GEN_TEST_MODE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_13_DVO_0_GEN_TEST_MODE_DEFAULT 0

/***************************************************************************
 *HDMI_TX_0_TDG_CFG_14 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TDG_CFG_14 :: DVO_0_GEN_INIT_VAL [31:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_14_DVO_0_GEN_INIT_VAL_MASK   0xffffffff
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_14_DVO_0_GEN_INIT_VAL_SHIFT  0
#define BCHP_DVP_HT_HDMI_TX_0_TDG_CFG_14_DVO_0_GEN_INIT_VAL_DEFAULT 1

/***************************************************************************
 *SPARE_REGISTER_BITS_0 - Spare Bits For ECO's
 ***************************************************************************/
/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_31 [31:31] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_31_MASK        0x80000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_31_SHIFT       31
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_31_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_30 [30:30] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_30_MASK        0x40000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_30_SHIFT       30
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_30_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_29 [29:29] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_29_MASK        0x20000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_29_SHIFT       29
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_29_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_28 [28:28] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_28_MASK        0x10000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_28_SHIFT       28
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_28_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_27 [27:27] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_27_MASK        0x08000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_27_SHIFT       27
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_27_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_26 [26:26] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_26_MASK        0x04000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_26_SHIFT       26
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_26_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_25 [25:25] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_25_MASK        0x02000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_25_SHIFT       25
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_25_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_24 [24:24] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_24_MASK        0x01000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_24_SHIFT       24
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_24_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_23 [23:23] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_23_MASK        0x00800000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_23_SHIFT       23
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_23_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_22 [22:22] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_22_MASK        0x00400000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_22_SHIFT       22
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_22_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_21 [21:21] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_21_MASK        0x00200000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_21_SHIFT       21
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_21_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_20 [20:20] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_20_MASK        0x00100000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_20_SHIFT       20
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_20_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_19 [19:19] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_19_MASK        0x00080000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_19_SHIFT       19
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_19_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_18 [18:18] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_18_MASK        0x00040000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_18_SHIFT       18
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_18_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_17 [17:17] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_17_MASK        0x00020000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_17_SHIFT       17
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_17_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_16 [16:16] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_16_MASK        0x00010000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_16_SHIFT       16
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_16_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_15 [15:15] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_15_MASK        0x00008000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_15_SHIFT       15
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_15_DEFAULT     0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_14 [14:14] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_14_MASK        0x00004000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_14_SHIFT       14
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_14_DEFAULT     0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_13 [13:13] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_13_MASK        0x00002000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_13_SHIFT       13
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_13_DEFAULT     0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_12 [12:12] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_12_MASK        0x00001000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_12_SHIFT       12
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_12_DEFAULT     0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_11 [11:11] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_11_MASK        0x00000800
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_11_SHIFT       11
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_11_DEFAULT     0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_10 [10:10] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_10_MASK        0x00000400
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_10_SHIFT       10
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_10_DEFAULT     0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_9 [09:09] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_9_MASK         0x00000200
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_9_SHIFT        9
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_9_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_8 [08:08] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_8_MASK         0x00000100
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_8_SHIFT        8
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_8_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_7 [07:07] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_7_MASK         0x00000080
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_7_SHIFT        7
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_7_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_6 [06:06] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_6_MASK         0x00000040
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_6_SHIFT        6
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_6_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_5 [05:05] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_5_MASK         0x00000020
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_5_SHIFT        5
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_5_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_4 [04:04] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_4_MASK         0x00000010
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_4_SHIFT        4
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_4_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_3 [03:03] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_3_MASK         0x00000008
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_3_SHIFT        3
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_3_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_2 [02:02] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_2_MASK         0x00000004
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_2_SHIFT        2
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_2_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_1 [01:01] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_1_MASK         0x00000002
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_1_SHIFT        1
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_1_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_0 [00:00] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_0_MASK         0x00000001
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_0_SHIFT        0
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_0_DEFAULT      0

#endif /* #ifndef BCHP_DVP_HT_H__ */

/* End of File */
