
final_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f7c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001fbc  0800610c  0800610c  0000710c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080c8  080080c8  0000a0d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080080c8  080080c8  000090c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080d0  080080d0  0000a0d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080d0  080080d0  000090d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080080d4  080080d4  000090d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d8  20000000  080080d8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006dc  200000d8  080081b0  0000a0d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007b4  080081b0  0000a7b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a0d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011da6  00000000  00000000  0000a108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000262d  00000000  00000000  0001beae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa8  00000000  00000000  0001e4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c03  00000000  00000000  0001f488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027cb3  00000000  00000000  0002008b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001367c  00000000  00000000  00047d3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000efbf9  00000000  00000000  0005b3ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014afb3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ba8  00000000  00000000  0014aff8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0014fba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d8 	.word	0x200000d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080060f4 	.word	0x080060f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000dc 	.word	0x200000dc
 80001cc:	080060f4 	.word	0x080060f4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <HAL_GPIO_EXTI_Callback>:
    {0, 1, 0, 8},  // Bęben 1
    {0, 1, 0, 48}, // Bęben 2
    {0, 1, 0, 88}  // Bęben 3
};

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == B1_Pin)
 80005a6:	88fb      	ldrh	r3, [r7, #6]
 80005a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80005ac:	d15a      	bne.n	8000664 <HAL_GPIO_EXTI_Callback+0xc8>
    {
        static uint32_t ostatni_click = 0;

        static uint8_t rng_zainicjowane = 0;

        if(HAL_GetTick() - ostatni_click < 500) return;
 80005ae:	f001 fa5f 	bl	8001a70 <HAL_GetTick>
 80005b2:	4602      	mov	r2, r0
 80005b4:	4b2d      	ldr	r3, [pc, #180]	@ (800066c <HAL_GPIO_EXTI_Callback+0xd0>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	1ad3      	subs	r3, r2, r3
 80005ba:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80005be:	d350      	bcc.n	8000662 <HAL_GPIO_EXTI_Callback+0xc6>
        ostatni_click = HAL_GetTick();
 80005c0:	f001 fa56 	bl	8001a70 <HAL_GetTick>
 80005c4:	4603      	mov	r3, r0
 80005c6:	4a29      	ldr	r2, [pc, #164]	@ (800066c <HAL_GPIO_EXTI_Callback+0xd0>)
 80005c8:	6013      	str	r3, [r2, #0]

        if(rng_zainicjowane == 0) {
 80005ca:	4b29      	ldr	r3, [pc, #164]	@ (8000670 <HAL_GPIO_EXTI_Callback+0xd4>)
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d108      	bne.n	80005e4 <HAL_GPIO_EXTI_Callback+0x48>
            srand(HAL_GetTick());
 80005d2:	f001 fa4d 	bl	8001a70 <HAL_GetTick>
 80005d6:	4603      	mov	r3, r0
 80005d8:	4618      	mov	r0, r3
 80005da:	f004 fba9 	bl	8004d30 <srand>
            rng_zainicjowane = 1;
 80005de:	4b24      	ldr	r3, [pc, #144]	@ (8000670 <HAL_GPIO_EXTI_Callback+0xd4>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	701a      	strb	r2, [r3, #0]
        }

        if(gra_aktywna == 0){
 80005e4:	4b23      	ldr	r3, [pc, #140]	@ (8000674 <HAL_GPIO_EXTI_Callback+0xd8>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d13a      	bne.n	8000664 <HAL_GPIO_EXTI_Callback+0xc8>
            if(credits > 0){
 80005ee:	4b22      	ldr	r3, [pc, #136]	@ (8000678 <HAL_GPIO_EXTI_Callback+0xdc>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	dd31      	ble.n	800065a <HAL_GPIO_EXTI_Callback+0xbe>
                credits--;
 80005f6:	4b20      	ldr	r3, [pc, #128]	@ (8000678 <HAL_GPIO_EXTI_Callback+0xdc>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	3b01      	subs	r3, #1
 80005fc:	4a1e      	ldr	r2, [pc, #120]	@ (8000678 <HAL_GPIO_EXTI_Callback+0xdc>)
 80005fe:	6013      	str	r3, [r2, #0]
                brak_kasy = 0;
 8000600:	4b1e      	ldr	r3, [pc, #120]	@ (800067c <HAL_GPIO_EXTI_Callback+0xe0>)
 8000602:	2200      	movs	r2, #0
 8000604:	701a      	strb	r2, [r3, #0]
                gra_aktywna = 1;
 8000606:	4b1b      	ldr	r3, [pc, #108]	@ (8000674 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000608:	2201      	movs	r2, #1
 800060a:	701a      	strb	r2, [r3, #0]

                for(int i=0; i<3; i++){
 800060c:	2300      	movs	r3, #0
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	e007      	b.n	8000622 <HAL_GPIO_EXTI_Callback+0x86>
                    stan_bebna[i] = 1;
 8000612:	4a1b      	ldr	r2, [pc, #108]	@ (8000680 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	2101      	movs	r1, #1
 8000618:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                for(int i=0; i<3; i++){
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	3301      	adds	r3, #1
 8000620:	60fb      	str	r3, [r7, #12]
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	2b02      	cmp	r3, #2
 8000626:	ddf4      	ble.n	8000612 <HAL_GPIO_EXTI_Callback+0x76>
                }

                czas_startu = HAL_GetTick();
 8000628:	f001 fa22 	bl	8001a70 <HAL_GetTick>
 800062c:	4603      	mov	r3, r0
 800062e:	4a15      	ldr	r2, [pc, #84]	@ (8000684 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000630:	6013      	str	r3, [r2, #0]

                czas_trwania = (rand() % 4000) + 3000;
 8000632:	f004 fbab 	bl	8004d8c <rand>
 8000636:	4602      	mov	r2, r0
 8000638:	4b13      	ldr	r3, [pc, #76]	@ (8000688 <HAL_GPIO_EXTI_Callback+0xec>)
 800063a:	fb83 1302 	smull	r1, r3, r3, r2
 800063e:	1219      	asrs	r1, r3, #8
 8000640:	17d3      	asrs	r3, r2, #31
 8000642:	1acb      	subs	r3, r1, r3
 8000644:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8000648:	fb01 f303 	mul.w	r3, r1, r3
 800064c:	1ad3      	subs	r3, r2, r3
 800064e:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8000652:	461a      	mov	r2, r3
 8000654:	4b0d      	ldr	r3, [pc, #52]	@ (800068c <HAL_GPIO_EXTI_Callback+0xf0>)
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	e004      	b.n	8000664 <HAL_GPIO_EXTI_Callback+0xc8>
            } else {
                brak_kasy = 1;
 800065a:	4b08      	ldr	r3, [pc, #32]	@ (800067c <HAL_GPIO_EXTI_Callback+0xe0>)
 800065c:	2201      	movs	r2, #1
 800065e:	701a      	strb	r2, [r3, #0]
 8000660:	e000      	b.n	8000664 <HAL_GPIO_EXTI_Callback+0xc8>
        if(HAL_GetTick() - ostatni_click < 500) return;
 8000662:	bf00      	nop
            }
        }
    }
}
 8000664:	3710      	adds	r7, #16
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	20000250 	.word	0x20000250
 8000670:	20000254 	.word	0x20000254
 8000674:	20000240 	.word	0x20000240
 8000678:	20000000 	.word	0x20000000
 800067c:	2000024c 	.word	0x2000024c
 8000680:	20000234 	.word	0x20000234
 8000684:	20000244 	.word	0x20000244
 8000688:	10624dd3 	.word	0x10624dd3
 800068c:	20000248 	.word	0x20000248

08000690 <__io_putchar>:

int __io_putchar(int ch) {
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000698:	1d39      	adds	r1, r7, #4
 800069a:	f04f 33ff 	mov.w	r3, #4294967295
 800069e:	2201      	movs	r2, #1
 80006a0:	4803      	ldr	r0, [pc, #12]	@ (80006b0 <__io_putchar+0x20>)
 80006a2:	f003 fd1f 	bl	80040e4 <HAL_UART_Transmit>
    return ch;
 80006a6:	687b      	ldr	r3, [r7, #4]
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	200001ac 	.word	0x200001ac

080006b4 <__io_getchar>:

int __io_getchar(void){
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
	uint8_t ch;
	HAL_UART_Receive(&huart2, &ch, 1, HAL_MAX_DELAY);
 80006ba:	1df9      	adds	r1, r7, #7
 80006bc:	f04f 33ff 	mov.w	r3, #4294967295
 80006c0:	2201      	movs	r2, #1
 80006c2:	4807      	ldr	r0, [pc, #28]	@ (80006e0 <__io_getchar+0x2c>)
 80006c4:	f003 fd97 	bl	80041f6 <HAL_UART_Receive>
	HAL_UART_Transmit(&huart2, &ch, 1, HAL_MAX_DELAY);
 80006c8:	1df9      	adds	r1, r7, #7
 80006ca:	f04f 33ff 	mov.w	r3, #4294967295
 80006ce:	2201      	movs	r2, #1
 80006d0:	4803      	ldr	r0, [pc, #12]	@ (80006e0 <__io_getchar+0x2c>)
 80006d2:	f003 fd07 	bl	80040e4 <HAL_UART_Transmit>
	return (int)ch;
 80006d6:	79fb      	ldrb	r3, [r7, #7]
}
 80006d8:	4618      	mov	r0, r3
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	200001ac 	.word	0x200001ac

080006e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b098      	sub	sp, #96	@ 0x60
 80006e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ea:	f001 f951 	bl	8001990 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ee:	f000 fa01 	bl	8000af4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006f2:	f000 fb43 	bl	8000d7c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006f6:	f000 fb11 	bl	8000d1c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80006fa:	f000 fa4d 	bl	8000b98 <MX_I2C1_Init>
  MX_SPI1_Init();
 80006fe:	f000 facf 	bl	8000ca0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  char buffor[40];

      // inicjalizacja wyświetlacza
      ssd1306_Init();
 8000702:	f000 fc45 	bl	8000f90 <ssd1306_Init>
      ssd1306_Fill(Black);
 8000706:	2000      	movs	r0, #0
 8000708:	f000 fcac 	bl	8001064 <ssd1306_Fill>
      ssd1306_UpdateScreen();
 800070c:	f000 fcc2 	bl	8001094 <ssd1306_UpdateScreen>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  ssd1306_Fill(Black);
 8000710:	2000      	movs	r0, #0
 8000712:	f000 fca7 	bl	8001064 <ssd1306_Fill>

	          	 ssd1306_SetCursor(0, 0);
 8000716:	2100      	movs	r1, #0
 8000718:	2000      	movs	r0, #0
 800071a:	f000 fded 	bl	80012f8 <ssd1306_SetCursor>

	          	 sprintf(buffor, "Kredyty: %d", credits);
 800071e:	4ba2      	ldr	r3, [pc, #648]	@ (80009a8 <main+0x2c4>)
 8000720:	681a      	ldr	r2, [r3, #0]
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	49a1      	ldr	r1, [pc, #644]	@ (80009ac <main+0x2c8>)
 8000726:	4618      	mov	r0, r3
 8000728:	f004 fc30 	bl	8004f8c <siprintf>

	          	 ssd1306_WriteString(buffor, Font_6x8, White);
 800072c:	4ba0      	ldr	r3, [pc, #640]	@ (80009b0 <main+0x2cc>)
 800072e:	1d38      	adds	r0, r7, #4
 8000730:	2201      	movs	r2, #1
 8000732:	9200      	str	r2, [sp, #0]
 8000734:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000736:	f000 fdb9 	bl	80012ac <ssd1306_WriteString>

	          	 for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 15, White); }
 800073a:	2300      	movs	r3, #0
 800073c:	657b      	str	r3, [r7, #84]	@ 0x54
 800073e:	e009      	b.n	8000754 <main+0x70>
 8000740:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000742:	b2db      	uxtb	r3, r3
 8000744:	2201      	movs	r2, #1
 8000746:	210f      	movs	r1, #15
 8000748:	4618      	mov	r0, r3
 800074a:	f000 fccb 	bl	80010e4 <ssd1306_DrawPixel>
 800074e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000750:	3301      	adds	r3, #1
 8000752:	657b      	str	r3, [r7, #84]	@ 0x54
 8000754:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000756:	2b7f      	cmp	r3, #127	@ 0x7f
 8000758:	ddf2      	ble.n	8000740 <main+0x5c>

	          	 for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 48, White); }
 800075a:	2300      	movs	r3, #0
 800075c:	653b      	str	r3, [r7, #80]	@ 0x50
 800075e:	e009      	b.n	8000774 <main+0x90>
 8000760:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000762:	b2db      	uxtb	r3, r3
 8000764:	2201      	movs	r2, #1
 8000766:	2130      	movs	r1, #48	@ 0x30
 8000768:	4618      	mov	r0, r3
 800076a:	f000 fcbb 	bl	80010e4 <ssd1306_DrawPixel>
 800076e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000770:	3301      	adds	r3, #1
 8000772:	653b      	str	r3, [r7, #80]	@ 0x50
 8000774:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000776:	2b7f      	cmp	r3, #127	@ 0x7f
 8000778:	ddf2      	ble.n	8000760 <main+0x7c>

	          	 ssd1306_SetCursor(0, 27);
 800077a:	211b      	movs	r1, #27
 800077c:	2000      	movs	r0, #0
 800077e:	f000 fdbb 	bl	80012f8 <ssd1306_SetCursor>
	          	 ssd1306_WriteString(">", Font_7x10, White);
 8000782:	4b8c      	ldr	r3, [pc, #560]	@ (80009b4 <main+0x2d0>)
 8000784:	2201      	movs	r2, #1
 8000786:	9200      	str	r2, [sp, #0]
 8000788:	cb0e      	ldmia	r3, {r1, r2, r3}
 800078a:	488b      	ldr	r0, [pc, #556]	@ (80009b8 <main+0x2d4>)
 800078c:	f000 fd8e 	bl	80012ac <ssd1306_WriteString>

	          	 ssd1306_SetCursor(120, 27);
 8000790:	211b      	movs	r1, #27
 8000792:	2078      	movs	r0, #120	@ 0x78
 8000794:	f000 fdb0 	bl	80012f8 <ssd1306_SetCursor>
	          	 ssd1306_WriteString("<", Font_7x10, White);
 8000798:	4b86      	ldr	r3, [pc, #536]	@ (80009b4 <main+0x2d0>)
 800079a:	2201      	movs	r2, #1
 800079c:	9200      	str	r2, [sp, #0]
 800079e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80007a0:	4886      	ldr	r0, [pc, #536]	@ (80009bc <main+0x2d8>)
 80007a2:	f000 fd83 	bl	80012ac <ssd1306_WriteString>

	          	 for(int i=0; i < 3;i++){
 80007a6:	2300      	movs	r3, #0
 80007a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80007aa:	e0a6      	b.n	80008fa <main+0x216>

	          		 if(stan_bebna[i] == 1){
 80007ac:	4a84      	ldr	r2, [pc, #528]	@ (80009c0 <main+0x2dc>)
 80007ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007b4:	2b01      	cmp	r3, #1
 80007b6:	d161      	bne.n	800087c <main+0x198>

	          			 uint32_t dodatkowe_opoznienie = i * 1000;
 80007b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007ba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80007be:	fb02 f303 	mul.w	r3, r2, r3
 80007c2:	637b      	str	r3, [r7, #52]	@ 0x34

	          			 if(HAL_GetTick() - czas_startu > (czas_trwania + dodatkowe_opoznienie)){
 80007c4:	f001 f954 	bl	8001a70 <HAL_GetTick>
 80007c8:	4602      	mov	r2, r0
 80007ca:	4b7e      	ldr	r3, [pc, #504]	@ (80009c4 <main+0x2e0>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	1ad2      	subs	r2, r2, r3
 80007d0:	4b7d      	ldr	r3, [pc, #500]	@ (80009c8 <main+0x2e4>)
 80007d2:	6819      	ldr	r1, [r3, #0]
 80007d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007d6:	440b      	add	r3, r1
 80007d8:	429a      	cmp	r2, r3
 80007da:	d90c      	bls.n	80007f6 <main+0x112>
	          				 if(beben[i].pixel_offset == 0){
 80007dc:	4a7b      	ldr	r2, [pc, #492]	@ (80009cc <main+0x2e8>)
 80007de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007e0:	011b      	lsls	r3, r3, #4
 80007e2:	4413      	add	r3, r2
 80007e4:	3308      	adds	r3, #8
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d104      	bne.n	80007f6 <main+0x112>
	          					 stan_bebna[i] = 0;
 80007ec:	4a74      	ldr	r2, [pc, #464]	@ (80009c0 <main+0x2dc>)
 80007ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007f0:	2100      	movs	r1, #0
 80007f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	          				 }
	          			 }

	                       if(stan_bebna[i] == 1) {
 80007f6:	4a72      	ldr	r2, [pc, #456]	@ (80009c0 <main+0x2dc>)
 80007f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d13c      	bne.n	800087c <main+0x198>
	          			     beben[i].pixel_offset += speed; // Przesuwanie o 'speed' px
 8000802:	4a72      	ldr	r2, [pc, #456]	@ (80009cc <main+0x2e8>)
 8000804:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000806:	011b      	lsls	r3, r3, #4
 8000808:	4413      	add	r3, r2
 800080a:	3308      	adds	r3, #8
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	4b70      	ldr	r3, [pc, #448]	@ (80009d0 <main+0x2ec>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	441a      	add	r2, r3
 8000814:	496d      	ldr	r1, [pc, #436]	@ (80009cc <main+0x2e8>)
 8000816:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000818:	011b      	lsls	r3, r3, #4
 800081a:	440b      	add	r3, r1
 800081c:	3308      	adds	r3, #8
 800081e:	601a      	str	r2, [r3, #0]

	                           if(beben[i].pixel_offset >= 32){
 8000820:	4a6a      	ldr	r2, [pc, #424]	@ (80009cc <main+0x2e8>)
 8000822:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000824:	011b      	lsls	r3, r3, #4
 8000826:	4413      	add	r3, r2
 8000828:	3308      	adds	r3, #8
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	2b1f      	cmp	r3, #31
 800082e:	dd25      	ble.n	800087c <main+0x198>
	                               beben[i].pixel_offset =  0;
 8000830:	4a66      	ldr	r2, [pc, #408]	@ (80009cc <main+0x2e8>)
 8000832:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000834:	011b      	lsls	r3, r3, #4
 8000836:	4413      	add	r3, r2
 8000838:	3308      	adds	r3, #8
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
	                               beben[i].obecny_symbol = beben[i].nas_symbol;
 800083e:	4a63      	ldr	r2, [pc, #396]	@ (80009cc <main+0x2e8>)
 8000840:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000842:	011b      	lsls	r3, r3, #4
 8000844:	4413      	add	r3, r2
 8000846:	3304      	adds	r3, #4
 8000848:	681a      	ldr	r2, [r3, #0]
 800084a:	4960      	ldr	r1, [pc, #384]	@ (80009cc <main+0x2e8>)
 800084c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800084e:	011b      	lsls	r3, r3, #4
 8000850:	440b      	add	r3, r1
 8000852:	601a      	str	r2, [r3, #0]
	                               beben[i].nas_symbol = rand() % 7;
 8000854:	f004 fa9a 	bl	8004d8c <rand>
 8000858:	4602      	mov	r2, r0
 800085a:	4b5e      	ldr	r3, [pc, #376]	@ (80009d4 <main+0x2f0>)
 800085c:	fb83 1302 	smull	r1, r3, r3, r2
 8000860:	4413      	add	r3, r2
 8000862:	1099      	asrs	r1, r3, #2
 8000864:	17d3      	asrs	r3, r2, #31
 8000866:	1ac9      	subs	r1, r1, r3
 8000868:	460b      	mov	r3, r1
 800086a:	00db      	lsls	r3, r3, #3
 800086c:	1a5b      	subs	r3, r3, r1
 800086e:	1ad1      	subs	r1, r2, r3
 8000870:	4a56      	ldr	r2, [pc, #344]	@ (80009cc <main+0x2e8>)
 8000872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000874:	011b      	lsls	r3, r3, #4
 8000876:	4413      	add	r3, r2
 8000878:	3304      	adds	r3, #4
 800087a:	6019      	str	r1, [r3, #0]
	                           }
	                       }
	          		 }

	                   int symbol_obecny_y = beben[i].pixel_offset + 16;
 800087c:	4a53      	ldr	r2, [pc, #332]	@ (80009cc <main+0x2e8>)
 800087e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000880:	011b      	lsls	r3, r3, #4
 8000882:	4413      	add	r3, r2
 8000884:	3308      	adds	r3, #8
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	3310      	adds	r3, #16
 800088a:	633b      	str	r3, [r7, #48]	@ 0x30
	                   int symbol_nastepny_y = symbol_obecny_y - 32;
 800088c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800088e:	3b20      	subs	r3, #32
 8000890:	62fb      	str	r3, [r7, #44]	@ 0x2c

	                   ssd1306_DrawBitmap(beben[i].x_poz, symbol_obecny_y, epd_bitmap_allArray[beben[i].obecny_symbol], 32, 32, White);
 8000892:	4a4e      	ldr	r2, [pc, #312]	@ (80009cc <main+0x2e8>)
 8000894:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000896:	011b      	lsls	r3, r3, #4
 8000898:	4413      	add	r3, r2
 800089a:	330c      	adds	r3, #12
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	b2d8      	uxtb	r0, r3
 80008a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008a2:	b2d9      	uxtb	r1, r3
 80008a4:	4a49      	ldr	r2, [pc, #292]	@ (80009cc <main+0x2e8>)
 80008a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80008a8:	011b      	lsls	r3, r3, #4
 80008aa:	4413      	add	r3, r2
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a4a      	ldr	r2, [pc, #296]	@ (80009d8 <main+0x2f4>)
 80008b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008b4:	2301      	movs	r3, #1
 80008b6:	9301      	str	r3, [sp, #4]
 80008b8:	2320      	movs	r3, #32
 80008ba:	9300      	str	r3, [sp, #0]
 80008bc:	2320      	movs	r3, #32
 80008be:	f000 fd81 	bl	80013c4 <ssd1306_DrawBitmap>
	                   ssd1306_DrawBitmap(beben[i].x_poz, symbol_nastepny_y, epd_bitmap_allArray[beben[i].nas_symbol], 32, 32, White);
 80008c2:	4a42      	ldr	r2, [pc, #264]	@ (80009cc <main+0x2e8>)
 80008c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80008c6:	011b      	lsls	r3, r3, #4
 80008c8:	4413      	add	r3, r2
 80008ca:	330c      	adds	r3, #12
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	b2d8      	uxtb	r0, r3
 80008d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008d2:	b2d9      	uxtb	r1, r3
 80008d4:	4a3d      	ldr	r2, [pc, #244]	@ (80009cc <main+0x2e8>)
 80008d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80008d8:	011b      	lsls	r3, r3, #4
 80008da:	4413      	add	r3, r2
 80008dc:	3304      	adds	r3, #4
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a3d      	ldr	r2, [pc, #244]	@ (80009d8 <main+0x2f4>)
 80008e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008e6:	2301      	movs	r3, #1
 80008e8:	9301      	str	r3, [sp, #4]
 80008ea:	2320      	movs	r3, #32
 80008ec:	9300      	str	r3, [sp, #0]
 80008ee:	2320      	movs	r3, #32
 80008f0:	f000 fd68 	bl	80013c4 <ssd1306_DrawBitmap>
	          	 for(int i=0; i < 3;i++){
 80008f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80008f6:	3301      	adds	r3, #1
 80008f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80008fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80008fc:	2b02      	cmp	r3, #2
 80008fe:	f77f af55 	ble.w	80007ac <main+0xc8>

	          	 }

	          	 if(gra_aktywna == 1 && stan_bebna[0] == 0 && stan_bebna[1] == 0 && stan_bebna[2] == 0 && brak_kasy == 0){
 8000902:	4b36      	ldr	r3, [pc, #216]	@ (80009dc <main+0x2f8>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	b2db      	uxtb	r3, r3
 8000908:	2b01      	cmp	r3, #1
 800090a:	f040 80b7 	bne.w	8000a7c <main+0x398>
 800090e:	4b2c      	ldr	r3, [pc, #176]	@ (80009c0 <main+0x2dc>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	2b00      	cmp	r3, #0
 8000914:	f040 80b2 	bne.w	8000a7c <main+0x398>
 8000918:	4b29      	ldr	r3, [pc, #164]	@ (80009c0 <main+0x2dc>)
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	2b00      	cmp	r3, #0
 800091e:	f040 80ad 	bne.w	8000a7c <main+0x398>
 8000922:	4b27      	ldr	r3, [pc, #156]	@ (80009c0 <main+0x2dc>)
 8000924:	689b      	ldr	r3, [r3, #8]
 8000926:	2b00      	cmp	r3, #0
 8000928:	f040 80a8 	bne.w	8000a7c <main+0x398>
 800092c:	4b2c      	ldr	r3, [pc, #176]	@ (80009e0 <main+0x2fc>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	b2db      	uxtb	r3, r3
 8000932:	2b00      	cmp	r3, #0
 8000934:	f040 80a2 	bne.w	8000a7c <main+0x398>

	          		 int s0 = beben[0].obecny_symbol;
 8000938:	4b24      	ldr	r3, [pc, #144]	@ (80009cc <main+0x2e8>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	643b      	str	r3, [r7, #64]	@ 0x40
	          		 int s1 = beben[1].obecny_symbol;
 800093e:	4b23      	ldr	r3, [pc, #140]	@ (80009cc <main+0x2e8>)
 8000940:	691b      	ldr	r3, [r3, #16]
 8000942:	63fb      	str	r3, [r7, #60]	@ 0x3c
	          		 int s2 = beben[2].obecny_symbol;
 8000944:	4b21      	ldr	r3, [pc, #132]	@ (80009cc <main+0x2e8>)
 8000946:	6a1b      	ldr	r3, [r3, #32]
 8000948:	63bb      	str	r3, [r7, #56]	@ 0x38

	          		 int wygrana_kasa = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	64bb      	str	r3, [r7, #72]	@ 0x48

	          		 if(s0 == s1 && s1 == s2){
 800094e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000952:	429a      	cmp	r2, r3
 8000954:	d109      	bne.n	800096a <main+0x286>
 8000956:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800095a:	429a      	cmp	r2, r3
 800095c:	d105      	bne.n	800096a <main+0x286>
	          			 wygrana_kasa = symbols_credits[s0];
 800095e:	4a21      	ldr	r2, [pc, #132]	@ (80009e4 <main+0x300>)
 8000960:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000966:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000968:	e04e      	b.n	8000a08 <main+0x324>
	          		 }else if(s0 == s1){
 800096a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800096c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800096e:	429a      	cmp	r2, r3
 8000970:	d10a      	bne.n	8000988 <main+0x2a4>
	          			 wygrana_kasa = (symbols_credits[s0])/3;
 8000972:	4a1c      	ldr	r2, [pc, #112]	@ (80009e4 <main+0x300>)
 8000974:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800097a:	4a1b      	ldr	r2, [pc, #108]	@ (80009e8 <main+0x304>)
 800097c:	fb82 1203 	smull	r1, r2, r2, r3
 8000980:	17db      	asrs	r3, r3, #31
 8000982:	1ad3      	subs	r3, r2, r3
 8000984:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000986:	e03f      	b.n	8000a08 <main+0x324>
	          		 }else if(s1 == s2){
 8000988:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800098a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800098c:	429a      	cmp	r2, r3
 800098e:	d12d      	bne.n	80009ec <main+0x308>
	          			 wygrana_kasa = (symbols_credits[s1])/3;
 8000990:	4a14      	ldr	r2, [pc, #80]	@ (80009e4 <main+0x300>)
 8000992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000998:	4a13      	ldr	r2, [pc, #76]	@ (80009e8 <main+0x304>)
 800099a:	fb82 1203 	smull	r1, r2, r2, r3
 800099e:	17db      	asrs	r3, r3, #31
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80009a4:	e030      	b.n	8000a08 <main+0x324>
 80009a6:	bf00      	nop
 80009a8:	20000000 	.word	0x20000000
 80009ac:	0800610c 	.word	0x0800610c
 80009b0:	08007bfc 	.word	0x08007bfc
 80009b4:	08007c08 	.word	0x08007c08
 80009b8:	08006118 	.word	0x08006118
 80009bc:	0800611c 	.word	0x0800611c
 80009c0:	20000234 	.word	0x20000234
 80009c4:	20000244 	.word	0x20000244
 80009c8:	20000248 	.word	0x20000248
 80009cc:	20000024 	.word	0x20000024
 80009d0:	20000020 	.word	0x20000020
 80009d4:	92492493 	.word	0x92492493
 80009d8:	20000054 	.word	0x20000054
 80009dc:	20000240 	.word	0x20000240
 80009e0:	2000024c 	.word	0x2000024c
 80009e4:	20000004 	.word	0x20000004
 80009e8:	55555556 	.word	0x55555556
	          		 }else if(s0 == s2){
 80009ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80009ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009f0:	429a      	cmp	r2, r3
 80009f2:	d109      	bne.n	8000a08 <main+0x324>
	          			 wygrana_kasa = (symbols_credits[s0])/3;
 80009f4:	4a34      	ldr	r2, [pc, #208]	@ (8000ac8 <main+0x3e4>)
 80009f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80009f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009fc:	4a33      	ldr	r2, [pc, #204]	@ (8000acc <main+0x3e8>)
 80009fe:	fb82 1203 	smull	r1, r2, r2, r3
 8000a02:	17db      	asrs	r3, r3, #31
 8000a04:	1ad3      	subs	r3, r2, r3
 8000a06:	64bb      	str	r3, [r7, #72]	@ 0x48
	          		 }

	          		 if(wygrana_kasa > 0){
 8000a08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	dd2e      	ble.n	8000a6c <main+0x388>

	          			 credits += wygrana_kasa;
 8000a0e:	4b30      	ldr	r3, [pc, #192]	@ (8000ad0 <main+0x3ec>)
 8000a10:	681a      	ldr	r2, [r3, #0]
 8000a12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000a14:	4413      	add	r3, r2
 8000a16:	4a2e      	ldr	r2, [pc, #184]	@ (8000ad0 <main+0x3ec>)
 8000a18:	6013      	str	r3, [r2, #0]

	          			 ssd1306_FillRectangle(10, 18, 108, 48, White);
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	9300      	str	r3, [sp, #0]
 8000a1e:	2330      	movs	r3, #48	@ 0x30
 8000a20:	226c      	movs	r2, #108	@ 0x6c
 8000a22:	2112      	movs	r1, #18
 8000a24:	200a      	movs	r0, #10
 8000a26:	f000 fc7f 	bl	8001328 <ssd1306_FillRectangle>
	          			 sprintf(buffor,"WIN %d", wygrana_kasa );
 8000a2a:	1d3b      	adds	r3, r7, #4
 8000a2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000a2e:	4929      	ldr	r1, [pc, #164]	@ (8000ad4 <main+0x3f0>)
 8000a30:	4618      	mov	r0, r3
 8000a32:	f004 faab 	bl	8004f8c <siprintf>

	          			 int x_pos = 35;
 8000a36:	2323      	movs	r3, #35	@ 0x23
 8000a38:	647b      	str	r3, [r7, #68]	@ 0x44
	          			 if(wygrana_kasa > 99) x_pos = 25;
 8000a3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000a3c:	2b63      	cmp	r3, #99	@ 0x63
 8000a3e:	dd01      	ble.n	8000a44 <main+0x360>
 8000a40:	2319      	movs	r3, #25
 8000a42:	647b      	str	r3, [r7, #68]	@ 0x44

	          			 ssd1306_SetCursor(x_pos, 28);
 8000a44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	211c      	movs	r1, #28
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f000 fc54 	bl	80012f8 <ssd1306_SetCursor>
	          			 ssd1306_WriteString(buffor, Font_11x18, Black);
 8000a50:	4b21      	ldr	r3, [pc, #132]	@ (8000ad8 <main+0x3f4>)
 8000a52:	1d38      	adds	r0, r7, #4
 8000a54:	2200      	movs	r2, #0
 8000a56:	9200      	str	r2, [sp, #0]
 8000a58:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a5a:	f000 fc27 	bl	80012ac <ssd1306_WriteString>
	          			 ssd1306_UpdateScreen();
 8000a5e:	f000 fb19 	bl	8001094 <ssd1306_UpdateScreen>

	          			 HAL_Delay(2500);
 8000a62:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8000a66:	f001 f80f 	bl	8001a88 <HAL_Delay>
 8000a6a:	e003      	b.n	8000a74 <main+0x390>
	          		 }else{
	          			 HAL_Delay(500);
 8000a6c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a70:	f001 f80a 	bl	8001a88 <HAL_Delay>
	          		 }

	          		 gra_aktywna = 0;
 8000a74:	4b19      	ldr	r3, [pc, #100]	@ (8000adc <main+0x3f8>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	701a      	strb	r2, [r3, #0]
	          	 if(gra_aktywna == 1 && stan_bebna[0] == 0 && stan_bebna[1] == 0 && stan_bebna[2] == 0 && brak_kasy == 0){
 8000a7a:	e022      	b.n	8000ac2 <main+0x3de>

	          	 }else if(brak_kasy == 1){
 8000a7c:	4b18      	ldr	r3, [pc, #96]	@ (8000ae0 <main+0x3fc>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d11d      	bne.n	8000ac2 <main+0x3de>
	          		 ssd1306_FillRectangle(10, 18, 108, 32, White);
 8000a86:	2301      	movs	r3, #1
 8000a88:	9300      	str	r3, [sp, #0]
 8000a8a:	2320      	movs	r3, #32
 8000a8c:	226c      	movs	r2, #108	@ 0x6c
 8000a8e:	2112      	movs	r1, #18
 8000a90:	200a      	movs	r0, #10
 8000a92:	f000 fc49 	bl	8001328 <ssd1306_FillRectangle>

	          		 ssd1306_SetCursor(25, 22);
 8000a96:	2116      	movs	r1, #22
 8000a98:	2019      	movs	r0, #25
 8000a9a:	f000 fc2d 	bl	80012f8 <ssd1306_SetCursor>
	          		 ssd1306_WriteString("BRAK KASY!", Font_7x10, Black);
 8000a9e:	4b11      	ldr	r3, [pc, #68]	@ (8000ae4 <main+0x400>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	9200      	str	r2, [sp, #0]
 8000aa4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000aa6:	4810      	ldr	r0, [pc, #64]	@ (8000ae8 <main+0x404>)
 8000aa8:	f000 fc00 	bl	80012ac <ssd1306_WriteString>

	          		 ssd1306_SetCursor(20, 35);
 8000aac:	2123      	movs	r1, #35	@ 0x23
 8000aae:	2014      	movs	r0, #20
 8000ab0:	f000 fc22 	bl	80012f8 <ssd1306_SetCursor>
	          		 ssd1306_WriteString("Wplac monete", Font_6x8, Black);
 8000ab4:	4b0d      	ldr	r3, [pc, #52]	@ (8000aec <main+0x408>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	9200      	str	r2, [sp, #0]
 8000aba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000abc:	480c      	ldr	r0, [pc, #48]	@ (8000af0 <main+0x40c>)
 8000abe:	f000 fbf5 	bl	80012ac <ssd1306_WriteString>
	          	 }



	          	 ssd1306_UpdateScreen();
 8000ac2:	f000 fae7 	bl	8001094 <ssd1306_UpdateScreen>
	  ssd1306_Fill(Black);
 8000ac6:	e623      	b.n	8000710 <main+0x2c>
 8000ac8:	20000004 	.word	0x20000004
 8000acc:	55555556 	.word	0x55555556
 8000ad0:	20000000 	.word	0x20000000
 8000ad4:	08006120 	.word	0x08006120
 8000ad8:	08007c14 	.word	0x08007c14
 8000adc:	20000240 	.word	0x20000240
 8000ae0:	2000024c 	.word	0x2000024c
 8000ae4:	08007c08 	.word	0x08007c08
 8000ae8:	08006128 	.word	0x08006128
 8000aec:	08007bfc 	.word	0x08007bfc
 8000af0:	08006134 	.word	0x08006134

08000af4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b096      	sub	sp, #88	@ 0x58
 8000af8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000afa:	f107 0314 	add.w	r3, r7, #20
 8000afe:	2244      	movs	r2, #68	@ 0x44
 8000b00:	2100      	movs	r1, #0
 8000b02:	4618      	mov	r0, r3
 8000b04:	f004 fac1 	bl	800508a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b08:	463b      	mov	r3, r7
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
 8000b12:	60da      	str	r2, [r3, #12]
 8000b14:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b16:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000b1a:	f001 fc05 	bl	8002328 <HAL_PWREx_ControlVoltageScaling>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000b24:	f000 f9c2 	bl	8000eac <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b28:	2302      	movs	r3, #2
 8000b2a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b30:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b32:	2310      	movs	r3, #16
 8000b34:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b36:	2302      	movs	r3, #2
 8000b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000b42:	230a      	movs	r3, #10
 8000b44:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000b46:	2307      	movs	r3, #7
 8000b48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b52:	f107 0314 	add.w	r3, r7, #20
 8000b56:	4618      	mov	r0, r3
 8000b58:	f001 fc3c 	bl	80023d4 <HAL_RCC_OscConfig>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000b62:	f000 f9a3 	bl	8000eac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b66:	230f      	movs	r3, #15
 8000b68:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b72:	2300      	movs	r3, #0
 8000b74:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b76:	2300      	movs	r3, #0
 8000b78:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b7a:	463b      	mov	r3, r7
 8000b7c:	2104      	movs	r1, #4
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f002 f804 	bl	8002b8c <HAL_RCC_ClockConfig>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b8a:	f000 f98f 	bl	8000eac <Error_Handler>
  }
}
 8000b8e:	bf00      	nop
 8000b90:	3758      	adds	r7, #88	@ 0x58
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
	...

08000b98 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b0aa      	sub	sp, #168	@ 0xa8
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */
	GPIO_InitTypeDef GPIO_InitStruct;
	  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b9e:	f107 030c 	add.w	r3, r7, #12
 8000ba2:	2288      	movs	r2, #136	@ 0x88
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f004 fa6f 	bl	800508a <memset>
	  /** Initializes the peripherals clock  */
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000bac:	2340      	movs	r3, #64	@ 0x40
 8000bae:	60fb      	str	r3, [r7, #12]
	  PeriphClkInit.Usart2ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
	  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8000bb4:	f107 030c 	add.w	r3, r7, #12
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f002 fa0b 	bl	8002fd4 <HAL_RCCEx_PeriphCLKConfig>

	  /* Enable Peripheral clock */
	  __HAL_RCC_I2C1_CLK_ENABLE();
 8000bbe:	4b33      	ldr	r3, [pc, #204]	@ (8000c8c <MX_I2C1_Init+0xf4>)
 8000bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bc2:	4a32      	ldr	r2, [pc, #200]	@ (8000c8c <MX_I2C1_Init+0xf4>)
 8000bc4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000bc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bca:	4b30      	ldr	r3, [pc, #192]	@ (8000c8c <MX_I2C1_Init+0xf4>)
 8000bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	68bb      	ldr	r3, [r7, #8]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd6:	4b2d      	ldr	r3, [pc, #180]	@ (8000c8c <MX_I2C1_Init+0xf4>)
 8000bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bda:	4a2c      	ldr	r2, [pc, #176]	@ (8000c8c <MX_I2C1_Init+0xf4>)
 8000bdc:	f043 0302 	orr.w	r3, r3, #2
 8000be0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000be2:	4b2a      	ldr	r3, [pc, #168]	@ (8000c8c <MX_I2C1_Init+0xf4>)
 8000be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be6:	f003 0302 	and.w	r3, r3, #2
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	687b      	ldr	r3, [r7, #4]
		/**USART2 GPIO Configuration
		PA2     ------> USART2_TX
		PA3     ------> USART2_RX
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8000bee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000bf2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c02:	2303      	movs	r3, #3
 8000c04:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c08:	2304      	movs	r3, #4
 8000c0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c0e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000c12:	4619      	mov	r1, r3
 8000c14:	481e      	ldr	r0, [pc, #120]	@ (8000c90 <MX_I2C1_Init+0xf8>)
 8000c16:	f001 f86d 	bl	8001cf4 <HAL_GPIO_Init>
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000c94 <MX_I2C1_Init+0xfc>)
 8000c1c:	4a1e      	ldr	r2, [pc, #120]	@ (8000c98 <MX_I2C1_Init+0x100>)
 8000c1e:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000c20:	4b1c      	ldr	r3, [pc, #112]	@ (8000c94 <MX_I2C1_Init+0xfc>)
 8000c22:	4a1e      	ldr	r2, [pc, #120]	@ (8000c9c <MX_I2C1_Init+0x104>)
 8000c24:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000c26:	4b1b      	ldr	r3, [pc, #108]	@ (8000c94 <MX_I2C1_Init+0xfc>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c2c:	4b19      	ldr	r3, [pc, #100]	@ (8000c94 <MX_I2C1_Init+0xfc>)
 8000c2e:	2201      	movs	r2, #1
 8000c30:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c32:	4b18      	ldr	r3, [pc, #96]	@ (8000c94 <MX_I2C1_Init+0xfc>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000c38:	4b16      	ldr	r3, [pc, #88]	@ (8000c94 <MX_I2C1_Init+0xfc>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c3e:	4b15      	ldr	r3, [pc, #84]	@ (8000c94 <MX_I2C1_Init+0xfc>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c44:	4b13      	ldr	r3, [pc, #76]	@ (8000c94 <MX_I2C1_Init+0xfc>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c4a:	4b12      	ldr	r3, [pc, #72]	@ (8000c94 <MX_I2C1_Init+0xfc>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c50:	4810      	ldr	r0, [pc, #64]	@ (8000c94 <MX_I2C1_Init+0xfc>)
 8000c52:	f001 fa29 	bl	80020a8 <HAL_I2C_Init>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MX_I2C1_Init+0xc8>
  {
    Error_Handler();
 8000c5c:	f000 f926 	bl	8000eac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c60:	2100      	movs	r1, #0
 8000c62:	480c      	ldr	r0, [pc, #48]	@ (8000c94 <MX_I2C1_Init+0xfc>)
 8000c64:	f001 fabb 	bl	80021de <HAL_I2CEx_ConfigAnalogFilter>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_I2C1_Init+0xda>
  {
    Error_Handler();
 8000c6e:	f000 f91d 	bl	8000eac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000c72:	2100      	movs	r1, #0
 8000c74:	4807      	ldr	r0, [pc, #28]	@ (8000c94 <MX_I2C1_Init+0xfc>)
 8000c76:	f001 fafd 	bl	8002274 <HAL_I2CEx_ConfigDigitalFilter>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <MX_I2C1_Init+0xec>
  {
    Error_Handler();
 8000c80:	f000 f914 	bl	8000eac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c84:	bf00      	nop
 8000c86:	37a8      	adds	r7, #168	@ 0xa8
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	48000400 	.word	0x48000400
 8000c94:	200000f4 	.word	0x200000f4
 8000c98:	40005400 	.word	0x40005400
 8000c9c:	10d19ce4 	.word	0x10d19ce4

08000ca0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000ca6:	4a1c      	ldr	r2, [pc, #112]	@ (8000d18 <MX_SPI1_Init+0x78>)
 8000ca8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000caa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000cb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000cb2:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cb8:	4b16      	ldr	r3, [pc, #88]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cba:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000cbe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cc0:	4b14      	ldr	r3, [pc, #80]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cc6:	4b13      	ldr	r3, [pc, #76]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ccc:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cd2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cd6:	2210      	movs	r2, #16
 8000cd8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cda:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000cec:	4b09      	ldr	r3, [pc, #36]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cee:	2207      	movs	r2, #7
 8000cf0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cf2:	4b08      	ldr	r3, [pc, #32]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cf8:	4b06      	ldr	r3, [pc, #24]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cfa:	2208      	movs	r2, #8
 8000cfc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000cfe:	4805      	ldr	r0, [pc, #20]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000d00:	f002 fe24 	bl	800394c <HAL_SPI_Init>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000d0a:	f000 f8cf 	bl	8000eac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20000148 	.word	0x20000148
 8000d18:	40013000 	.word	0x40013000

08000d1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d20:	4b14      	ldr	r3, [pc, #80]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d22:	4a15      	ldr	r2, [pc, #84]	@ (8000d78 <MX_USART2_UART_Init+0x5c>)
 8000d24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d26:	4b13      	ldr	r3, [pc, #76]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d2e:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d34:	4b0f      	ldr	r3, [pc, #60]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d40:	4b0c      	ldr	r3, [pc, #48]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d42:	220c      	movs	r2, #12
 8000d44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d46:	4b0b      	ldr	r3, [pc, #44]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d4c:	4b09      	ldr	r3, [pc, #36]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d52:	4b08      	ldr	r3, [pc, #32]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d58:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d5e:	4805      	ldr	r0, [pc, #20]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d60:	f003 f972 	bl	8004048 <HAL_UART_Init>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d6a:	f000 f89f 	bl	8000eac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	200001ac 	.word	0x200001ac
 8000d78:	40004400 	.word	0x40004400

08000d7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08a      	sub	sp, #40	@ 0x28
 8000d80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d82:	f107 0314 	add.w	r3, r7, #20
 8000d86:	2200      	movs	r2, #0
 8000d88:	601a      	str	r2, [r3, #0]
 8000d8a:	605a      	str	r2, [r3, #4]
 8000d8c:	609a      	str	r2, [r3, #8]
 8000d8e:	60da      	str	r2, [r3, #12]
 8000d90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d92:	4b43      	ldr	r3, [pc, #268]	@ (8000ea0 <MX_GPIO_Init+0x124>)
 8000d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d96:	4a42      	ldr	r2, [pc, #264]	@ (8000ea0 <MX_GPIO_Init+0x124>)
 8000d98:	f043 0304 	orr.w	r3, r3, #4
 8000d9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d9e:	4b40      	ldr	r3, [pc, #256]	@ (8000ea0 <MX_GPIO_Init+0x124>)
 8000da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da2:	f003 0304 	and.w	r3, r3, #4
 8000da6:	613b      	str	r3, [r7, #16]
 8000da8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000daa:	4b3d      	ldr	r3, [pc, #244]	@ (8000ea0 <MX_GPIO_Init+0x124>)
 8000dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dae:	4a3c      	ldr	r2, [pc, #240]	@ (8000ea0 <MX_GPIO_Init+0x124>)
 8000db0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000db4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000db6:	4b3a      	ldr	r3, [pc, #232]	@ (8000ea0 <MX_GPIO_Init+0x124>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc2:	4b37      	ldr	r3, [pc, #220]	@ (8000ea0 <MX_GPIO_Init+0x124>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc6:	4a36      	ldr	r2, [pc, #216]	@ (8000ea0 <MX_GPIO_Init+0x124>)
 8000dc8:	f043 0301 	orr.w	r3, r3, #1
 8000dcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dce:	4b34      	ldr	r3, [pc, #208]	@ (8000ea0 <MX_GPIO_Init+0x124>)
 8000dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	60bb      	str	r3, [r7, #8]
 8000dd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	4b31      	ldr	r3, [pc, #196]	@ (8000ea0 <MX_GPIO_Init+0x124>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dde:	4a30      	ldr	r2, [pc, #192]	@ (8000ea0 <MX_GPIO_Init+0x124>)
 8000de0:	f043 0302 	orr.w	r3, r3, #2
 8000de4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000de6:	4b2e      	ldr	r3, [pc, #184]	@ (8000ea0 <MX_GPIO_Init+0x124>)
 8000de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dea:	f003 0302 	and.w	r3, r3, #2
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	2180      	movs	r1, #128	@ 0x80
 8000df6:	482b      	ldr	r0, [pc, #172]	@ (8000ea4 <MX_GPIO_Init+0x128>)
 8000df8:	f001 f926 	bl	8002048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e06:	f001 f91f 	bl	8002048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	2140      	movs	r1, #64	@ 0x40
 8000e0e:	4826      	ldr	r0, [pc, #152]	@ (8000ea8 <MX_GPIO_Init+0x12c>)
 8000e10:	f001 f91a 	bl	8002048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e1a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e20:	2301      	movs	r3, #1
 8000e22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	4619      	mov	r1, r3
 8000e2a:	481e      	ldr	r0, [pc, #120]	@ (8000ea4 <MX_GPIO_Init+0x128>)
 8000e2c:	f000 ff62 	bl	8001cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000e30:	2380      	movs	r3, #128	@ 0x80
 8000e32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e34:	2301      	movs	r3, #1
 8000e36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e40:	f107 0314 	add.w	r3, r7, #20
 8000e44:	4619      	mov	r1, r3
 8000e46:	4817      	ldr	r0, [pc, #92]	@ (8000ea4 <MX_GPIO_Init+0x128>)
 8000e48:	f000 ff54 	bl	8001cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e52:	2301      	movs	r3, #1
 8000e54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5e:	f107 0314 	add.w	r3, r7, #20
 8000e62:	4619      	mov	r1, r3
 8000e64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e68:	f000 ff44 	bl	8001cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000e6c:	2340      	movs	r3, #64	@ 0x40
 8000e6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e70:	2301      	movs	r3, #1
 8000e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7c:	f107 0314 	add.w	r3, r7, #20
 8000e80:	4619      	mov	r1, r3
 8000e82:	4809      	ldr	r0, [pc, #36]	@ (8000ea8 <MX_GPIO_Init+0x12c>)
 8000e84:	f000 ff36 	bl	8001cf4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	2028      	movs	r0, #40	@ 0x28
 8000e8e:	f000 fefa 	bl	8001c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e92:	2028      	movs	r0, #40	@ 0x28
 8000e94:	f000 ff13 	bl	8001cbe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e98:	bf00      	nop
 8000e9a:	3728      	adds	r7, #40	@ 0x28
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	48000800 	.word	0x48000800
 8000ea8:	48000400 	.word	0x48000400

08000eac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb0:	b672      	cpsid	i
}
 8000eb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <Error_Handler+0x8>

08000eb8 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	2140      	movs	r1, #64	@ 0x40
 8000ec0:	480c      	ldr	r0, [pc, #48]	@ (8000ef4 <ssd1306_Reset+0x3c>)
 8000ec2:	f001 f8c1 	bl	8002048 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ecc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ed0:	f001 f8ba 	bl	8002048 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000ed4:	200a      	movs	r0, #10
 8000ed6:	f000 fdd7 	bl	8001a88 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8000eda:	2201      	movs	r2, #1
 8000edc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ee0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ee4:	f001 f8b0 	bl	8002048 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000ee8:	200a      	movs	r0, #10
 8000eea:	f000 fdcd 	bl	8001a88 <HAL_Delay>
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	48000400 	.word	0x48000400

08000ef8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8000f02:	2200      	movs	r2, #0
 8000f04:	2140      	movs	r1, #64	@ 0x40
 8000f06:	480c      	ldr	r0, [pc, #48]	@ (8000f38 <ssd1306_WriteCommand+0x40>)
 8000f08:	f001 f89e 	bl	8002048 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	2180      	movs	r1, #128	@ 0x80
 8000f10:	480a      	ldr	r0, [pc, #40]	@ (8000f3c <ssd1306_WriteCommand+0x44>)
 8000f12:	f001 f899 	bl	8002048 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 8000f16:	1df9      	adds	r1, r7, #7
 8000f18:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	4808      	ldr	r0, [pc, #32]	@ (8000f40 <ssd1306_WriteCommand+0x48>)
 8000f20:	f002 fdb7 	bl	8003a92 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8000f24:	2201      	movs	r2, #1
 8000f26:	2140      	movs	r1, #64	@ 0x40
 8000f28:	4803      	ldr	r0, [pc, #12]	@ (8000f38 <ssd1306_WriteCommand+0x40>)
 8000f2a:	f001 f88d 	bl	8002048 <HAL_GPIO_WritePin>
}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	48000400 	.word	0x48000400
 8000f3c:	48000800 	.word	0x48000800
 8000f40:	20000148 	.word	0x20000148

08000f44 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2140      	movs	r1, #64	@ 0x40
 8000f52:	480c      	ldr	r0, [pc, #48]	@ (8000f84 <ssd1306_WriteData+0x40>)
 8000f54:	f001 f878 	bl	8002048 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 8000f58:	2201      	movs	r2, #1
 8000f5a:	2180      	movs	r1, #128	@ 0x80
 8000f5c:	480a      	ldr	r0, [pc, #40]	@ (8000f88 <ssd1306_WriteData+0x44>)
 8000f5e:	f001 f873 	bl	8002048 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6a:	6879      	ldr	r1, [r7, #4]
 8000f6c:	4807      	ldr	r0, [pc, #28]	@ (8000f8c <ssd1306_WriteData+0x48>)
 8000f6e:	f002 fd90 	bl	8003a92 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8000f72:	2201      	movs	r2, #1
 8000f74:	2140      	movs	r1, #64	@ 0x40
 8000f76:	4803      	ldr	r0, [pc, #12]	@ (8000f84 <ssd1306_WriteData+0x40>)
 8000f78:	f001 f866 	bl	8002048 <HAL_GPIO_WritePin>
}
 8000f7c:	bf00      	nop
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	48000400 	.word	0x48000400
 8000f88:	48000800 	.word	0x48000800
 8000f8c:	20000148 	.word	0x20000148

08000f90 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8000f94:	f7ff ff90 	bl	8000eb8 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8000f98:	2064      	movs	r0, #100	@ 0x64
 8000f9a:	f000 fd75 	bl	8001a88 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8000f9e:	2000      	movs	r0, #0
 8000fa0:	f000 fa7e 	bl	80014a0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000fa4:	2020      	movs	r0, #32
 8000fa6:	f7ff ffa7 	bl	8000ef8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8000faa:	2000      	movs	r0, #0
 8000fac:	f7ff ffa4 	bl	8000ef8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000fb0:	20b0      	movs	r0, #176	@ 0xb0
 8000fb2:	f7ff ffa1 	bl	8000ef8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000fb6:	20c8      	movs	r0, #200	@ 0xc8
 8000fb8:	f7ff ff9e 	bl	8000ef8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8000fbc:	2000      	movs	r0, #0
 8000fbe:	f7ff ff9b 	bl	8000ef8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8000fc2:	2010      	movs	r0, #16
 8000fc4:	f7ff ff98 	bl	8000ef8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8000fc8:	2040      	movs	r0, #64	@ 0x40
 8000fca:	f7ff ff95 	bl	8000ef8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8000fce:	20ff      	movs	r0, #255	@ 0xff
 8000fd0:	f000 fa53 	bl	800147a <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000fd4:	20a1      	movs	r0, #161	@ 0xa1
 8000fd6:	f7ff ff8f 	bl	8000ef8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8000fda:	20a6      	movs	r0, #166	@ 0xa6
 8000fdc:	f7ff ff8c 	bl	8000ef8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000fe0:	20a8      	movs	r0, #168	@ 0xa8
 8000fe2:	f7ff ff89 	bl	8000ef8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8000fe6:	203f      	movs	r0, #63	@ 0x3f
 8000fe8:	f7ff ff86 	bl	8000ef8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000fec:	20a4      	movs	r0, #164	@ 0xa4
 8000fee:	f7ff ff83 	bl	8000ef8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8000ff2:	20d3      	movs	r0, #211	@ 0xd3
 8000ff4:	f7ff ff80 	bl	8000ef8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f7ff ff7d 	bl	8000ef8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8000ffe:	20d5      	movs	r0, #213	@ 0xd5
 8001000:	f7ff ff7a 	bl	8000ef8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001004:	20f0      	movs	r0, #240	@ 0xf0
 8001006:	f7ff ff77 	bl	8000ef8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800100a:	20d9      	movs	r0, #217	@ 0xd9
 800100c:	f7ff ff74 	bl	8000ef8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001010:	2022      	movs	r0, #34	@ 0x22
 8001012:	f7ff ff71 	bl	8000ef8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001016:	20da      	movs	r0, #218	@ 0xda
 8001018:	f7ff ff6e 	bl	8000ef8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800101c:	2012      	movs	r0, #18
 800101e:	f7ff ff6b 	bl	8000ef8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001022:	20db      	movs	r0, #219	@ 0xdb
 8001024:	f7ff ff68 	bl	8000ef8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001028:	2020      	movs	r0, #32
 800102a:	f7ff ff65 	bl	8000ef8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800102e:	208d      	movs	r0, #141	@ 0x8d
 8001030:	f7ff ff62 	bl	8000ef8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001034:	2014      	movs	r0, #20
 8001036:	f7ff ff5f 	bl	8000ef8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800103a:	2001      	movs	r0, #1
 800103c:	f000 fa30 	bl	80014a0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001040:	2000      	movs	r0, #0
 8001042:	f000 f80f 	bl	8001064 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001046:	f000 f825 	bl	8001094 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800104a:	4b05      	ldr	r3, [pc, #20]	@ (8001060 <ssd1306_Init+0xd0>)
 800104c:	2200      	movs	r2, #0
 800104e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001050:	4b03      	ldr	r3, [pc, #12]	@ (8001060 <ssd1306_Init+0xd0>)
 8001052:	2200      	movs	r2, #0
 8001054:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8001056:	4b02      	ldr	r3, [pc, #8]	@ (8001060 <ssd1306_Init+0xd0>)
 8001058:	2201      	movs	r2, #1
 800105a:	711a      	strb	r2, [r3, #4]
}
 800105c:	bf00      	nop
 800105e:	bd80      	pop	{r7, pc}
 8001060:	20000658 	.word	0x20000658

08001064 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d101      	bne.n	8001078 <ssd1306_Fill+0x14>
 8001074:	2300      	movs	r3, #0
 8001076:	e000      	b.n	800107a <ssd1306_Fill+0x16>
 8001078:	23ff      	movs	r3, #255	@ 0xff
 800107a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800107e:	4619      	mov	r1, r3
 8001080:	4803      	ldr	r0, [pc, #12]	@ (8001090 <ssd1306_Fill+0x2c>)
 8001082:	f004 f802 	bl	800508a <memset>
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	20000258 	.word	0x20000258

08001094 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800109a:	2300      	movs	r3, #0
 800109c:	71fb      	strb	r3, [r7, #7]
 800109e:	e016      	b.n	80010ce <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	3b50      	subs	r3, #80	@ 0x50
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff ff26 	bl	8000ef8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80010ac:	2000      	movs	r0, #0
 80010ae:	f7ff ff23 	bl	8000ef8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80010b2:	2010      	movs	r0, #16
 80010b4:	f7ff ff20 	bl	8000ef8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	01db      	lsls	r3, r3, #7
 80010bc:	4a08      	ldr	r2, [pc, #32]	@ (80010e0 <ssd1306_UpdateScreen+0x4c>)
 80010be:	4413      	add	r3, r2
 80010c0:	2180      	movs	r1, #128	@ 0x80
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff ff3e 	bl	8000f44 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	3301      	adds	r3, #1
 80010cc:	71fb      	strb	r3, [r7, #7]
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	2b07      	cmp	r3, #7
 80010d2:	d9e5      	bls.n	80010a0 <ssd1306_UpdateScreen+0xc>
    }
}
 80010d4:	bf00      	nop
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000258 	.word	0x20000258

080010e4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
 80010ee:	460b      	mov	r3, r1
 80010f0:	71bb      	strb	r3, [r7, #6]
 80010f2:	4613      	mov	r3, r2
 80010f4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80010f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	db3d      	blt.n	800117a <ssd1306_DrawPixel+0x96>
 80010fe:	79bb      	ldrb	r3, [r7, #6]
 8001100:	2b3f      	cmp	r3, #63	@ 0x3f
 8001102:	d83a      	bhi.n	800117a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 8001104:	797b      	ldrb	r3, [r7, #5]
 8001106:	2b01      	cmp	r3, #1
 8001108:	d11a      	bne.n	8001140 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800110a:	79fa      	ldrb	r2, [r7, #7]
 800110c:	79bb      	ldrb	r3, [r7, #6]
 800110e:	08db      	lsrs	r3, r3, #3
 8001110:	b2d8      	uxtb	r0, r3
 8001112:	4603      	mov	r3, r0
 8001114:	01db      	lsls	r3, r3, #7
 8001116:	4413      	add	r3, r2
 8001118:	4a1b      	ldr	r2, [pc, #108]	@ (8001188 <ssd1306_DrawPixel+0xa4>)
 800111a:	5cd3      	ldrb	r3, [r2, r3]
 800111c:	b25a      	sxtb	r2, r3
 800111e:	79bb      	ldrb	r3, [r7, #6]
 8001120:	f003 0307 	and.w	r3, r3, #7
 8001124:	2101      	movs	r1, #1
 8001126:	fa01 f303 	lsl.w	r3, r1, r3
 800112a:	b25b      	sxtb	r3, r3
 800112c:	4313      	orrs	r3, r2
 800112e:	b259      	sxtb	r1, r3
 8001130:	79fa      	ldrb	r2, [r7, #7]
 8001132:	4603      	mov	r3, r0
 8001134:	01db      	lsls	r3, r3, #7
 8001136:	4413      	add	r3, r2
 8001138:	b2c9      	uxtb	r1, r1
 800113a:	4a13      	ldr	r2, [pc, #76]	@ (8001188 <ssd1306_DrawPixel+0xa4>)
 800113c:	54d1      	strb	r1, [r2, r3]
 800113e:	e01d      	b.n	800117c <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001140:	79fa      	ldrb	r2, [r7, #7]
 8001142:	79bb      	ldrb	r3, [r7, #6]
 8001144:	08db      	lsrs	r3, r3, #3
 8001146:	b2d8      	uxtb	r0, r3
 8001148:	4603      	mov	r3, r0
 800114a:	01db      	lsls	r3, r3, #7
 800114c:	4413      	add	r3, r2
 800114e:	4a0e      	ldr	r2, [pc, #56]	@ (8001188 <ssd1306_DrawPixel+0xa4>)
 8001150:	5cd3      	ldrb	r3, [r2, r3]
 8001152:	b25a      	sxtb	r2, r3
 8001154:	79bb      	ldrb	r3, [r7, #6]
 8001156:	f003 0307 	and.w	r3, r3, #7
 800115a:	2101      	movs	r1, #1
 800115c:	fa01 f303 	lsl.w	r3, r1, r3
 8001160:	b25b      	sxtb	r3, r3
 8001162:	43db      	mvns	r3, r3
 8001164:	b25b      	sxtb	r3, r3
 8001166:	4013      	ands	r3, r2
 8001168:	b259      	sxtb	r1, r3
 800116a:	79fa      	ldrb	r2, [r7, #7]
 800116c:	4603      	mov	r3, r0
 800116e:	01db      	lsls	r3, r3, #7
 8001170:	4413      	add	r3, r2
 8001172:	b2c9      	uxtb	r1, r1
 8001174:	4a04      	ldr	r2, [pc, #16]	@ (8001188 <ssd1306_DrawPixel+0xa4>)
 8001176:	54d1      	strb	r1, [r2, r3]
 8001178:	e000      	b.n	800117c <ssd1306_DrawPixel+0x98>
        return;
 800117a:	bf00      	nop
    }
}
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	20000258 	.word	0x20000258

0800118c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b089      	sub	sp, #36	@ 0x24
 8001190:	af00      	add	r7, sp, #0
 8001192:	4604      	mov	r4, r0
 8001194:	4638      	mov	r0, r7
 8001196:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800119a:	4623      	mov	r3, r4
 800119c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 800119e:	7bfb      	ldrb	r3, [r7, #15]
 80011a0:	2b1f      	cmp	r3, #31
 80011a2:	d902      	bls.n	80011aa <ssd1306_WriteChar+0x1e>
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
 80011a6:	2b7e      	cmp	r3, #126	@ 0x7e
 80011a8:	d901      	bls.n	80011ae <ssd1306_WriteChar+0x22>
        return 0;
 80011aa:	2300      	movs	r3, #0
 80011ac:	e077      	b.n	800129e <ssd1306_WriteChar+0x112>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 80011ae:	4b3e      	ldr	r3, [pc, #248]	@ (80012a8 <ssd1306_WriteChar+0x11c>)
 80011b0:	881b      	ldrh	r3, [r3, #0]
 80011b2:	461a      	mov	r2, r3
 80011b4:	783b      	ldrb	r3, [r7, #0]
 80011b6:	4413      	add	r3, r2
 80011b8:	2b80      	cmp	r3, #128	@ 0x80
 80011ba:	dc06      	bgt.n	80011ca <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80011bc:	4b3a      	ldr	r3, [pc, #232]	@ (80012a8 <ssd1306_WriteChar+0x11c>)
 80011be:	885b      	ldrh	r3, [r3, #2]
 80011c0:	461a      	mov	r2, r3
 80011c2:	787b      	ldrb	r3, [r7, #1]
 80011c4:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 80011c6:	2b40      	cmp	r3, #64	@ 0x40
 80011c8:	dd01      	ble.n	80011ce <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	e067      	b.n	800129e <ssd1306_WriteChar+0x112>
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80011ce:	2300      	movs	r3, #0
 80011d0:	61fb      	str	r3, [r7, #28]
 80011d2:	e04e      	b.n	8001272 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	7bfb      	ldrb	r3, [r7, #15]
 80011d8:	3b20      	subs	r3, #32
 80011da:	7879      	ldrb	r1, [r7, #1]
 80011dc:	fb01 f303 	mul.w	r3, r1, r3
 80011e0:	4619      	mov	r1, r3
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	440b      	add	r3, r1
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	4413      	add	r3, r2
 80011ea:	881b      	ldrh	r3, [r3, #0]
 80011ec:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 80011ee:	2300      	movs	r3, #0
 80011f0:	61bb      	str	r3, [r7, #24]
 80011f2:	e036      	b.n	8001262 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 80011f4:	697a      	ldr	r2, [r7, #20]
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001200:	2b00      	cmp	r3, #0
 8001202:	d013      	beq.n	800122c <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001204:	4b28      	ldr	r3, [pc, #160]	@ (80012a8 <ssd1306_WriteChar+0x11c>)
 8001206:	881b      	ldrh	r3, [r3, #0]
 8001208:	b2da      	uxtb	r2, r3
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	b2db      	uxtb	r3, r3
 800120e:	4413      	add	r3, r2
 8001210:	b2d8      	uxtb	r0, r3
 8001212:	4b25      	ldr	r3, [pc, #148]	@ (80012a8 <ssd1306_WriteChar+0x11c>)
 8001214:	885b      	ldrh	r3, [r3, #2]
 8001216:	b2da      	uxtb	r2, r3
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	b2db      	uxtb	r3, r3
 800121c:	4413      	add	r3, r2
 800121e:	b2db      	uxtb	r3, r3
 8001220:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001224:	4619      	mov	r1, r3
 8001226:	f7ff ff5d 	bl	80010e4 <ssd1306_DrawPixel>
 800122a:	e017      	b.n	800125c <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800122c:	4b1e      	ldr	r3, [pc, #120]	@ (80012a8 <ssd1306_WriteChar+0x11c>)
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	b2da      	uxtb	r2, r3
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	b2db      	uxtb	r3, r3
 8001236:	4413      	add	r3, r2
 8001238:	b2d8      	uxtb	r0, r3
 800123a:	4b1b      	ldr	r3, [pc, #108]	@ (80012a8 <ssd1306_WriteChar+0x11c>)
 800123c:	885b      	ldrh	r3, [r3, #2]
 800123e:	b2da      	uxtb	r2, r3
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	b2db      	uxtb	r3, r3
 8001244:	4413      	add	r3, r2
 8001246:	b2d9      	uxtb	r1, r3
 8001248:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800124c:	2b00      	cmp	r3, #0
 800124e:	bf0c      	ite	eq
 8001250:	2301      	moveq	r3, #1
 8001252:	2300      	movne	r3, #0
 8001254:	b2db      	uxtb	r3, r3
 8001256:	461a      	mov	r2, r3
 8001258:	f7ff ff44 	bl	80010e4 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	3301      	adds	r3, #1
 8001260:	61bb      	str	r3, [r7, #24]
 8001262:	783b      	ldrb	r3, [r7, #0]
 8001264:	461a      	mov	r2, r3
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	4293      	cmp	r3, r2
 800126a:	d3c3      	bcc.n	80011f4 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	3301      	adds	r3, #1
 8001270:	61fb      	str	r3, [r7, #28]
 8001272:	787b      	ldrb	r3, [r7, #1]
 8001274:	461a      	mov	r2, r3
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	4293      	cmp	r3, r2
 800127a:	d3ab      	bcc.n	80011d4 <ssd1306_WriteChar+0x48>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 800127c:	4b0a      	ldr	r3, [pc, #40]	@ (80012a8 <ssd1306_WriteChar+0x11c>)
 800127e:	881b      	ldrh	r3, [r3, #0]
 8001280:	68ba      	ldr	r2, [r7, #8]
 8001282:	2a00      	cmp	r2, #0
 8001284:	d005      	beq.n	8001292 <ssd1306_WriteChar+0x106>
 8001286:	68b9      	ldr	r1, [r7, #8]
 8001288:	7bfa      	ldrb	r2, [r7, #15]
 800128a:	3a20      	subs	r2, #32
 800128c:	440a      	add	r2, r1
 800128e:	7812      	ldrb	r2, [r2, #0]
 8001290:	e000      	b.n	8001294 <ssd1306_WriteChar+0x108>
 8001292:	783a      	ldrb	r2, [r7, #0]
 8001294:	4413      	add	r3, r2
 8001296:	b29a      	uxth	r2, r3
 8001298:	4b03      	ldr	r3, [pc, #12]	@ (80012a8 <ssd1306_WriteChar+0x11c>)
 800129a:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 800129c:	7bfb      	ldrb	r3, [r7, #15]
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3724      	adds	r7, #36	@ 0x24
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd90      	pop	{r4, r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000658 	.word	0x20000658

080012ac <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af02      	add	r7, sp, #8
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	4638      	mov	r0, r7
 80012b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80012ba:	e013      	b.n	80012e4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	7818      	ldrb	r0, [r3, #0]
 80012c0:	7e3b      	ldrb	r3, [r7, #24]
 80012c2:	9300      	str	r3, [sp, #0]
 80012c4:	463b      	mov	r3, r7
 80012c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012c8:	f7ff ff60 	bl	800118c <ssd1306_WriteChar>
 80012cc:	4603      	mov	r3, r0
 80012ce:	461a      	mov	r2, r3
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d002      	beq.n	80012de <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	e008      	b.n	80012f0 <ssd1306_WriteString+0x44>
        }
        str++;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	3301      	adds	r3, #1
 80012e2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d1e7      	bne.n	80012bc <ssd1306_WriteString+0x10>
    }

    // Everything ok
    return *str;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	781b      	ldrb	r3, [r3, #0]
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	460a      	mov	r2, r1
 8001302:	71fb      	strb	r3, [r7, #7]
 8001304:	4613      	mov	r3, r2
 8001306:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	b29a      	uxth	r2, r3
 800130c:	4b05      	ldr	r3, [pc, #20]	@ (8001324 <ssd1306_SetCursor+0x2c>)
 800130e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001310:	79bb      	ldrb	r3, [r7, #6]
 8001312:	b29a      	uxth	r2, r3
 8001314:	4b03      	ldr	r3, [pc, #12]	@ (8001324 <ssd1306_SetCursor+0x2c>)
 8001316:	805a      	strh	r2, [r3, #2]
}
 8001318:	bf00      	nop
 800131a:	370c      	adds	r7, #12
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr
 8001324:	20000658 	.word	0x20000658

08001328 <ssd1306_FillRectangle>:

    return;
}

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001328:	b590      	push	{r4, r7, lr}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	4604      	mov	r4, r0
 8001330:	4608      	mov	r0, r1
 8001332:	4611      	mov	r1, r2
 8001334:	461a      	mov	r2, r3
 8001336:	4623      	mov	r3, r4
 8001338:	71fb      	strb	r3, [r7, #7]
 800133a:	4603      	mov	r3, r0
 800133c:	71bb      	strb	r3, [r7, #6]
 800133e:	460b      	mov	r3, r1
 8001340:	717b      	strb	r3, [r7, #5]
 8001342:	4613      	mov	r3, r2
 8001344:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001346:	79fa      	ldrb	r2, [r7, #7]
 8001348:	797b      	ldrb	r3, [r7, #5]
 800134a:	4293      	cmp	r3, r2
 800134c:	bf28      	it	cs
 800134e:	4613      	movcs	r3, r2
 8001350:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001352:	797a      	ldrb	r2, [r7, #5]
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	4293      	cmp	r3, r2
 8001358:	bf38      	it	cc
 800135a:	4613      	movcc	r3, r2
 800135c:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 800135e:	79ba      	ldrb	r2, [r7, #6]
 8001360:	793b      	ldrb	r3, [r7, #4]
 8001362:	4293      	cmp	r3, r2
 8001364:	bf28      	it	cs
 8001366:	4613      	movcs	r3, r2
 8001368:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 800136a:	793a      	ldrb	r2, [r7, #4]
 800136c:	79bb      	ldrb	r3, [r7, #6]
 800136e:	4293      	cmp	r3, r2
 8001370:	bf38      	it	cc
 8001372:	4613      	movcc	r3, r2
 8001374:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001376:	7afb      	ldrb	r3, [r7, #11]
 8001378:	73fb      	strb	r3, [r7, #15]
 800137a:	e017      	b.n	80013ac <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 800137c:	7b7b      	ldrb	r3, [r7, #13]
 800137e:	73bb      	strb	r3, [r7, #14]
 8001380:	e009      	b.n	8001396 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8001382:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001386:	7bf9      	ldrb	r1, [r7, #15]
 8001388:	7bbb      	ldrb	r3, [r7, #14]
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff feaa 	bl	80010e4 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001390:	7bbb      	ldrb	r3, [r7, #14]
 8001392:	3301      	adds	r3, #1
 8001394:	73bb      	strb	r3, [r7, #14]
 8001396:	7bba      	ldrb	r2, [r7, #14]
 8001398:	7b3b      	ldrb	r3, [r7, #12]
 800139a:	429a      	cmp	r2, r3
 800139c:	d803      	bhi.n	80013a6 <ssd1306_FillRectangle+0x7e>
 800139e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	daed      	bge.n	8001382 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
 80013a8:	3301      	adds	r3, #1
 80013aa:	73fb      	strb	r3, [r7, #15]
 80013ac:	7bfa      	ldrb	r2, [r7, #15]
 80013ae:	7abb      	ldrb	r3, [r7, #10]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d803      	bhi.n	80013bc <ssd1306_FillRectangle+0x94>
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
 80013b6:	2b3f      	cmp	r3, #63	@ 0x3f
 80013b8:	d9e0      	bls.n	800137c <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 80013ba:	bf00      	nop
 80013bc:	bf00      	nop
}
 80013be:	3714      	adds	r7, #20
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd90      	pop	{r4, r7, pc}

080013c4 <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	603a      	str	r2, [r7, #0]
 80013cc:	461a      	mov	r2, r3
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
 80013d2:	460b      	mov	r3, r1
 80013d4:	71bb      	strb	r3, [r7, #6]
 80013d6:	4613      	mov	r3, r2
 80013d8:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 80013da:	797b      	ldrb	r3, [r7, #5]
 80013dc:	3307      	adds	r3, #7
 80013de:	2b00      	cmp	r3, #0
 80013e0:	da00      	bge.n	80013e4 <ssd1306_DrawBitmap+0x20>
 80013e2:	3307      	adds	r3, #7
 80013e4:	10db      	asrs	r3, r3, #3
 80013e6:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80013ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	db3e      	blt.n	8001472 <ssd1306_DrawBitmap+0xae>
 80013f4:	79bb      	ldrb	r3, [r7, #6]
 80013f6:	2b3f      	cmp	r3, #63	@ 0x3f
 80013f8:	d83b      	bhi.n	8001472 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 80013fa:	2300      	movs	r3, #0
 80013fc:	73bb      	strb	r3, [r7, #14]
 80013fe:	e033      	b.n	8001468 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8001400:	2300      	movs	r3, #0
 8001402:	737b      	strb	r3, [r7, #13]
 8001404:	e026      	b.n	8001454 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8001406:	7b7b      	ldrb	r3, [r7, #13]
 8001408:	f003 0307 	and.w	r3, r3, #7
 800140c:	2b00      	cmp	r3, #0
 800140e:	d003      	beq.n	8001418 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8001410:	7bfb      	ldrb	r3, [r7, #15]
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	73fb      	strb	r3, [r7, #15]
 8001416:	e00d      	b.n	8001434 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001418:	7bbb      	ldrb	r3, [r7, #14]
 800141a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800141e:	fb02 f303 	mul.w	r3, r2, r3
 8001422:	7b7a      	ldrb	r2, [r7, #13]
 8001424:	08d2      	lsrs	r2, r2, #3
 8001426:	b2d2      	uxtb	r2, r2
 8001428:	4413      	add	r3, r2
 800142a:	461a      	mov	r2, r3
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	4413      	add	r3, r2
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8001434:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001438:	2b00      	cmp	r3, #0
 800143a:	da08      	bge.n	800144e <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 800143c:	79fa      	ldrb	r2, [r7, #7]
 800143e:	7b7b      	ldrb	r3, [r7, #13]
 8001440:	4413      	add	r3, r2
 8001442:	b2db      	uxtb	r3, r3
 8001444:	7f3a      	ldrb	r2, [r7, #28]
 8001446:	79b9      	ldrb	r1, [r7, #6]
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff fe4b 	bl	80010e4 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 800144e:	7b7b      	ldrb	r3, [r7, #13]
 8001450:	3301      	adds	r3, #1
 8001452:	737b      	strb	r3, [r7, #13]
 8001454:	7b7a      	ldrb	r2, [r7, #13]
 8001456:	797b      	ldrb	r3, [r7, #5]
 8001458:	429a      	cmp	r2, r3
 800145a:	d3d4      	bcc.n	8001406 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 800145c:	7bbb      	ldrb	r3, [r7, #14]
 800145e:	3301      	adds	r3, #1
 8001460:	73bb      	strb	r3, [r7, #14]
 8001462:	79bb      	ldrb	r3, [r7, #6]
 8001464:	3301      	adds	r3, #1
 8001466:	71bb      	strb	r3, [r7, #6]
 8001468:	7bba      	ldrb	r2, [r7, #14]
 800146a:	7e3b      	ldrb	r3, [r7, #24]
 800146c:	429a      	cmp	r2, r3
 800146e:	d3c7      	bcc.n	8001400 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8001470:	e000      	b.n	8001474 <ssd1306_DrawBitmap+0xb0>
        return;
 8001472:	bf00      	nop
}
 8001474:	3710      	adds	r7, #16
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}

0800147a <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 800147a:	b580      	push	{r7, lr}
 800147c:	b084      	sub	sp, #16
 800147e:	af00      	add	r7, sp, #0
 8001480:	4603      	mov	r3, r0
 8001482:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001484:	2381      	movs	r3, #129	@ 0x81
 8001486:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001488:	7bfb      	ldrb	r3, [r7, #15]
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff fd34 	bl	8000ef8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff fd30 	bl	8000ef8 <ssd1306_WriteCommand>
}
 8001498:	bf00      	nop
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d005      	beq.n	80014bc <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80014b0:	23af      	movs	r3, #175	@ 0xaf
 80014b2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80014b4:	4b08      	ldr	r3, [pc, #32]	@ (80014d8 <ssd1306_SetDisplayOn+0x38>)
 80014b6:	2201      	movs	r2, #1
 80014b8:	715a      	strb	r2, [r3, #5]
 80014ba:	e004      	b.n	80014c6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80014bc:	23ae      	movs	r3, #174	@ 0xae
 80014be:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80014c0:	4b05      	ldr	r3, [pc, #20]	@ (80014d8 <ssd1306_SetDisplayOn+0x38>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff fd15 	bl	8000ef8 <ssd1306_WriteCommand>
}
 80014ce:	bf00      	nop
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20000658 	.word	0x20000658

080014dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001520 <HAL_MspInit+0x44>)
 80014e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001520 <HAL_MspInit+0x44>)
 80014e8:	f043 0301 	orr.w	r3, r3, #1
 80014ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80014ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001520 <HAL_MspInit+0x44>)
 80014f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014f2:	f003 0301 	and.w	r3, r3, #1
 80014f6:	607b      	str	r3, [r7, #4]
 80014f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fa:	4b09      	ldr	r3, [pc, #36]	@ (8001520 <HAL_MspInit+0x44>)
 80014fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014fe:	4a08      	ldr	r2, [pc, #32]	@ (8001520 <HAL_MspInit+0x44>)
 8001500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001504:	6593      	str	r3, [r2, #88]	@ 0x58
 8001506:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <HAL_MspInit+0x44>)
 8001508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800150a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800150e:	603b      	str	r3, [r7, #0]
 8001510:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001512:	bf00      	nop
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40021000 	.word	0x40021000

08001524 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b0ac      	sub	sp, #176	@ 0xb0
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	2288      	movs	r2, #136	@ 0x88
 8001542:	2100      	movs	r1, #0
 8001544:	4618      	mov	r0, r3
 8001546:	f003 fda0 	bl	800508a <memset>
  if(hi2c->Instance==I2C1)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a21      	ldr	r2, [pc, #132]	@ (80015d4 <HAL_I2C_MspInit+0xb0>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d13b      	bne.n	80015cc <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001554:	2340      	movs	r3, #64	@ 0x40
 8001556:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001558:	2300      	movs	r3, #0
 800155a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800155c:	f107 0314 	add.w	r3, r7, #20
 8001560:	4618      	mov	r0, r3
 8001562:	f001 fd37 	bl	8002fd4 <HAL_RCCEx_PeriphCLKConfig>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800156c:	f7ff fc9e 	bl	8000eac <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001570:	4b19      	ldr	r3, [pc, #100]	@ (80015d8 <HAL_I2C_MspInit+0xb4>)
 8001572:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001574:	4a18      	ldr	r2, [pc, #96]	@ (80015d8 <HAL_I2C_MspInit+0xb4>)
 8001576:	f043 0302 	orr.w	r3, r3, #2
 800157a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800157c:	4b16      	ldr	r3, [pc, #88]	@ (80015d8 <HAL_I2C_MspInit+0xb4>)
 800157e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001580:	f003 0302 	and.w	r3, r3, #2
 8001584:	613b      	str	r3, [r7, #16]
 8001586:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001588:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800158c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001590:	2312      	movs	r3, #18
 8001592:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	2300      	movs	r3, #0
 8001598:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159c:	2303      	movs	r3, #3
 800159e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015a2:	2304      	movs	r3, #4
 80015a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015ac:	4619      	mov	r1, r3
 80015ae:	480b      	ldr	r0, [pc, #44]	@ (80015dc <HAL_I2C_MspInit+0xb8>)
 80015b0:	f000 fba0 	bl	8001cf4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015b4:	4b08      	ldr	r3, [pc, #32]	@ (80015d8 <HAL_I2C_MspInit+0xb4>)
 80015b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015b8:	4a07      	ldr	r2, [pc, #28]	@ (80015d8 <HAL_I2C_MspInit+0xb4>)
 80015ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015be:	6593      	str	r3, [r2, #88]	@ 0x58
 80015c0:	4b05      	ldr	r3, [pc, #20]	@ (80015d8 <HAL_I2C_MspInit+0xb4>)
 80015c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80015cc:	bf00      	nop
 80015ce:	37b0      	adds	r7, #176	@ 0xb0
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40005400 	.word	0x40005400
 80015d8:	40021000 	.word	0x40021000
 80015dc:	48000400 	.word	0x48000400

080015e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08a      	sub	sp, #40	@ 0x28
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e8:	f107 0314 	add.w	r3, r7, #20
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
 80015f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a17      	ldr	r2, [pc, #92]	@ (800165c <HAL_SPI_MspInit+0x7c>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d128      	bne.n	8001654 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001602:	4b17      	ldr	r3, [pc, #92]	@ (8001660 <HAL_SPI_MspInit+0x80>)
 8001604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001606:	4a16      	ldr	r2, [pc, #88]	@ (8001660 <HAL_SPI_MspInit+0x80>)
 8001608:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800160c:	6613      	str	r3, [r2, #96]	@ 0x60
 800160e:	4b14      	ldr	r3, [pc, #80]	@ (8001660 <HAL_SPI_MspInit+0x80>)
 8001610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001612:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001616:	613b      	str	r3, [r7, #16]
 8001618:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800161a:	4b11      	ldr	r3, [pc, #68]	@ (8001660 <HAL_SPI_MspInit+0x80>)
 800161c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161e:	4a10      	ldr	r2, [pc, #64]	@ (8001660 <HAL_SPI_MspInit+0x80>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001626:	4b0e      	ldr	r3, [pc, #56]	@ (8001660 <HAL_SPI_MspInit+0x80>)
 8001628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001632:	23e0      	movs	r3, #224	@ 0xe0
 8001634:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001636:	2302      	movs	r3, #2
 8001638:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163e:	2303      	movs	r3, #3
 8001640:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001642:	2305      	movs	r3, #5
 8001644:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	4619      	mov	r1, r3
 800164c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001650:	f000 fb50 	bl	8001cf4 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001654:	bf00      	nop
 8001656:	3728      	adds	r7, #40	@ 0x28
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40013000 	.word	0x40013000
 8001660:	40021000 	.word	0x40021000

08001664 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b0ac      	sub	sp, #176	@ 0xb0
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
 800167a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	2288      	movs	r2, #136	@ 0x88
 8001682:	2100      	movs	r1, #0
 8001684:	4618      	mov	r0, r3
 8001686:	f003 fd00 	bl	800508a <memset>
  if(huart->Instance==USART2)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a21      	ldr	r2, [pc, #132]	@ (8001714 <HAL_UART_MspInit+0xb0>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d13b      	bne.n	800170c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001694:	2302      	movs	r3, #2
 8001696:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001698:	2300      	movs	r3, #0
 800169a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	4618      	mov	r0, r3
 80016a2:	f001 fc97 	bl	8002fd4 <HAL_RCCEx_PeriphCLKConfig>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016ac:	f7ff fbfe 	bl	8000eac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016b0:	4b19      	ldr	r3, [pc, #100]	@ (8001718 <HAL_UART_MspInit+0xb4>)
 80016b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b4:	4a18      	ldr	r2, [pc, #96]	@ (8001718 <HAL_UART_MspInit+0xb4>)
 80016b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80016bc:	4b16      	ldr	r3, [pc, #88]	@ (8001718 <HAL_UART_MspInit+0xb4>)
 80016be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016c4:	613b      	str	r3, [r7, #16]
 80016c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c8:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <HAL_UART_MspInit+0xb4>)
 80016ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016cc:	4a12      	ldr	r2, [pc, #72]	@ (8001718 <HAL_UART_MspInit+0xb4>)
 80016ce:	f043 0301 	orr.w	r3, r3, #1
 80016d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016d4:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <HAL_UART_MspInit+0xb4>)
 80016d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d8:	f003 0301 	and.w	r3, r3, #1
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016e0:	230c      	movs	r3, #12
 80016e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e6:	2302      	movs	r3, #2
 80016e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f2:	2303      	movs	r3, #3
 80016f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016f8:	2307      	movs	r3, #7
 80016fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fe:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001702:	4619      	mov	r1, r3
 8001704:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001708:	f000 faf4 	bl	8001cf4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800170c:	bf00      	nop
 800170e:	37b0      	adds	r7, #176	@ 0xb0
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40004400 	.word	0x40004400
 8001718:	40021000 	.word	0x40021000

0800171c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001720:	bf00      	nop
 8001722:	e7fd      	b.n	8001720 <NMI_Handler+0x4>

08001724 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001728:	bf00      	nop
 800172a:	e7fd      	b.n	8001728 <HardFault_Handler+0x4>

0800172c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <MemManage_Handler+0x4>

08001734 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <BusFault_Handler+0x4>

0800173c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001740:	bf00      	nop
 8001742:	e7fd      	b.n	8001740 <UsageFault_Handler+0x4>

08001744 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr

08001752 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001752:	b480      	push	{r7}
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr

0800176e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001772:	f000 f969 	bl	8001a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}

0800177a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800177e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001782:	f000 fc79 	bl	8002078 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}

0800178a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0
  return 1;
 800178e:	2301      	movs	r3, #1
}
 8001790:	4618      	mov	r0, r3
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <_kill>:

int _kill(int pid, int sig)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b082      	sub	sp, #8
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
 80017a2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017a4:	f003 fcc0 	bl	8005128 <__errno>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2216      	movs	r2, #22
 80017ac:	601a      	str	r2, [r3, #0]
  return -1;
 80017ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <_exit>:

void _exit (int status)
{
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b082      	sub	sp, #8
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017c2:	f04f 31ff 	mov.w	r1, #4294967295
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f7ff ffe7 	bl	800179a <_kill>
  while (1) {}    /* Make sure we hang here */
 80017cc:	bf00      	nop
 80017ce:	e7fd      	b.n	80017cc <_exit+0x12>

080017d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017dc:	2300      	movs	r3, #0
 80017de:	617b      	str	r3, [r7, #20]
 80017e0:	e00a      	b.n	80017f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017e2:	f7fe ff67 	bl	80006b4 <__io_getchar>
 80017e6:	4601      	mov	r1, r0
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	1c5a      	adds	r2, r3, #1
 80017ec:	60ba      	str	r2, [r7, #8]
 80017ee:	b2ca      	uxtb	r2, r1
 80017f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	3301      	adds	r3, #1
 80017f6:	617b      	str	r3, [r7, #20]
 80017f8:	697a      	ldr	r2, [r7, #20]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	dbf0      	blt.n	80017e2 <_read+0x12>
  }

  return len;
 8001800:	687b      	ldr	r3, [r7, #4]
}
 8001802:	4618      	mov	r0, r3
 8001804:	3718      	adds	r7, #24
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}

0800180a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	b086      	sub	sp, #24
 800180e:	af00      	add	r7, sp, #0
 8001810:	60f8      	str	r0, [r7, #12]
 8001812:	60b9      	str	r1, [r7, #8]
 8001814:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001816:	2300      	movs	r3, #0
 8001818:	617b      	str	r3, [r7, #20]
 800181a:	e009      	b.n	8001830 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	1c5a      	adds	r2, r3, #1
 8001820:	60ba      	str	r2, [r7, #8]
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	4618      	mov	r0, r3
 8001826:	f7fe ff33 	bl	8000690 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	3301      	adds	r3, #1
 800182e:	617b      	str	r3, [r7, #20]
 8001830:	697a      	ldr	r2, [r7, #20]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	429a      	cmp	r2, r3
 8001836:	dbf1      	blt.n	800181c <_write+0x12>
  }
  return len;
 8001838:	687b      	ldr	r3, [r7, #4]
}
 800183a:	4618      	mov	r0, r3
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <_close>:

int _close(int file)
{
 8001842:	b480      	push	{r7}
 8001844:	b083      	sub	sp, #12
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800184a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800184e:	4618      	mov	r0, r3
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800185a:	b480      	push	{r7}
 800185c:	b083      	sub	sp, #12
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
 8001862:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800186a:	605a      	str	r2, [r3, #4]
  return 0;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <_isatty>:

int _isatty(int file)
{
 800187a:	b480      	push	{r7}
 800187c:	b083      	sub	sp, #12
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001882:	2301      	movs	r3, #1
}
 8001884:	4618      	mov	r0, r3
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001890:	b480      	push	{r7}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3714      	adds	r7, #20
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
	...

080018ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018b4:	4a14      	ldr	r2, [pc, #80]	@ (8001908 <_sbrk+0x5c>)
 80018b6:	4b15      	ldr	r3, [pc, #84]	@ (800190c <_sbrk+0x60>)
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018c0:	4b13      	ldr	r3, [pc, #76]	@ (8001910 <_sbrk+0x64>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d102      	bne.n	80018ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018c8:	4b11      	ldr	r3, [pc, #68]	@ (8001910 <_sbrk+0x64>)
 80018ca:	4a12      	ldr	r2, [pc, #72]	@ (8001914 <_sbrk+0x68>)
 80018cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018ce:	4b10      	ldr	r3, [pc, #64]	@ (8001910 <_sbrk+0x64>)
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4413      	add	r3, r2
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d207      	bcs.n	80018ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018dc:	f003 fc24 	bl	8005128 <__errno>
 80018e0:	4603      	mov	r3, r0
 80018e2:	220c      	movs	r2, #12
 80018e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018e6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ea:	e009      	b.n	8001900 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018ec:	4b08      	ldr	r3, [pc, #32]	@ (8001910 <_sbrk+0x64>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018f2:	4b07      	ldr	r3, [pc, #28]	@ (8001910 <_sbrk+0x64>)
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4413      	add	r3, r2
 80018fa:	4a05      	ldr	r2, [pc, #20]	@ (8001910 <_sbrk+0x64>)
 80018fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018fe:	68fb      	ldr	r3, [r7, #12]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3718      	adds	r7, #24
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20018000 	.word	0x20018000
 800190c:	00000400 	.word	0x00000400
 8001910:	20000660 	.word	0x20000660
 8001914:	200007b8 	.word	0x200007b8

08001918 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800191c:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <SystemInit+0x20>)
 800191e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001922:	4a05      	ldr	r2, [pc, #20]	@ (8001938 <SystemInit+0x20>)
 8001924:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001928:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800192c:	bf00      	nop
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800193c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001974 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001940:	f7ff ffea 	bl	8001918 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001944:	480c      	ldr	r0, [pc, #48]	@ (8001978 <LoopForever+0x6>)
  ldr r1, =_edata
 8001946:	490d      	ldr	r1, [pc, #52]	@ (800197c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001948:	4a0d      	ldr	r2, [pc, #52]	@ (8001980 <LoopForever+0xe>)
  movs r3, #0
 800194a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800194c:	e002      	b.n	8001954 <LoopCopyDataInit>

0800194e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800194e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001950:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001952:	3304      	adds	r3, #4

08001954 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001954:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001956:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001958:	d3f9      	bcc.n	800194e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800195a:	4a0a      	ldr	r2, [pc, #40]	@ (8001984 <LoopForever+0x12>)
  ldr r4, =_ebss
 800195c:	4c0a      	ldr	r4, [pc, #40]	@ (8001988 <LoopForever+0x16>)
  movs r3, #0
 800195e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001960:	e001      	b.n	8001966 <LoopFillZerobss>

08001962 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001962:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001964:	3204      	adds	r2, #4

08001966 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001966:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001968:	d3fb      	bcc.n	8001962 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800196a:	f003 fbe3 	bl	8005134 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800196e:	f7fe feb9 	bl	80006e4 <main>

08001972 <LoopForever>:

LoopForever:
    b LoopForever
 8001972:	e7fe      	b.n	8001972 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001974:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001978:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800197c:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 8001980:	080080d8 	.word	0x080080d8
  ldr r2, =_sbss
 8001984:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 8001988:	200007b4 	.word	0x200007b4

0800198c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800198c:	e7fe      	b.n	800198c <ADC1_2_IRQHandler>
	...

08001990 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001996:	2300      	movs	r3, #0
 8001998:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800199a:	4b0c      	ldr	r3, [pc, #48]	@ (80019cc <HAL_Init+0x3c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a0b      	ldr	r2, [pc, #44]	@ (80019cc <HAL_Init+0x3c>)
 80019a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019a4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019a6:	2003      	movs	r0, #3
 80019a8:	f000 f962 	bl	8001c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019ac:	2000      	movs	r0, #0
 80019ae:	f000 f80f 	bl	80019d0 <HAL_InitTick>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d002      	beq.n	80019be <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	71fb      	strb	r3, [r7, #7]
 80019bc:	e001      	b.n	80019c2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019be:	f7ff fd8d 	bl	80014dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019c2:	79fb      	ldrb	r3, [r7, #7]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3708      	adds	r7, #8
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40022000 	.word	0x40022000

080019d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019d8:	2300      	movs	r3, #0
 80019da:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80019dc:	4b17      	ldr	r3, [pc, #92]	@ (8001a3c <HAL_InitTick+0x6c>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d023      	beq.n	8001a2c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80019e4:	4b16      	ldr	r3, [pc, #88]	@ (8001a40 <HAL_InitTick+0x70>)
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	4b14      	ldr	r3, [pc, #80]	@ (8001a3c <HAL_InitTick+0x6c>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	4619      	mov	r1, r3
 80019ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80019f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019fa:	4618      	mov	r0, r3
 80019fc:	f000 f96d 	bl	8001cda <HAL_SYSTICK_Config>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d10f      	bne.n	8001a26 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b0f      	cmp	r3, #15
 8001a0a:	d809      	bhi.n	8001a20 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	6879      	ldr	r1, [r7, #4]
 8001a10:	f04f 30ff 	mov.w	r0, #4294967295
 8001a14:	f000 f937 	bl	8001c86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a18:	4a0a      	ldr	r2, [pc, #40]	@ (8001a44 <HAL_InitTick+0x74>)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6013      	str	r3, [r2, #0]
 8001a1e:	e007      	b.n	8001a30 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	73fb      	strb	r3, [r7, #15]
 8001a24:	e004      	b.n	8001a30 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	73fb      	strb	r3, [r7, #15]
 8001a2a:	e001      	b.n	8001a30 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20000078 	.word	0x20000078
 8001a40:	20000070 	.word	0x20000070
 8001a44:	20000074 	.word	0x20000074

08001a48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a4c:	4b06      	ldr	r3, [pc, #24]	@ (8001a68 <HAL_IncTick+0x20>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	461a      	mov	r2, r3
 8001a52:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <HAL_IncTick+0x24>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4413      	add	r3, r2
 8001a58:	4a04      	ldr	r2, [pc, #16]	@ (8001a6c <HAL_IncTick+0x24>)
 8001a5a:	6013      	str	r3, [r2, #0]
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	20000078 	.word	0x20000078
 8001a6c:	20000664 	.word	0x20000664

08001a70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  return uwTick;
 8001a74:	4b03      	ldr	r3, [pc, #12]	@ (8001a84 <HAL_GetTick+0x14>)
 8001a76:	681b      	ldr	r3, [r3, #0]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	20000664 	.word	0x20000664

08001a88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a90:	f7ff ffee 	bl	8001a70 <HAL_GetTick>
 8001a94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aa0:	d005      	beq.n	8001aae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001acc <HAL_Delay+0x44>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	4413      	add	r3, r2
 8001aac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001aae:	bf00      	nop
 8001ab0:	f7ff ffde 	bl	8001a70 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d8f7      	bhi.n	8001ab0 <HAL_Delay+0x28>
  {
  }
}
 8001ac0:	bf00      	nop
 8001ac2:	bf00      	nop
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	20000078 	.word	0x20000078

08001ad0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b14 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ae6:	68ba      	ldr	r2, [r7, #8]
 8001ae8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001aec:	4013      	ands	r3, r2
 8001aee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001af8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001afc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b02:	4a04      	ldr	r2, [pc, #16]	@ (8001b14 <__NVIC_SetPriorityGrouping+0x44>)
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	60d3      	str	r3, [r2, #12]
}
 8001b08:	bf00      	nop
 8001b0a:	3714      	adds	r7, #20
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b1c:	4b04      	ldr	r3, [pc, #16]	@ (8001b30 <__NVIC_GetPriorityGrouping+0x18>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	0a1b      	lsrs	r3, r3, #8
 8001b22:	f003 0307 	and.w	r3, r3, #7
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr
 8001b30:	e000ed00 	.word	0xe000ed00

08001b34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	db0b      	blt.n	8001b5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	f003 021f 	and.w	r2, r3, #31
 8001b4c:	4907      	ldr	r1, [pc, #28]	@ (8001b6c <__NVIC_EnableIRQ+0x38>)
 8001b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b52:	095b      	lsrs	r3, r3, #5
 8001b54:	2001      	movs	r0, #1
 8001b56:	fa00 f202 	lsl.w	r2, r0, r2
 8001b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b5e:	bf00      	nop
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	e000e100 	.word	0xe000e100

08001b70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	6039      	str	r1, [r7, #0]
 8001b7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	db0a      	blt.n	8001b9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	b2da      	uxtb	r2, r3
 8001b88:	490c      	ldr	r1, [pc, #48]	@ (8001bbc <__NVIC_SetPriority+0x4c>)
 8001b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8e:	0112      	lsls	r2, r2, #4
 8001b90:	b2d2      	uxtb	r2, r2
 8001b92:	440b      	add	r3, r1
 8001b94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b98:	e00a      	b.n	8001bb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	b2da      	uxtb	r2, r3
 8001b9e:	4908      	ldr	r1, [pc, #32]	@ (8001bc0 <__NVIC_SetPriority+0x50>)
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	f003 030f 	and.w	r3, r3, #15
 8001ba6:	3b04      	subs	r3, #4
 8001ba8:	0112      	lsls	r2, r2, #4
 8001baa:	b2d2      	uxtb	r2, r2
 8001bac:	440b      	add	r3, r1
 8001bae:	761a      	strb	r2, [r3, #24]
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	e000e100 	.word	0xe000e100
 8001bc0:	e000ed00 	.word	0xe000ed00

08001bc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b089      	sub	sp, #36	@ 0x24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	60f8      	str	r0, [r7, #12]
 8001bcc:	60b9      	str	r1, [r7, #8]
 8001bce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	f003 0307 	and.w	r3, r3, #7
 8001bd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	f1c3 0307 	rsb	r3, r3, #7
 8001bde:	2b04      	cmp	r3, #4
 8001be0:	bf28      	it	cs
 8001be2:	2304      	movcs	r3, #4
 8001be4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	3304      	adds	r3, #4
 8001bea:	2b06      	cmp	r3, #6
 8001bec:	d902      	bls.n	8001bf4 <NVIC_EncodePriority+0x30>
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	3b03      	subs	r3, #3
 8001bf2:	e000      	b.n	8001bf6 <NVIC_EncodePriority+0x32>
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43da      	mvns	r2, r3
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	401a      	ands	r2, r3
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	fa01 f303 	lsl.w	r3, r1, r3
 8001c16:	43d9      	mvns	r1, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c1c:	4313      	orrs	r3, r2
         );
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3724      	adds	r7, #36	@ 0x24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
	...

08001c2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c3c:	d301      	bcc.n	8001c42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e00f      	b.n	8001c62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c42:	4a0a      	ldr	r2, [pc, #40]	@ (8001c6c <SysTick_Config+0x40>)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	3b01      	subs	r3, #1
 8001c48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c4a:	210f      	movs	r1, #15
 8001c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c50:	f7ff ff8e 	bl	8001b70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c54:	4b05      	ldr	r3, [pc, #20]	@ (8001c6c <SysTick_Config+0x40>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c5a:	4b04      	ldr	r3, [pc, #16]	@ (8001c6c <SysTick_Config+0x40>)
 8001c5c:	2207      	movs	r2, #7
 8001c5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	e000e010 	.word	0xe000e010

08001c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f7ff ff29 	bl	8001ad0 <__NVIC_SetPriorityGrouping>
}
 8001c7e:	bf00      	nop
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b086      	sub	sp, #24
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	60b9      	str	r1, [r7, #8]
 8001c90:	607a      	str	r2, [r7, #4]
 8001c92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c94:	2300      	movs	r3, #0
 8001c96:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c98:	f7ff ff3e 	bl	8001b18 <__NVIC_GetPriorityGrouping>
 8001c9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	68b9      	ldr	r1, [r7, #8]
 8001ca2:	6978      	ldr	r0, [r7, #20]
 8001ca4:	f7ff ff8e 	bl	8001bc4 <NVIC_EncodePriority>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cae:	4611      	mov	r1, r2
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff ff5d 	bl	8001b70 <__NVIC_SetPriority>
}
 8001cb6:	bf00      	nop
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b082      	sub	sp, #8
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff ff31 	bl	8001b34 <__NVIC_EnableIRQ>
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b082      	sub	sp, #8
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff ffa2 	bl	8001c2c <SysTick_Config>
 8001ce8:	4603      	mov	r3, r0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b087      	sub	sp, #28
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d02:	e17f      	b.n	8002004 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	2101      	movs	r1, #1
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d10:	4013      	ands	r3, r2
 8001d12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f000 8171 	beq.w	8001ffe <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d005      	beq.n	8001d34 <HAL_GPIO_Init+0x40>
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f003 0303 	and.w	r3, r3, #3
 8001d30:	2b02      	cmp	r3, #2
 8001d32:	d130      	bne.n	8001d96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	2203      	movs	r2, #3
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	43db      	mvns	r3, r3
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	43db      	mvns	r3, r3
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	4013      	ands	r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	091b      	lsrs	r3, r3, #4
 8001d80:	f003 0201 	and.w	r2, r3, #1
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f003 0303 	and.w	r3, r3, #3
 8001d9e:	2b03      	cmp	r3, #3
 8001da0:	d118      	bne.n	8001dd4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001da8:	2201      	movs	r2, #1
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	43db      	mvns	r3, r3
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	4013      	ands	r3, r2
 8001db6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	08db      	lsrs	r3, r3, #3
 8001dbe:	f003 0201 	and.w	r2, r3, #1
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	693a      	ldr	r2, [r7, #16]
 8001dd2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f003 0303 	and.w	r3, r3, #3
 8001ddc:	2b03      	cmp	r3, #3
 8001dde:	d017      	beq.n	8001e10 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	2203      	movs	r2, #3
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	43db      	mvns	r3, r3
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4013      	ands	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	689a      	ldr	r2, [r3, #8]
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f003 0303 	and.w	r3, r3, #3
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d123      	bne.n	8001e64 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	08da      	lsrs	r2, r3, #3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	3208      	adds	r2, #8
 8001e24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e28:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	220f      	movs	r2, #15
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	691a      	ldr	r2, [r3, #16]
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e50:	693a      	ldr	r2, [r7, #16]
 8001e52:	4313      	orrs	r3, r2
 8001e54:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	08da      	lsrs	r2, r3, #3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	3208      	adds	r2, #8
 8001e5e:	6939      	ldr	r1, [r7, #16]
 8001e60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	005b      	lsls	r3, r3, #1
 8001e6e:	2203      	movs	r2, #3
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	43db      	mvns	r3, r3
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	4013      	ands	r3, r2
 8001e7a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f003 0203 	and.w	r2, r3, #3
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	005b      	lsls	r3, r3, #1
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	693a      	ldr	r2, [r7, #16]
 8001e96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	f000 80ac 	beq.w	8001ffe <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ea6:	4b5f      	ldr	r3, [pc, #380]	@ (8002024 <HAL_GPIO_Init+0x330>)
 8001ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eaa:	4a5e      	ldr	r2, [pc, #376]	@ (8002024 <HAL_GPIO_Init+0x330>)
 8001eac:	f043 0301 	orr.w	r3, r3, #1
 8001eb0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001eb2:	4b5c      	ldr	r3, [pc, #368]	@ (8002024 <HAL_GPIO_Init+0x330>)
 8001eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	60bb      	str	r3, [r7, #8]
 8001ebc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ebe:	4a5a      	ldr	r2, [pc, #360]	@ (8002028 <HAL_GPIO_Init+0x334>)
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	089b      	lsrs	r3, r3, #2
 8001ec4:	3302      	adds	r3, #2
 8001ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eca:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	f003 0303 	and.w	r3, r3, #3
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	220f      	movs	r2, #15
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	43db      	mvns	r3, r3
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001ee8:	d025      	beq.n	8001f36 <HAL_GPIO_Init+0x242>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a4f      	ldr	r2, [pc, #316]	@ (800202c <HAL_GPIO_Init+0x338>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d01f      	beq.n	8001f32 <HAL_GPIO_Init+0x23e>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a4e      	ldr	r2, [pc, #312]	@ (8002030 <HAL_GPIO_Init+0x33c>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d019      	beq.n	8001f2e <HAL_GPIO_Init+0x23a>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a4d      	ldr	r2, [pc, #308]	@ (8002034 <HAL_GPIO_Init+0x340>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d013      	beq.n	8001f2a <HAL_GPIO_Init+0x236>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a4c      	ldr	r2, [pc, #304]	@ (8002038 <HAL_GPIO_Init+0x344>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d00d      	beq.n	8001f26 <HAL_GPIO_Init+0x232>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a4b      	ldr	r2, [pc, #300]	@ (800203c <HAL_GPIO_Init+0x348>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d007      	beq.n	8001f22 <HAL_GPIO_Init+0x22e>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a4a      	ldr	r2, [pc, #296]	@ (8002040 <HAL_GPIO_Init+0x34c>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d101      	bne.n	8001f1e <HAL_GPIO_Init+0x22a>
 8001f1a:	2306      	movs	r3, #6
 8001f1c:	e00c      	b.n	8001f38 <HAL_GPIO_Init+0x244>
 8001f1e:	2307      	movs	r3, #7
 8001f20:	e00a      	b.n	8001f38 <HAL_GPIO_Init+0x244>
 8001f22:	2305      	movs	r3, #5
 8001f24:	e008      	b.n	8001f38 <HAL_GPIO_Init+0x244>
 8001f26:	2304      	movs	r3, #4
 8001f28:	e006      	b.n	8001f38 <HAL_GPIO_Init+0x244>
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e004      	b.n	8001f38 <HAL_GPIO_Init+0x244>
 8001f2e:	2302      	movs	r3, #2
 8001f30:	e002      	b.n	8001f38 <HAL_GPIO_Init+0x244>
 8001f32:	2301      	movs	r3, #1
 8001f34:	e000      	b.n	8001f38 <HAL_GPIO_Init+0x244>
 8001f36:	2300      	movs	r3, #0
 8001f38:	697a      	ldr	r2, [r7, #20]
 8001f3a:	f002 0203 	and.w	r2, r2, #3
 8001f3e:	0092      	lsls	r2, r2, #2
 8001f40:	4093      	lsls	r3, r2
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f48:	4937      	ldr	r1, [pc, #220]	@ (8002028 <HAL_GPIO_Init+0x334>)
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	089b      	lsrs	r3, r3, #2
 8001f4e:	3302      	adds	r3, #2
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f56:	4b3b      	ldr	r3, [pc, #236]	@ (8002044 <HAL_GPIO_Init+0x350>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	4013      	ands	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001f72:	693a      	ldr	r2, [r7, #16]
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f7a:	4a32      	ldr	r2, [pc, #200]	@ (8002044 <HAL_GPIO_Init+0x350>)
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f80:	4b30      	ldr	r3, [pc, #192]	@ (8002044 <HAL_GPIO_Init+0x350>)
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001fa4:	4a27      	ldr	r2, [pc, #156]	@ (8002044 <HAL_GPIO_Init+0x350>)
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001faa:	4b26      	ldr	r3, [pc, #152]	@ (8002044 <HAL_GPIO_Init+0x350>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d003      	beq.n	8001fce <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001fce:	4a1d      	ldr	r2, [pc, #116]	@ (8002044 <HAL_GPIO_Init+0x350>)
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8002044 <HAL_GPIO_Init+0x350>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d003      	beq.n	8001ff8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001ff8:	4a12      	ldr	r2, [pc, #72]	@ (8002044 <HAL_GPIO_Init+0x350>)
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	3301      	adds	r3, #1
 8002002:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	fa22 f303 	lsr.w	r3, r2, r3
 800200e:	2b00      	cmp	r3, #0
 8002010:	f47f ae78 	bne.w	8001d04 <HAL_GPIO_Init+0x10>
  }
}
 8002014:	bf00      	nop
 8002016:	bf00      	nop
 8002018:	371c      	adds	r7, #28
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	40021000 	.word	0x40021000
 8002028:	40010000 	.word	0x40010000
 800202c:	48000400 	.word	0x48000400
 8002030:	48000800 	.word	0x48000800
 8002034:	48000c00 	.word	0x48000c00
 8002038:	48001000 	.word	0x48001000
 800203c:	48001400 	.word	0x48001400
 8002040:	48001800 	.word	0x48001800
 8002044:	40010400 	.word	0x40010400

08002048 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	460b      	mov	r3, r1
 8002052:	807b      	strh	r3, [r7, #2]
 8002054:	4613      	mov	r3, r2
 8002056:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002058:	787b      	ldrb	r3, [r7, #1]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d003      	beq.n	8002066 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800205e:	887a      	ldrh	r2, [r7, #2]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002064:	e002      	b.n	800206c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002066:	887a      	ldrh	r2, [r7, #2]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002082:	4b08      	ldr	r3, [pc, #32]	@ (80020a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002084:	695a      	ldr	r2, [r3, #20]
 8002086:	88fb      	ldrh	r3, [r7, #6]
 8002088:	4013      	ands	r3, r2
 800208a:	2b00      	cmp	r3, #0
 800208c:	d006      	beq.n	800209c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800208e:	4a05      	ldr	r2, [pc, #20]	@ (80020a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002090:	88fb      	ldrh	r3, [r7, #6]
 8002092:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002094:	88fb      	ldrh	r3, [r7, #6]
 8002096:	4618      	mov	r0, r3
 8002098:	f7fe fa80 	bl	800059c <HAL_GPIO_EXTI_Callback>
  }
}
 800209c:	bf00      	nop
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40010400 	.word	0x40010400

080020a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d101      	bne.n	80020ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e08d      	b.n	80021d6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d106      	bne.n	80020d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f7ff fa28 	bl	8001524 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2224      	movs	r2, #36	@ 0x24
 80020d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f022 0201 	bic.w	r2, r2, #1
 80020ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	685a      	ldr	r2, [r3, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020f8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002108:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	2b01      	cmp	r3, #1
 8002110:	d107      	bne.n	8002122 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	689a      	ldr	r2, [r3, #8]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	e006      	b.n	8002130 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	689a      	ldr	r2, [r3, #8]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800212e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	2b02      	cmp	r3, #2
 8002136:	d108      	bne.n	800214a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	685a      	ldr	r2, [r3, #4]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002146:	605a      	str	r2, [r3, #4]
 8002148:	e007      	b.n	800215a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002158:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	6812      	ldr	r2, [r2, #0]
 8002164:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002168:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800216c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	68da      	ldr	r2, [r3, #12]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800217c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	691a      	ldr	r2, [r3, #16]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	695b      	ldr	r3, [r3, #20]
 8002186:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	699b      	ldr	r3, [r3, #24]
 800218e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	69d9      	ldr	r1, [r3, #28]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a1a      	ldr	r2, [r3, #32]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	430a      	orrs	r2, r1
 80021a6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f042 0201 	orr.w	r2, r2, #1
 80021b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2220      	movs	r2, #32
 80021c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80021de:	b480      	push	{r7}
 80021e0:	b083      	sub	sp, #12
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
 80021e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b20      	cmp	r3, #32
 80021f2:	d138      	bne.n	8002266 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d101      	bne.n	8002202 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80021fe:	2302      	movs	r3, #2
 8002200:	e032      	b.n	8002268 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2201      	movs	r2, #1
 8002206:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2224      	movs	r2, #36	@ 0x24
 800220e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f022 0201 	bic.w	r2, r2, #1
 8002220:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002230:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	6819      	ldr	r1, [r3, #0]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	683a      	ldr	r2, [r7, #0]
 800223e:	430a      	orrs	r2, r1
 8002240:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f042 0201 	orr.w	r2, r2, #1
 8002250:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2220      	movs	r2, #32
 8002256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002262:	2300      	movs	r3, #0
 8002264:	e000      	b.n	8002268 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002266:	2302      	movs	r3, #2
  }
}
 8002268:	4618      	mov	r0, r3
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002284:	b2db      	uxtb	r3, r3
 8002286:	2b20      	cmp	r3, #32
 8002288:	d139      	bne.n	80022fe <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002290:	2b01      	cmp	r3, #1
 8002292:	d101      	bne.n	8002298 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002294:	2302      	movs	r3, #2
 8002296:	e033      	b.n	8002300 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2201      	movs	r2, #1
 800229c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2224      	movs	r2, #36	@ 0x24
 80022a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f022 0201 	bic.w	r2, r2, #1
 80022b6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80022c6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	021b      	lsls	r3, r3, #8
 80022cc:	68fa      	ldr	r2, [r7, #12]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f042 0201 	orr.w	r2, r2, #1
 80022e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2220      	movs	r2, #32
 80022ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2200      	movs	r2, #0
 80022f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80022fa:	2300      	movs	r3, #0
 80022fc:	e000      	b.n	8002300 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80022fe:	2302      	movs	r3, #2
  }
}
 8002300:	4618      	mov	r0, r3
 8002302:	3714      	adds	r7, #20
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002310:	4b04      	ldr	r3, [pc, #16]	@ (8002324 <HAL_PWREx_GetVoltageRange+0x18>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002318:	4618      	mov	r0, r3
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	40007000 	.word	0x40007000

08002328 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002336:	d130      	bne.n	800239a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002338:	4b23      	ldr	r3, [pc, #140]	@ (80023c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002340:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002344:	d038      	beq.n	80023b8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002346:	4b20      	ldr	r3, [pc, #128]	@ (80023c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800234e:	4a1e      	ldr	r2, [pc, #120]	@ (80023c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002350:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002354:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002356:	4b1d      	ldr	r3, [pc, #116]	@ (80023cc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2232      	movs	r2, #50	@ 0x32
 800235c:	fb02 f303 	mul.w	r3, r2, r3
 8002360:	4a1b      	ldr	r2, [pc, #108]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002362:	fba2 2303 	umull	r2, r3, r2, r3
 8002366:	0c9b      	lsrs	r3, r3, #18
 8002368:	3301      	adds	r3, #1
 800236a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800236c:	e002      	b.n	8002374 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	3b01      	subs	r3, #1
 8002372:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002374:	4b14      	ldr	r3, [pc, #80]	@ (80023c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002376:	695b      	ldr	r3, [r3, #20]
 8002378:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800237c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002380:	d102      	bne.n	8002388 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d1f2      	bne.n	800236e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002388:	4b0f      	ldr	r3, [pc, #60]	@ (80023c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800238a:	695b      	ldr	r3, [r3, #20]
 800238c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002390:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002394:	d110      	bne.n	80023b8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e00f      	b.n	80023ba <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800239a:	4b0b      	ldr	r3, [pc, #44]	@ (80023c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80023a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023a6:	d007      	beq.n	80023b8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80023a8:	4b07      	ldr	r3, [pc, #28]	@ (80023c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80023b0:	4a05      	ldr	r2, [pc, #20]	@ (80023c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023b6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3714      	adds	r7, #20
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	40007000 	.word	0x40007000
 80023cc:	20000070 	.word	0x20000070
 80023d0:	431bde83 	.word	0x431bde83

080023d4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b088      	sub	sp, #32
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e3ca      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023e6:	4b97      	ldr	r3, [pc, #604]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f003 030c 	and.w	r3, r3, #12
 80023ee:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023f0:	4b94      	ldr	r3, [pc, #592]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	f003 0303 	and.w	r3, r3, #3
 80023f8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0310 	and.w	r3, r3, #16
 8002402:	2b00      	cmp	r3, #0
 8002404:	f000 80e4 	beq.w	80025d0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d007      	beq.n	800241e <HAL_RCC_OscConfig+0x4a>
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	2b0c      	cmp	r3, #12
 8002412:	f040 808b 	bne.w	800252c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	2b01      	cmp	r3, #1
 800241a:	f040 8087 	bne.w	800252c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800241e:	4b89      	ldr	r3, [pc, #548]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d005      	beq.n	8002436 <HAL_RCC_OscConfig+0x62>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e3a2      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a1a      	ldr	r2, [r3, #32]
 800243a:	4b82      	ldr	r3, [pc, #520]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0308 	and.w	r3, r3, #8
 8002442:	2b00      	cmp	r3, #0
 8002444:	d004      	beq.n	8002450 <HAL_RCC_OscConfig+0x7c>
 8002446:	4b7f      	ldr	r3, [pc, #508]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800244e:	e005      	b.n	800245c <HAL_RCC_OscConfig+0x88>
 8002450:	4b7c      	ldr	r3, [pc, #496]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002452:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002456:	091b      	lsrs	r3, r3, #4
 8002458:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800245c:	4293      	cmp	r3, r2
 800245e:	d223      	bcs.n	80024a8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6a1b      	ldr	r3, [r3, #32]
 8002464:	4618      	mov	r0, r3
 8002466:	f000 fd55 	bl	8002f14 <RCC_SetFlashLatencyFromMSIRange>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e383      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002474:	4b73      	ldr	r3, [pc, #460]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a72      	ldr	r2, [pc, #456]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 800247a:	f043 0308 	orr.w	r3, r3, #8
 800247e:	6013      	str	r3, [r2, #0]
 8002480:	4b70      	ldr	r3, [pc, #448]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a1b      	ldr	r3, [r3, #32]
 800248c:	496d      	ldr	r1, [pc, #436]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 800248e:	4313      	orrs	r3, r2
 8002490:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002492:	4b6c      	ldr	r3, [pc, #432]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	021b      	lsls	r3, r3, #8
 80024a0:	4968      	ldr	r1, [pc, #416]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 80024a2:	4313      	orrs	r3, r2
 80024a4:	604b      	str	r3, [r1, #4]
 80024a6:	e025      	b.n	80024f4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024a8:	4b66      	ldr	r3, [pc, #408]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a65      	ldr	r2, [pc, #404]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 80024ae:	f043 0308 	orr.w	r3, r3, #8
 80024b2:	6013      	str	r3, [r2, #0]
 80024b4:	4b63      	ldr	r3, [pc, #396]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a1b      	ldr	r3, [r3, #32]
 80024c0:	4960      	ldr	r1, [pc, #384]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 80024c2:	4313      	orrs	r3, r2
 80024c4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024c6:	4b5f      	ldr	r3, [pc, #380]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	69db      	ldr	r3, [r3, #28]
 80024d2:	021b      	lsls	r3, r3, #8
 80024d4:	495b      	ldr	r1, [pc, #364]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d109      	bne.n	80024f4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f000 fd15 	bl	8002f14 <RCC_SetFlashLatencyFromMSIRange>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e343      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024f4:	f000 fc4a 	bl	8002d8c <HAL_RCC_GetSysClockFreq>
 80024f8:	4602      	mov	r2, r0
 80024fa:	4b52      	ldr	r3, [pc, #328]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	091b      	lsrs	r3, r3, #4
 8002500:	f003 030f 	and.w	r3, r3, #15
 8002504:	4950      	ldr	r1, [pc, #320]	@ (8002648 <HAL_RCC_OscConfig+0x274>)
 8002506:	5ccb      	ldrb	r3, [r1, r3]
 8002508:	f003 031f 	and.w	r3, r3, #31
 800250c:	fa22 f303 	lsr.w	r3, r2, r3
 8002510:	4a4e      	ldr	r2, [pc, #312]	@ (800264c <HAL_RCC_OscConfig+0x278>)
 8002512:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002514:	4b4e      	ldr	r3, [pc, #312]	@ (8002650 <HAL_RCC_OscConfig+0x27c>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff fa59 	bl	80019d0 <HAL_InitTick>
 800251e:	4603      	mov	r3, r0
 8002520:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002522:	7bfb      	ldrb	r3, [r7, #15]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d052      	beq.n	80025ce <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002528:	7bfb      	ldrb	r3, [r7, #15]
 800252a:	e327      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d032      	beq.n	800259a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002534:	4b43      	ldr	r3, [pc, #268]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a42      	ldr	r2, [pc, #264]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 800253a:	f043 0301 	orr.w	r3, r3, #1
 800253e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002540:	f7ff fa96 	bl	8001a70 <HAL_GetTick>
 8002544:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002546:	e008      	b.n	800255a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002548:	f7ff fa92 	bl	8001a70 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b02      	cmp	r3, #2
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e310      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800255a:	4b3a      	ldr	r3, [pc, #232]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0302 	and.w	r3, r3, #2
 8002562:	2b00      	cmp	r3, #0
 8002564:	d0f0      	beq.n	8002548 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002566:	4b37      	ldr	r3, [pc, #220]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a36      	ldr	r2, [pc, #216]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 800256c:	f043 0308 	orr.w	r3, r3, #8
 8002570:	6013      	str	r3, [r2, #0]
 8002572:	4b34      	ldr	r3, [pc, #208]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a1b      	ldr	r3, [r3, #32]
 800257e:	4931      	ldr	r1, [pc, #196]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002580:	4313      	orrs	r3, r2
 8002582:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002584:	4b2f      	ldr	r3, [pc, #188]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	69db      	ldr	r3, [r3, #28]
 8002590:	021b      	lsls	r3, r3, #8
 8002592:	492c      	ldr	r1, [pc, #176]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002594:	4313      	orrs	r3, r2
 8002596:	604b      	str	r3, [r1, #4]
 8002598:	e01a      	b.n	80025d0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800259a:	4b2a      	ldr	r3, [pc, #168]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a29      	ldr	r2, [pc, #164]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 80025a0:	f023 0301 	bic.w	r3, r3, #1
 80025a4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80025a6:	f7ff fa63 	bl	8001a70 <HAL_GetTick>
 80025aa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80025ac:	e008      	b.n	80025c0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80025ae:	f7ff fa5f 	bl	8001a70 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e2dd      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80025c0:	4b20      	ldr	r3, [pc, #128]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d1f0      	bne.n	80025ae <HAL_RCC_OscConfig+0x1da>
 80025cc:	e000      	b.n	80025d0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025ce:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0301 	and.w	r3, r3, #1
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d074      	beq.n	80026c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	2b08      	cmp	r3, #8
 80025e0:	d005      	beq.n	80025ee <HAL_RCC_OscConfig+0x21a>
 80025e2:	69bb      	ldr	r3, [r7, #24]
 80025e4:	2b0c      	cmp	r3, #12
 80025e6:	d10e      	bne.n	8002606 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	2b03      	cmp	r3, #3
 80025ec:	d10b      	bne.n	8002606 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ee:	4b15      	ldr	r3, [pc, #84]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d064      	beq.n	80026c4 <HAL_RCC_OscConfig+0x2f0>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d160      	bne.n	80026c4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e2ba      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800260e:	d106      	bne.n	800261e <HAL_RCC_OscConfig+0x24a>
 8002610:	4b0c      	ldr	r3, [pc, #48]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a0b      	ldr	r2, [pc, #44]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002616:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800261a:	6013      	str	r3, [r2, #0]
 800261c:	e026      	b.n	800266c <HAL_RCC_OscConfig+0x298>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002626:	d115      	bne.n	8002654 <HAL_RCC_OscConfig+0x280>
 8002628:	4b06      	ldr	r3, [pc, #24]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a05      	ldr	r2, [pc, #20]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 800262e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002632:	6013      	str	r3, [r2, #0]
 8002634:	4b03      	ldr	r3, [pc, #12]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a02      	ldr	r2, [pc, #8]	@ (8002644 <HAL_RCC_OscConfig+0x270>)
 800263a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800263e:	6013      	str	r3, [r2, #0]
 8002640:	e014      	b.n	800266c <HAL_RCC_OscConfig+0x298>
 8002642:	bf00      	nop
 8002644:	40021000 	.word	0x40021000
 8002648:	08007fa0 	.word	0x08007fa0
 800264c:	20000070 	.word	0x20000070
 8002650:	20000074 	.word	0x20000074
 8002654:	4ba0      	ldr	r3, [pc, #640]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a9f      	ldr	r2, [pc, #636]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 800265a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800265e:	6013      	str	r3, [r2, #0]
 8002660:	4b9d      	ldr	r3, [pc, #628]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a9c      	ldr	r2, [pc, #624]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 8002666:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800266a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d013      	beq.n	800269c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002674:	f7ff f9fc 	bl	8001a70 <HAL_GetTick>
 8002678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800267a:	e008      	b.n	800268e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800267c:	f7ff f9f8 	bl	8001a70 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b64      	cmp	r3, #100	@ 0x64
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e276      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800268e:	4b92      	ldr	r3, [pc, #584]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d0f0      	beq.n	800267c <HAL_RCC_OscConfig+0x2a8>
 800269a:	e014      	b.n	80026c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800269c:	f7ff f9e8 	bl	8001a70 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026a4:	f7ff f9e4 	bl	8001a70 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b64      	cmp	r3, #100	@ 0x64
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e262      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026b6:	4b88      	ldr	r3, [pc, #544]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f0      	bne.n	80026a4 <HAL_RCC_OscConfig+0x2d0>
 80026c2:	e000      	b.n	80026c6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d060      	beq.n	8002794 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	2b04      	cmp	r3, #4
 80026d6:	d005      	beq.n	80026e4 <HAL_RCC_OscConfig+0x310>
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	2b0c      	cmp	r3, #12
 80026dc:	d119      	bne.n	8002712 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d116      	bne.n	8002712 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026e4:	4b7c      	ldr	r3, [pc, #496]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d005      	beq.n	80026fc <HAL_RCC_OscConfig+0x328>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d101      	bne.n	80026fc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e23f      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026fc:	4b76      	ldr	r3, [pc, #472]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	691b      	ldr	r3, [r3, #16]
 8002708:	061b      	lsls	r3, r3, #24
 800270a:	4973      	ldr	r1, [pc, #460]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 800270c:	4313      	orrs	r3, r2
 800270e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002710:	e040      	b.n	8002794 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d023      	beq.n	8002762 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800271a:	4b6f      	ldr	r3, [pc, #444]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a6e      	ldr	r2, [pc, #440]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 8002720:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002724:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002726:	f7ff f9a3 	bl	8001a70 <HAL_GetTick>
 800272a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800272c:	e008      	b.n	8002740 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800272e:	f7ff f99f 	bl	8001a70 <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	2b02      	cmp	r3, #2
 800273a:	d901      	bls.n	8002740 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800273c:	2303      	movs	r3, #3
 800273e:	e21d      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002740:	4b65      	ldr	r3, [pc, #404]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002748:	2b00      	cmp	r3, #0
 800274a:	d0f0      	beq.n	800272e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800274c:	4b62      	ldr	r3, [pc, #392]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	691b      	ldr	r3, [r3, #16]
 8002758:	061b      	lsls	r3, r3, #24
 800275a:	495f      	ldr	r1, [pc, #380]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 800275c:	4313      	orrs	r3, r2
 800275e:	604b      	str	r3, [r1, #4]
 8002760:	e018      	b.n	8002794 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002762:	4b5d      	ldr	r3, [pc, #372]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a5c      	ldr	r2, [pc, #368]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 8002768:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800276c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800276e:	f7ff f97f 	bl	8001a70 <HAL_GetTick>
 8002772:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002774:	e008      	b.n	8002788 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002776:	f7ff f97b 	bl	8001a70 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d901      	bls.n	8002788 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e1f9      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002788:	4b53      	ldr	r3, [pc, #332]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002790:	2b00      	cmp	r3, #0
 8002792:	d1f0      	bne.n	8002776 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0308 	and.w	r3, r3, #8
 800279c:	2b00      	cmp	r3, #0
 800279e:	d03c      	beq.n	800281a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	695b      	ldr	r3, [r3, #20]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d01c      	beq.n	80027e2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027a8:	4b4b      	ldr	r3, [pc, #300]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 80027aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027ae:	4a4a      	ldr	r2, [pc, #296]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 80027b0:	f043 0301 	orr.w	r3, r3, #1
 80027b4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b8:	f7ff f95a 	bl	8001a70 <HAL_GetTick>
 80027bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027be:	e008      	b.n	80027d2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027c0:	f7ff f956 	bl	8001a70 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d901      	bls.n	80027d2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e1d4      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027d2:	4b41      	ldr	r3, [pc, #260]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 80027d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027d8:	f003 0302 	and.w	r3, r3, #2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d0ef      	beq.n	80027c0 <HAL_RCC_OscConfig+0x3ec>
 80027e0:	e01b      	b.n	800281a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027e2:	4b3d      	ldr	r3, [pc, #244]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 80027e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027e8:	4a3b      	ldr	r2, [pc, #236]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 80027ea:	f023 0301 	bic.w	r3, r3, #1
 80027ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f2:	f7ff f93d 	bl	8001a70 <HAL_GetTick>
 80027f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027f8:	e008      	b.n	800280c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027fa:	f7ff f939 	bl	8001a70 <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	2b02      	cmp	r3, #2
 8002806:	d901      	bls.n	800280c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e1b7      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800280c:	4b32      	ldr	r3, [pc, #200]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 800280e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002812:	f003 0302 	and.w	r3, r3, #2
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1ef      	bne.n	80027fa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0304 	and.w	r3, r3, #4
 8002822:	2b00      	cmp	r3, #0
 8002824:	f000 80a6 	beq.w	8002974 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002828:	2300      	movs	r3, #0
 800282a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800282c:	4b2a      	ldr	r3, [pc, #168]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 800282e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002830:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d10d      	bne.n	8002854 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002838:	4b27      	ldr	r3, [pc, #156]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 800283a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283c:	4a26      	ldr	r2, [pc, #152]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 800283e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002842:	6593      	str	r3, [r2, #88]	@ 0x58
 8002844:	4b24      	ldr	r3, [pc, #144]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 8002846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002848:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800284c:	60bb      	str	r3, [r7, #8]
 800284e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002850:	2301      	movs	r3, #1
 8002852:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002854:	4b21      	ldr	r3, [pc, #132]	@ (80028dc <HAL_RCC_OscConfig+0x508>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800285c:	2b00      	cmp	r3, #0
 800285e:	d118      	bne.n	8002892 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002860:	4b1e      	ldr	r3, [pc, #120]	@ (80028dc <HAL_RCC_OscConfig+0x508>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a1d      	ldr	r2, [pc, #116]	@ (80028dc <HAL_RCC_OscConfig+0x508>)
 8002866:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800286a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800286c:	f7ff f900 	bl	8001a70 <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002874:	f7ff f8fc 	bl	8001a70 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b02      	cmp	r3, #2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e17a      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002886:	4b15      	ldr	r3, [pc, #84]	@ (80028dc <HAL_RCC_OscConfig+0x508>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800288e:	2b00      	cmp	r3, #0
 8002890:	d0f0      	beq.n	8002874 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d108      	bne.n	80028ac <HAL_RCC_OscConfig+0x4d8>
 800289a:	4b0f      	ldr	r3, [pc, #60]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 800289c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028a0:	4a0d      	ldr	r2, [pc, #52]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 80028a2:	f043 0301 	orr.w	r3, r3, #1
 80028a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028aa:	e029      	b.n	8002900 <HAL_RCC_OscConfig+0x52c>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	2b05      	cmp	r3, #5
 80028b2:	d115      	bne.n	80028e0 <HAL_RCC_OscConfig+0x50c>
 80028b4:	4b08      	ldr	r3, [pc, #32]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 80028b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ba:	4a07      	ldr	r2, [pc, #28]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 80028bc:	f043 0304 	orr.w	r3, r3, #4
 80028c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028c4:	4b04      	ldr	r3, [pc, #16]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 80028c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ca:	4a03      	ldr	r2, [pc, #12]	@ (80028d8 <HAL_RCC_OscConfig+0x504>)
 80028cc:	f043 0301 	orr.w	r3, r3, #1
 80028d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028d4:	e014      	b.n	8002900 <HAL_RCC_OscConfig+0x52c>
 80028d6:	bf00      	nop
 80028d8:	40021000 	.word	0x40021000
 80028dc:	40007000 	.word	0x40007000
 80028e0:	4b9c      	ldr	r3, [pc, #624]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 80028e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028e6:	4a9b      	ldr	r2, [pc, #620]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 80028e8:	f023 0301 	bic.w	r3, r3, #1
 80028ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028f0:	4b98      	ldr	r3, [pc, #608]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 80028f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028f6:	4a97      	ldr	r2, [pc, #604]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 80028f8:	f023 0304 	bic.w	r3, r3, #4
 80028fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d016      	beq.n	8002936 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002908:	f7ff f8b2 	bl	8001a70 <HAL_GetTick>
 800290c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800290e:	e00a      	b.n	8002926 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002910:	f7ff f8ae 	bl	8001a70 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800291e:	4293      	cmp	r3, r2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e12a      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002926:	4b8b      	ldr	r3, [pc, #556]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002928:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0ed      	beq.n	8002910 <HAL_RCC_OscConfig+0x53c>
 8002934:	e015      	b.n	8002962 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002936:	f7ff f89b 	bl	8001a70 <HAL_GetTick>
 800293a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800293c:	e00a      	b.n	8002954 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800293e:	f7ff f897 	bl	8001a70 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	f241 3288 	movw	r2, #5000	@ 0x1388
 800294c:	4293      	cmp	r3, r2
 800294e:	d901      	bls.n	8002954 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e113      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002954:	4b7f      	ldr	r3, [pc, #508]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1ed      	bne.n	800293e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002962:	7ffb      	ldrb	r3, [r7, #31]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d105      	bne.n	8002974 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002968:	4b7a      	ldr	r3, [pc, #488]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 800296a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800296c:	4a79      	ldr	r2, [pc, #484]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 800296e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002972:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002978:	2b00      	cmp	r3, #0
 800297a:	f000 80fe 	beq.w	8002b7a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002982:	2b02      	cmp	r3, #2
 8002984:	f040 80d0 	bne.w	8002b28 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002988:	4b72      	ldr	r3, [pc, #456]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	f003 0203 	and.w	r2, r3, #3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002998:	429a      	cmp	r2, r3
 800299a:	d130      	bne.n	80029fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a6:	3b01      	subs	r3, #1
 80029a8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d127      	bne.n	80029fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029b8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d11f      	bne.n	80029fe <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80029c8:	2a07      	cmp	r2, #7
 80029ca:	bf14      	ite	ne
 80029cc:	2201      	movne	r2, #1
 80029ce:	2200      	moveq	r2, #0
 80029d0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d113      	bne.n	80029fe <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029e0:	085b      	lsrs	r3, r3, #1
 80029e2:	3b01      	subs	r3, #1
 80029e4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d109      	bne.n	80029fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f4:	085b      	lsrs	r3, r3, #1
 80029f6:	3b01      	subs	r3, #1
 80029f8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d06e      	beq.n	8002adc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	2b0c      	cmp	r3, #12
 8002a02:	d069      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002a04:	4b53      	ldr	r3, [pc, #332]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d105      	bne.n	8002a1c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002a10:	4b50      	ldr	r3, [pc, #320]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e0ad      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002a20:	4b4c      	ldr	r3, [pc, #304]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a4b      	ldr	r2, [pc, #300]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002a26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a2a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a2c:	f7ff f820 	bl	8001a70 <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a32:	e008      	b.n	8002a46 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a34:	f7ff f81c 	bl	8001a70 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e09a      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a46:	4b43      	ldr	r3, [pc, #268]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1f0      	bne.n	8002a34 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a52:	4b40      	ldr	r3, [pc, #256]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002a54:	68da      	ldr	r2, [r3, #12]
 8002a56:	4b40      	ldr	r3, [pc, #256]	@ (8002b58 <HAL_RCC_OscConfig+0x784>)
 8002a58:	4013      	ands	r3, r2
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002a62:	3a01      	subs	r2, #1
 8002a64:	0112      	lsls	r2, r2, #4
 8002a66:	4311      	orrs	r1, r2
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002a6c:	0212      	lsls	r2, r2, #8
 8002a6e:	4311      	orrs	r1, r2
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002a74:	0852      	lsrs	r2, r2, #1
 8002a76:	3a01      	subs	r2, #1
 8002a78:	0552      	lsls	r2, r2, #21
 8002a7a:	4311      	orrs	r1, r2
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002a80:	0852      	lsrs	r2, r2, #1
 8002a82:	3a01      	subs	r2, #1
 8002a84:	0652      	lsls	r2, r2, #25
 8002a86:	4311      	orrs	r1, r2
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002a8c:	0912      	lsrs	r2, r2, #4
 8002a8e:	0452      	lsls	r2, r2, #17
 8002a90:	430a      	orrs	r2, r1
 8002a92:	4930      	ldr	r1, [pc, #192]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002a98:	4b2e      	ldr	r3, [pc, #184]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a2d      	ldr	r2, [pc, #180]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002a9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aa2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002aa4:	4b2b      	ldr	r3, [pc, #172]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	4a2a      	ldr	r2, [pc, #168]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002aaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ab0:	f7fe ffde 	bl	8001a70 <HAL_GetTick>
 8002ab4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ab6:	e008      	b.n	8002aca <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ab8:	f7fe ffda 	bl	8001a70 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e058      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002aca:	4b22      	ldr	r3, [pc, #136]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d0f0      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ad6:	e050      	b.n	8002b7a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e04f      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002adc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d148      	bne.n	8002b7a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002ae8:	4b1a      	ldr	r3, [pc, #104]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a19      	ldr	r2, [pc, #100]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002aee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002af2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002af4:	4b17      	ldr	r3, [pc, #92]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	4a16      	ldr	r2, [pc, #88]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002afa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002afe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b00:	f7fe ffb6 	bl	8001a70 <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b06:	e008      	b.n	8002b1a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b08:	f7fe ffb2 	bl	8001a70 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e030      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d0f0      	beq.n	8002b08 <HAL_RCC_OscConfig+0x734>
 8002b26:	e028      	b.n	8002b7a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	2b0c      	cmp	r3, #12
 8002b2c:	d023      	beq.n	8002b76 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b2e:	4b09      	ldr	r3, [pc, #36]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a08      	ldr	r2, [pc, #32]	@ (8002b54 <HAL_RCC_OscConfig+0x780>)
 8002b34:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b3a:	f7fe ff99 	bl	8001a70 <HAL_GetTick>
 8002b3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b40:	e00c      	b.n	8002b5c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b42:	f7fe ff95 	bl	8001a70 <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d905      	bls.n	8002b5c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e013      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
 8002b54:	40021000 	.word	0x40021000
 8002b58:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b5c:	4b09      	ldr	r3, [pc, #36]	@ (8002b84 <HAL_RCC_OscConfig+0x7b0>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d1ec      	bne.n	8002b42 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002b68:	4b06      	ldr	r3, [pc, #24]	@ (8002b84 <HAL_RCC_OscConfig+0x7b0>)
 8002b6a:	68da      	ldr	r2, [r3, #12]
 8002b6c:	4905      	ldr	r1, [pc, #20]	@ (8002b84 <HAL_RCC_OscConfig+0x7b0>)
 8002b6e:	4b06      	ldr	r3, [pc, #24]	@ (8002b88 <HAL_RCC_OscConfig+0x7b4>)
 8002b70:	4013      	ands	r3, r2
 8002b72:	60cb      	str	r3, [r1, #12]
 8002b74:	e001      	b.n	8002b7a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e000      	b.n	8002b7c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3720      	adds	r7, #32
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40021000 	.word	0x40021000
 8002b88:	feeefffc 	.word	0xfeeefffc

08002b8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d101      	bne.n	8002ba0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e0e7      	b.n	8002d70 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ba0:	4b75      	ldr	r3, [pc, #468]	@ (8002d78 <HAL_RCC_ClockConfig+0x1ec>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0307 	and.w	r3, r3, #7
 8002ba8:	683a      	ldr	r2, [r7, #0]
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d910      	bls.n	8002bd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bae:	4b72      	ldr	r3, [pc, #456]	@ (8002d78 <HAL_RCC_ClockConfig+0x1ec>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f023 0207 	bic.w	r2, r3, #7
 8002bb6:	4970      	ldr	r1, [pc, #448]	@ (8002d78 <HAL_RCC_ClockConfig+0x1ec>)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bbe:	4b6e      	ldr	r3, [pc, #440]	@ (8002d78 <HAL_RCC_ClockConfig+0x1ec>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0307 	and.w	r3, r3, #7
 8002bc6:	683a      	ldr	r2, [r7, #0]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d001      	beq.n	8002bd0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e0cf      	b.n	8002d70 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d010      	beq.n	8002bfe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	4b66      	ldr	r3, [pc, #408]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d908      	bls.n	8002bfe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bec:	4b63      	ldr	r3, [pc, #396]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	4960      	ldr	r1, [pc, #384]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d04c      	beq.n	8002ca4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b03      	cmp	r3, #3
 8002c10:	d107      	bne.n	8002c22 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c12:	4b5a      	ldr	r3, [pc, #360]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d121      	bne.n	8002c62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e0a6      	b.n	8002d70 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d107      	bne.n	8002c3a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c2a:	4b54      	ldr	r3, [pc, #336]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d115      	bne.n	8002c62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e09a      	b.n	8002d70 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d107      	bne.n	8002c52 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c42:	4b4e      	ldr	r3, [pc, #312]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d109      	bne.n	8002c62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e08e      	b.n	8002d70 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c52:	4b4a      	ldr	r3, [pc, #296]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e086      	b.n	8002d70 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c62:	4b46      	ldr	r3, [pc, #280]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f023 0203 	bic.w	r2, r3, #3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	4943      	ldr	r1, [pc, #268]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c74:	f7fe fefc 	bl	8001a70 <HAL_GetTick>
 8002c78:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c7a:	e00a      	b.n	8002c92 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c7c:	f7fe fef8 	bl	8001a70 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e06e      	b.n	8002d70 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c92:	4b3a      	ldr	r3, [pc, #232]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f003 020c 	and.w	r2, r3, #12
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d1eb      	bne.n	8002c7c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0302 	and.w	r3, r3, #2
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d010      	beq.n	8002cd2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	4b31      	ldr	r3, [pc, #196]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d208      	bcs.n	8002cd2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cc0:	4b2e      	ldr	r3, [pc, #184]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	492b      	ldr	r1, [pc, #172]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002cd2:	4b29      	ldr	r3, [pc, #164]	@ (8002d78 <HAL_RCC_ClockConfig+0x1ec>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d210      	bcs.n	8002d02 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ce0:	4b25      	ldr	r3, [pc, #148]	@ (8002d78 <HAL_RCC_ClockConfig+0x1ec>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f023 0207 	bic.w	r2, r3, #7
 8002ce8:	4923      	ldr	r1, [pc, #140]	@ (8002d78 <HAL_RCC_ClockConfig+0x1ec>)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cf0:	4b21      	ldr	r3, [pc, #132]	@ (8002d78 <HAL_RCC_ClockConfig+0x1ec>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0307 	and.w	r3, r3, #7
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d001      	beq.n	8002d02 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e036      	b.n	8002d70 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0304 	and.w	r3, r3, #4
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d008      	beq.n	8002d20 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d0e:	4b1b      	ldr	r3, [pc, #108]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	4918      	ldr	r1, [pc, #96]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0308 	and.w	r3, r3, #8
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d009      	beq.n	8002d40 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d2c:	4b13      	ldr	r3, [pc, #76]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	691b      	ldr	r3, [r3, #16]
 8002d38:	00db      	lsls	r3, r3, #3
 8002d3a:	4910      	ldr	r1, [pc, #64]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d40:	f000 f824 	bl	8002d8c <HAL_RCC_GetSysClockFreq>
 8002d44:	4602      	mov	r2, r0
 8002d46:	4b0d      	ldr	r3, [pc, #52]	@ (8002d7c <HAL_RCC_ClockConfig+0x1f0>)
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	091b      	lsrs	r3, r3, #4
 8002d4c:	f003 030f 	and.w	r3, r3, #15
 8002d50:	490b      	ldr	r1, [pc, #44]	@ (8002d80 <HAL_RCC_ClockConfig+0x1f4>)
 8002d52:	5ccb      	ldrb	r3, [r1, r3]
 8002d54:	f003 031f 	and.w	r3, r3, #31
 8002d58:	fa22 f303 	lsr.w	r3, r2, r3
 8002d5c:	4a09      	ldr	r2, [pc, #36]	@ (8002d84 <HAL_RCC_ClockConfig+0x1f8>)
 8002d5e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002d60:	4b09      	ldr	r3, [pc, #36]	@ (8002d88 <HAL_RCC_ClockConfig+0x1fc>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7fe fe33 	bl	80019d0 <HAL_InitTick>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002d6e:	7afb      	ldrb	r3, [r7, #11]
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3710      	adds	r7, #16
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	40022000 	.word	0x40022000
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	08007fa0 	.word	0x08007fa0
 8002d84:	20000070 	.word	0x20000070
 8002d88:	20000074 	.word	0x20000074

08002d8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b089      	sub	sp, #36	@ 0x24
 8002d90:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002d92:	2300      	movs	r3, #0
 8002d94:	61fb      	str	r3, [r7, #28]
 8002d96:	2300      	movs	r3, #0
 8002d98:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d9a:	4b3e      	ldr	r3, [pc, #248]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	f003 030c 	and.w	r3, r3, #12
 8002da2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002da4:	4b3b      	ldr	r3, [pc, #236]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	f003 0303 	and.w	r3, r3, #3
 8002dac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d005      	beq.n	8002dc0 <HAL_RCC_GetSysClockFreq+0x34>
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	2b0c      	cmp	r3, #12
 8002db8:	d121      	bne.n	8002dfe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d11e      	bne.n	8002dfe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002dc0:	4b34      	ldr	r3, [pc, #208]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0308 	and.w	r3, r3, #8
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d107      	bne.n	8002ddc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002dcc:	4b31      	ldr	r3, [pc, #196]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dd2:	0a1b      	lsrs	r3, r3, #8
 8002dd4:	f003 030f 	and.w	r3, r3, #15
 8002dd8:	61fb      	str	r3, [r7, #28]
 8002dda:	e005      	b.n	8002de8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ddc:	4b2d      	ldr	r3, [pc, #180]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	091b      	lsrs	r3, r3, #4
 8002de2:	f003 030f 	and.w	r3, r3, #15
 8002de6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002de8:	4a2b      	ldr	r2, [pc, #172]	@ (8002e98 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002df0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d10d      	bne.n	8002e14 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002dfc:	e00a      	b.n	8002e14 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	2b04      	cmp	r3, #4
 8002e02:	d102      	bne.n	8002e0a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e04:	4b25      	ldr	r3, [pc, #148]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0x110>)
 8002e06:	61bb      	str	r3, [r7, #24]
 8002e08:	e004      	b.n	8002e14 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	2b08      	cmp	r3, #8
 8002e0e:	d101      	bne.n	8002e14 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e10:	4b23      	ldr	r3, [pc, #140]	@ (8002ea0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002e12:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	2b0c      	cmp	r3, #12
 8002e18:	d134      	bne.n	8002e84 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	f003 0303 	and.w	r3, r3, #3
 8002e22:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d003      	beq.n	8002e32 <HAL_RCC_GetSysClockFreq+0xa6>
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	2b03      	cmp	r3, #3
 8002e2e:	d003      	beq.n	8002e38 <HAL_RCC_GetSysClockFreq+0xac>
 8002e30:	e005      	b.n	8002e3e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002e32:	4b1a      	ldr	r3, [pc, #104]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0x110>)
 8002e34:	617b      	str	r3, [r7, #20]
      break;
 8002e36:	e005      	b.n	8002e44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002e38:	4b19      	ldr	r3, [pc, #100]	@ (8002ea0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002e3a:	617b      	str	r3, [r7, #20]
      break;
 8002e3c:	e002      	b.n	8002e44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	617b      	str	r3, [r7, #20]
      break;
 8002e42:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e44:	4b13      	ldr	r3, [pc, #76]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	091b      	lsrs	r3, r3, #4
 8002e4a:	f003 0307 	and.w	r3, r3, #7
 8002e4e:	3301      	adds	r3, #1
 8002e50:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002e52:	4b10      	ldr	r3, [pc, #64]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	0a1b      	lsrs	r3, r3, #8
 8002e58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e5c:	697a      	ldr	r2, [r7, #20]
 8002e5e:	fb03 f202 	mul.w	r2, r3, r2
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e68:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	0e5b      	lsrs	r3, r3, #25
 8002e70:	f003 0303 	and.w	r3, r3, #3
 8002e74:	3301      	adds	r3, #1
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002e7a:	697a      	ldr	r2, [r7, #20]
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e82:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002e84:	69bb      	ldr	r3, [r7, #24]
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3724      	adds	r7, #36	@ 0x24
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
 8002e94:	40021000 	.word	0x40021000
 8002e98:	08007fb8 	.word	0x08007fb8
 8002e9c:	00f42400 	.word	0x00f42400
 8002ea0:	007a1200 	.word	0x007a1200

08002ea4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ea8:	4b03      	ldr	r3, [pc, #12]	@ (8002eb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	20000070 	.word	0x20000070

08002ebc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ec0:	f7ff fff0 	bl	8002ea4 <HAL_RCC_GetHCLKFreq>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	4b06      	ldr	r3, [pc, #24]	@ (8002ee0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	0a1b      	lsrs	r3, r3, #8
 8002ecc:	f003 0307 	and.w	r3, r3, #7
 8002ed0:	4904      	ldr	r1, [pc, #16]	@ (8002ee4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ed2:	5ccb      	ldrb	r3, [r1, r3]
 8002ed4:	f003 031f 	and.w	r3, r3, #31
 8002ed8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	08007fb0 	.word	0x08007fb0

08002ee8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002eec:	f7ff ffda 	bl	8002ea4 <HAL_RCC_GetHCLKFreq>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	4b06      	ldr	r3, [pc, #24]	@ (8002f0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	0adb      	lsrs	r3, r3, #11
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	4904      	ldr	r1, [pc, #16]	@ (8002f10 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002efe:	5ccb      	ldrb	r3, [r1, r3]
 8002f00:	f003 031f 	and.w	r3, r3, #31
 8002f04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	08007fb0 	.word	0x08007fb0

08002f14 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002f20:	4b2a      	ldr	r3, [pc, #168]	@ (8002fcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d003      	beq.n	8002f34 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002f2c:	f7ff f9ee 	bl	800230c <HAL_PWREx_GetVoltageRange>
 8002f30:	6178      	str	r0, [r7, #20]
 8002f32:	e014      	b.n	8002f5e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f34:	4b25      	ldr	r3, [pc, #148]	@ (8002fcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f38:	4a24      	ldr	r2, [pc, #144]	@ (8002fcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f40:	4b22      	ldr	r3, [pc, #136]	@ (8002fcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f48:	60fb      	str	r3, [r7, #12]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002f4c:	f7ff f9de 	bl	800230c <HAL_PWREx_GetVoltageRange>
 8002f50:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002f52:	4b1e      	ldr	r3, [pc, #120]	@ (8002fcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f56:	4a1d      	ldr	r2, [pc, #116]	@ (8002fcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f5c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f64:	d10b      	bne.n	8002f7e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2b80      	cmp	r3, #128	@ 0x80
 8002f6a:	d919      	bls.n	8002fa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002f70:	d902      	bls.n	8002f78 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f72:	2302      	movs	r3, #2
 8002f74:	613b      	str	r3, [r7, #16]
 8002f76:	e013      	b.n	8002fa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f78:	2301      	movs	r3, #1
 8002f7a:	613b      	str	r3, [r7, #16]
 8002f7c:	e010      	b.n	8002fa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2b80      	cmp	r3, #128	@ 0x80
 8002f82:	d902      	bls.n	8002f8a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002f84:	2303      	movs	r3, #3
 8002f86:	613b      	str	r3, [r7, #16]
 8002f88:	e00a      	b.n	8002fa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2b80      	cmp	r3, #128	@ 0x80
 8002f8e:	d102      	bne.n	8002f96 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f90:	2302      	movs	r3, #2
 8002f92:	613b      	str	r3, [r7, #16]
 8002f94:	e004      	b.n	8002fa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2b70      	cmp	r3, #112	@ 0x70
 8002f9a:	d101      	bne.n	8002fa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f023 0207 	bic.w	r2, r3, #7
 8002fa8:	4909      	ldr	r1, [pc, #36]	@ (8002fd0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	4313      	orrs	r3, r2
 8002fae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002fb0:	4b07      	ldr	r3, [pc, #28]	@ (8002fd0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0307 	and.w	r3, r3, #7
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d001      	beq.n	8002fc2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e000      	b.n	8002fc4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3718      	adds	r7, #24
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	40022000 	.word	0x40022000

08002fd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002fdc:	2300      	movs	r3, #0
 8002fde:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d041      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ff4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ff8:	d02a      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002ffa:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ffe:	d824      	bhi.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003000:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003004:	d008      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003006:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800300a:	d81e      	bhi.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800300c:	2b00      	cmp	r3, #0
 800300e:	d00a      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003010:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003014:	d010      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003016:	e018      	b.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003018:	4b86      	ldr	r3, [pc, #536]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	4a85      	ldr	r2, [pc, #532]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800301e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003022:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003024:	e015      	b.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	3304      	adds	r3, #4
 800302a:	2100      	movs	r1, #0
 800302c:	4618      	mov	r0, r3
 800302e:	f000 fabb 	bl	80035a8 <RCCEx_PLLSAI1_Config>
 8003032:	4603      	mov	r3, r0
 8003034:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003036:	e00c      	b.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	3320      	adds	r3, #32
 800303c:	2100      	movs	r1, #0
 800303e:	4618      	mov	r0, r3
 8003040:	f000 fba6 	bl	8003790 <RCCEx_PLLSAI2_Config>
 8003044:	4603      	mov	r3, r0
 8003046:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003048:	e003      	b.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	74fb      	strb	r3, [r7, #19]
      break;
 800304e:	e000      	b.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003050:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003052:	7cfb      	ldrb	r3, [r7, #19]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d10b      	bne.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003058:	4b76      	ldr	r3, [pc, #472]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800305a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800305e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003066:	4973      	ldr	r1, [pc, #460]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003068:	4313      	orrs	r3, r2
 800306a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800306e:	e001      	b.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003070:	7cfb      	ldrb	r3, [r7, #19]
 8003072:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d041      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003084:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003088:	d02a      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800308a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800308e:	d824      	bhi.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003090:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003094:	d008      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003096:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800309a:	d81e      	bhi.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x106>
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00a      	beq.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80030a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030a4:	d010      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80030a6:	e018      	b.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80030a8:	4b62      	ldr	r3, [pc, #392]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	4a61      	ldr	r2, [pc, #388]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030b2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80030b4:	e015      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	3304      	adds	r3, #4
 80030ba:	2100      	movs	r1, #0
 80030bc:	4618      	mov	r0, r3
 80030be:	f000 fa73 	bl	80035a8 <RCCEx_PLLSAI1_Config>
 80030c2:	4603      	mov	r3, r0
 80030c4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80030c6:	e00c      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	3320      	adds	r3, #32
 80030cc:	2100      	movs	r1, #0
 80030ce:	4618      	mov	r0, r3
 80030d0:	f000 fb5e 	bl	8003790 <RCCEx_PLLSAI2_Config>
 80030d4:	4603      	mov	r3, r0
 80030d6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80030d8:	e003      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	74fb      	strb	r3, [r7, #19]
      break;
 80030de:	e000      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80030e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030e2:	7cfb      	ldrb	r3, [r7, #19]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10b      	bne.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80030e8:	4b52      	ldr	r3, [pc, #328]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ee:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80030f6:	494f      	ldr	r1, [pc, #316]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80030fe:	e001      	b.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003100:	7cfb      	ldrb	r3, [r7, #19]
 8003102:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 80a0 	beq.w	8003252 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003112:	2300      	movs	r3, #0
 8003114:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003116:	4b47      	ldr	r3, [pc, #284]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800311a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d101      	bne.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003122:	2301      	movs	r3, #1
 8003124:	e000      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003126:	2300      	movs	r3, #0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d00d      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800312c:	4b41      	ldr	r3, [pc, #260]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800312e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003130:	4a40      	ldr	r2, [pc, #256]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003132:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003136:	6593      	str	r3, [r2, #88]	@ 0x58
 8003138:	4b3e      	ldr	r3, [pc, #248]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800313a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003140:	60bb      	str	r3, [r7, #8]
 8003142:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003144:	2301      	movs	r3, #1
 8003146:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003148:	4b3b      	ldr	r3, [pc, #236]	@ (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a3a      	ldr	r2, [pc, #232]	@ (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800314e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003152:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003154:	f7fe fc8c 	bl	8001a70 <HAL_GetTick>
 8003158:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800315a:	e009      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800315c:	f7fe fc88 	bl	8001a70 <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	2b02      	cmp	r3, #2
 8003168:	d902      	bls.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	74fb      	strb	r3, [r7, #19]
        break;
 800316e:	e005      	b.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003170:	4b31      	ldr	r3, [pc, #196]	@ (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003178:	2b00      	cmp	r3, #0
 800317a:	d0ef      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800317c:	7cfb      	ldrb	r3, [r7, #19]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d15c      	bne.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003182:	4b2c      	ldr	r3, [pc, #176]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003188:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800318c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d01f      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	429a      	cmp	r2, r3
 800319e:	d019      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80031a0:	4b24      	ldr	r3, [pc, #144]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80031ac:	4b21      	ldr	r3, [pc, #132]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b2:	4a20      	ldr	r2, [pc, #128]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80031bc:	4b1d      	ldr	r3, [pc, #116]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80031cc:	4a19      	ldr	r2, [pc, #100]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d016      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031de:	f7fe fc47 	bl	8001a70 <HAL_GetTick>
 80031e2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031e4:	e00b      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031e6:	f7fe fc43 	bl	8001a70 <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d902      	bls.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	74fb      	strb	r3, [r7, #19]
            break;
 80031fc:	e006      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003200:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003204:	f003 0302 	and.w	r3, r3, #2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d0ec      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800320c:	7cfb      	ldrb	r3, [r7, #19]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10c      	bne.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003212:	4b08      	ldr	r3, [pc, #32]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003218:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003222:	4904      	ldr	r1, [pc, #16]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003224:	4313      	orrs	r3, r2
 8003226:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800322a:	e009      	b.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800322c:	7cfb      	ldrb	r3, [r7, #19]
 800322e:	74bb      	strb	r3, [r7, #18]
 8003230:	e006      	b.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003232:	bf00      	nop
 8003234:	40021000 	.word	0x40021000
 8003238:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800323c:	7cfb      	ldrb	r3, [r7, #19]
 800323e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003240:	7c7b      	ldrb	r3, [r7, #17]
 8003242:	2b01      	cmp	r3, #1
 8003244:	d105      	bne.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003246:	4b9e      	ldr	r3, [pc, #632]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800324a:	4a9d      	ldr	r2, [pc, #628]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800324c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003250:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0301 	and.w	r3, r3, #1
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00a      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800325e:	4b98      	ldr	r3, [pc, #608]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003260:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003264:	f023 0203 	bic.w	r2, r3, #3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800326c:	4994      	ldr	r1, [pc, #592]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800326e:	4313      	orrs	r3, r2
 8003270:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d00a      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003280:	4b8f      	ldr	r3, [pc, #572]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003286:	f023 020c 	bic.w	r2, r3, #12
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800328e:	498c      	ldr	r1, [pc, #560]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003290:	4313      	orrs	r3, r2
 8003292:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0304 	and.w	r3, r3, #4
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d00a      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80032a2:	4b87      	ldr	r3, [pc, #540]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032a8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b0:	4983      	ldr	r1, [pc, #524]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 0308 	and.w	r3, r3, #8
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d00a      	beq.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80032c4:	4b7e      	ldr	r3, [pc, #504]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032d2:	497b      	ldr	r1, [pc, #492]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0310 	and.w	r3, r3, #16
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00a      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80032e6:	4b76      	ldr	r3, [pc, #472]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032f4:	4972      	ldr	r1, [pc, #456]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0320 	and.w	r3, r3, #32
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00a      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003308:	4b6d      	ldr	r3, [pc, #436]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800330a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800330e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003316:	496a      	ldr	r1, [pc, #424]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003318:	4313      	orrs	r3, r2
 800331a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00a      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800332a:	4b65      	ldr	r3, [pc, #404]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800332c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003330:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003338:	4961      	ldr	r1, [pc, #388]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800333a:	4313      	orrs	r3, r2
 800333c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00a      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800334c:	4b5c      	ldr	r3, [pc, #368]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800334e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003352:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800335a:	4959      	ldr	r1, [pc, #356]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800335c:	4313      	orrs	r3, r2
 800335e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800336a:	2b00      	cmp	r3, #0
 800336c:	d00a      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800336e:	4b54      	ldr	r3, [pc, #336]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003374:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800337c:	4950      	ldr	r1, [pc, #320]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800337e:	4313      	orrs	r3, r2
 8003380:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800338c:	2b00      	cmp	r3, #0
 800338e:	d00a      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003390:	4b4b      	ldr	r3, [pc, #300]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003396:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800339e:	4948      	ldr	r1, [pc, #288]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00a      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80033b2:	4b43      	ldr	r3, [pc, #268]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c0:	493f      	ldr	r1, [pc, #252]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d028      	beq.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033d4:	4b3a      	ldr	r3, [pc, #232]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033e2:	4937      	ldr	r1, [pc, #220]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033e4:	4313      	orrs	r3, r2
 80033e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033f2:	d106      	bne.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033f4:	4b32      	ldr	r3, [pc, #200]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	4a31      	ldr	r2, [pc, #196]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033fe:	60d3      	str	r3, [r2, #12]
 8003400:	e011      	b.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003406:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800340a:	d10c      	bne.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	3304      	adds	r3, #4
 8003410:	2101      	movs	r1, #1
 8003412:	4618      	mov	r0, r3
 8003414:	f000 f8c8 	bl	80035a8 <RCCEx_PLLSAI1_Config>
 8003418:	4603      	mov	r3, r0
 800341a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800341c:	7cfb      	ldrb	r3, [r7, #19]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003422:	7cfb      	ldrb	r3, [r7, #19]
 8003424:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d028      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003432:	4b23      	ldr	r3, [pc, #140]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003434:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003438:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003440:	491f      	ldr	r1, [pc, #124]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003442:	4313      	orrs	r3, r2
 8003444:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800344c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003450:	d106      	bne.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003452:	4b1b      	ldr	r3, [pc, #108]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	4a1a      	ldr	r2, [pc, #104]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003458:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800345c:	60d3      	str	r3, [r2, #12]
 800345e:	e011      	b.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003464:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003468:	d10c      	bne.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	3304      	adds	r3, #4
 800346e:	2101      	movs	r1, #1
 8003470:	4618      	mov	r0, r3
 8003472:	f000 f899 	bl	80035a8 <RCCEx_PLLSAI1_Config>
 8003476:	4603      	mov	r3, r0
 8003478:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800347a:	7cfb      	ldrb	r3, [r7, #19]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003480:	7cfb      	ldrb	r3, [r7, #19]
 8003482:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d02b      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003490:	4b0b      	ldr	r3, [pc, #44]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003496:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800349e:	4908      	ldr	r1, [pc, #32]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034ae:	d109      	bne.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034b0:	4b03      	ldr	r3, [pc, #12]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	4a02      	ldr	r2, [pc, #8]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034ba:	60d3      	str	r3, [r2, #12]
 80034bc:	e014      	b.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80034be:	bf00      	nop
 80034c0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034cc:	d10c      	bne.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	3304      	adds	r3, #4
 80034d2:	2101      	movs	r1, #1
 80034d4:	4618      	mov	r0, r3
 80034d6:	f000 f867 	bl	80035a8 <RCCEx_PLLSAI1_Config>
 80034da:	4603      	mov	r3, r0
 80034dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034de:	7cfb      	ldrb	r3, [r7, #19]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80034e4:	7cfb      	ldrb	r3, [r7, #19]
 80034e6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d02f      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034f4:	4b2b      	ldr	r3, [pc, #172]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034fa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003502:	4928      	ldr	r1, [pc, #160]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003504:	4313      	orrs	r3, r2
 8003506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800350e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003512:	d10d      	bne.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	3304      	adds	r3, #4
 8003518:	2102      	movs	r1, #2
 800351a:	4618      	mov	r0, r3
 800351c:	f000 f844 	bl	80035a8 <RCCEx_PLLSAI1_Config>
 8003520:	4603      	mov	r3, r0
 8003522:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003524:	7cfb      	ldrb	r3, [r7, #19]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d014      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800352a:	7cfb      	ldrb	r3, [r7, #19]
 800352c:	74bb      	strb	r3, [r7, #18]
 800352e:	e011      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003534:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003538:	d10c      	bne.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	3320      	adds	r3, #32
 800353e:	2102      	movs	r1, #2
 8003540:	4618      	mov	r0, r3
 8003542:	f000 f925 	bl	8003790 <RCCEx_PLLSAI2_Config>
 8003546:	4603      	mov	r3, r0
 8003548:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800354a:	7cfb      	ldrb	r3, [r7, #19]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003550:	7cfb      	ldrb	r3, [r7, #19]
 8003552:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00a      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003560:	4b10      	ldr	r3, [pc, #64]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003566:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800356e:	490d      	ldr	r1, [pc, #52]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003570:	4313      	orrs	r3, r2
 8003572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00b      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003582:	4b08      	ldr	r3, [pc, #32]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003584:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003588:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003592:	4904      	ldr	r1, [pc, #16]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003594:	4313      	orrs	r3, r2
 8003596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800359a:	7cbb      	ldrb	r3, [r7, #18]
}
 800359c:	4618      	mov	r0, r3
 800359e:	3718      	adds	r7, #24
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	40021000 	.word	0x40021000

080035a8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80035b2:	2300      	movs	r3, #0
 80035b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80035b6:	4b75      	ldr	r3, [pc, #468]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	f003 0303 	and.w	r3, r3, #3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d018      	beq.n	80035f4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80035c2:	4b72      	ldr	r3, [pc, #456]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	f003 0203 	and.w	r2, r3, #3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d10d      	bne.n	80035ee <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
       ||
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d009      	beq.n	80035ee <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80035da:	4b6c      	ldr	r3, [pc, #432]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	091b      	lsrs	r3, r3, #4
 80035e0:	f003 0307 	and.w	r3, r3, #7
 80035e4:	1c5a      	adds	r2, r3, #1
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
       ||
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d047      	beq.n	800367e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	73fb      	strb	r3, [r7, #15]
 80035f2:	e044      	b.n	800367e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2b03      	cmp	r3, #3
 80035fa:	d018      	beq.n	800362e <RCCEx_PLLSAI1_Config+0x86>
 80035fc:	2b03      	cmp	r3, #3
 80035fe:	d825      	bhi.n	800364c <RCCEx_PLLSAI1_Config+0xa4>
 8003600:	2b01      	cmp	r3, #1
 8003602:	d002      	beq.n	800360a <RCCEx_PLLSAI1_Config+0x62>
 8003604:	2b02      	cmp	r3, #2
 8003606:	d009      	beq.n	800361c <RCCEx_PLLSAI1_Config+0x74>
 8003608:	e020      	b.n	800364c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800360a:	4b60      	ldr	r3, [pc, #384]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d11d      	bne.n	8003652 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800361a:	e01a      	b.n	8003652 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800361c:	4b5b      	ldr	r3, [pc, #364]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003624:	2b00      	cmp	r3, #0
 8003626:	d116      	bne.n	8003656 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800362c:	e013      	b.n	8003656 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800362e:	4b57      	ldr	r3, [pc, #348]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10f      	bne.n	800365a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800363a:	4b54      	ldr	r3, [pc, #336]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d109      	bne.n	800365a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800364a:	e006      	b.n	800365a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	73fb      	strb	r3, [r7, #15]
      break;
 8003650:	e004      	b.n	800365c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003652:	bf00      	nop
 8003654:	e002      	b.n	800365c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003656:	bf00      	nop
 8003658:	e000      	b.n	800365c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800365a:	bf00      	nop
    }

    if(status == HAL_OK)
 800365c:	7bfb      	ldrb	r3, [r7, #15]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d10d      	bne.n	800367e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003662:	4b4a      	ldr	r3, [pc, #296]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6819      	ldr	r1, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	3b01      	subs	r3, #1
 8003674:	011b      	lsls	r3, r3, #4
 8003676:	430b      	orrs	r3, r1
 8003678:	4944      	ldr	r1, [pc, #272]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 800367a:	4313      	orrs	r3, r2
 800367c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800367e:	7bfb      	ldrb	r3, [r7, #15]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d17d      	bne.n	8003780 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003684:	4b41      	ldr	r3, [pc, #260]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a40      	ldr	r2, [pc, #256]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 800368a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800368e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003690:	f7fe f9ee 	bl	8001a70 <HAL_GetTick>
 8003694:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003696:	e009      	b.n	80036ac <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003698:	f7fe f9ea 	bl	8001a70 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d902      	bls.n	80036ac <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	73fb      	strb	r3, [r7, #15]
        break;
 80036aa:	e005      	b.n	80036b8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80036ac:	4b37      	ldr	r3, [pc, #220]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1ef      	bne.n	8003698 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80036b8:	7bfb      	ldrb	r3, [r7, #15]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d160      	bne.n	8003780 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d111      	bne.n	80036e8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036c4:	4b31      	ldr	r3, [pc, #196]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036c6:	691b      	ldr	r3, [r3, #16]
 80036c8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80036cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	6892      	ldr	r2, [r2, #8]
 80036d4:	0211      	lsls	r1, r2, #8
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	68d2      	ldr	r2, [r2, #12]
 80036da:	0912      	lsrs	r2, r2, #4
 80036dc:	0452      	lsls	r2, r2, #17
 80036de:	430a      	orrs	r2, r1
 80036e0:	492a      	ldr	r1, [pc, #168]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	610b      	str	r3, [r1, #16]
 80036e6:	e027      	b.n	8003738 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d112      	bne.n	8003714 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036ee:	4b27      	ldr	r3, [pc, #156]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80036f6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	6892      	ldr	r2, [r2, #8]
 80036fe:	0211      	lsls	r1, r2, #8
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	6912      	ldr	r2, [r2, #16]
 8003704:	0852      	lsrs	r2, r2, #1
 8003706:	3a01      	subs	r2, #1
 8003708:	0552      	lsls	r2, r2, #21
 800370a:	430a      	orrs	r2, r1
 800370c:	491f      	ldr	r1, [pc, #124]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 800370e:	4313      	orrs	r3, r2
 8003710:	610b      	str	r3, [r1, #16]
 8003712:	e011      	b.n	8003738 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003714:	4b1d      	ldr	r3, [pc, #116]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800371c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	6892      	ldr	r2, [r2, #8]
 8003724:	0211      	lsls	r1, r2, #8
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	6952      	ldr	r2, [r2, #20]
 800372a:	0852      	lsrs	r2, r2, #1
 800372c:	3a01      	subs	r2, #1
 800372e:	0652      	lsls	r2, r2, #25
 8003730:	430a      	orrs	r2, r1
 8003732:	4916      	ldr	r1, [pc, #88]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003734:	4313      	orrs	r3, r2
 8003736:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003738:	4b14      	ldr	r3, [pc, #80]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a13      	ldr	r2, [pc, #76]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 800373e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003742:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003744:	f7fe f994 	bl	8001a70 <HAL_GetTick>
 8003748:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800374a:	e009      	b.n	8003760 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800374c:	f7fe f990 	bl	8001a70 <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b02      	cmp	r3, #2
 8003758:	d902      	bls.n	8003760 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	73fb      	strb	r3, [r7, #15]
          break;
 800375e:	e005      	b.n	800376c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003760:	4b0a      	ldr	r3, [pc, #40]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d0ef      	beq.n	800374c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800376c:	7bfb      	ldrb	r3, [r7, #15]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d106      	bne.n	8003780 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003772:	4b06      	ldr	r3, [pc, #24]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003774:	691a      	ldr	r2, [r3, #16]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	4904      	ldr	r1, [pc, #16]	@ (800378c <RCCEx_PLLSAI1_Config+0x1e4>)
 800377c:	4313      	orrs	r3, r2
 800377e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003780:	7bfb      	ldrb	r3, [r7, #15]
}
 8003782:	4618      	mov	r0, r3
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	40021000 	.word	0x40021000

08003790 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800379a:	2300      	movs	r3, #0
 800379c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800379e:	4b6a      	ldr	r3, [pc, #424]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	f003 0303 	and.w	r3, r3, #3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d018      	beq.n	80037dc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80037aa:	4b67      	ldr	r3, [pc, #412]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	f003 0203 	and.w	r2, r3, #3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d10d      	bne.n	80037d6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
       ||
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d009      	beq.n	80037d6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80037c2:	4b61      	ldr	r3, [pc, #388]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	091b      	lsrs	r3, r3, #4
 80037c8:	f003 0307 	and.w	r3, r3, #7
 80037cc:	1c5a      	adds	r2, r3, #1
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
       ||
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d047      	beq.n	8003866 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	73fb      	strb	r3, [r7, #15]
 80037da:	e044      	b.n	8003866 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2b03      	cmp	r3, #3
 80037e2:	d018      	beq.n	8003816 <RCCEx_PLLSAI2_Config+0x86>
 80037e4:	2b03      	cmp	r3, #3
 80037e6:	d825      	bhi.n	8003834 <RCCEx_PLLSAI2_Config+0xa4>
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d002      	beq.n	80037f2 <RCCEx_PLLSAI2_Config+0x62>
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d009      	beq.n	8003804 <RCCEx_PLLSAI2_Config+0x74>
 80037f0:	e020      	b.n	8003834 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037f2:	4b55      	ldr	r3, [pc, #340]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d11d      	bne.n	800383a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003802:	e01a      	b.n	800383a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003804:	4b50      	ldr	r3, [pc, #320]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800380c:	2b00      	cmp	r3, #0
 800380e:	d116      	bne.n	800383e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003814:	e013      	b.n	800383e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003816:	4b4c      	ldr	r3, [pc, #304]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10f      	bne.n	8003842 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003822:	4b49      	ldr	r3, [pc, #292]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d109      	bne.n	8003842 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003832:	e006      	b.n	8003842 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	73fb      	strb	r3, [r7, #15]
      break;
 8003838:	e004      	b.n	8003844 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800383a:	bf00      	nop
 800383c:	e002      	b.n	8003844 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800383e:	bf00      	nop
 8003840:	e000      	b.n	8003844 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003842:	bf00      	nop
    }

    if(status == HAL_OK)
 8003844:	7bfb      	ldrb	r3, [r7, #15]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d10d      	bne.n	8003866 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800384a:	4b3f      	ldr	r3, [pc, #252]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6819      	ldr	r1, [r3, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	3b01      	subs	r3, #1
 800385c:	011b      	lsls	r3, r3, #4
 800385e:	430b      	orrs	r3, r1
 8003860:	4939      	ldr	r1, [pc, #228]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003862:	4313      	orrs	r3, r2
 8003864:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003866:	7bfb      	ldrb	r3, [r7, #15]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d167      	bne.n	800393c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800386c:	4b36      	ldr	r3, [pc, #216]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a35      	ldr	r2, [pc, #212]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003872:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003876:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003878:	f7fe f8fa 	bl	8001a70 <HAL_GetTick>
 800387c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800387e:	e009      	b.n	8003894 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003880:	f7fe f8f6 	bl	8001a70 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d902      	bls.n	8003894 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	73fb      	strb	r3, [r7, #15]
        break;
 8003892:	e005      	b.n	80038a0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003894:	4b2c      	ldr	r3, [pc, #176]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d1ef      	bne.n	8003880 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80038a0:	7bfb      	ldrb	r3, [r7, #15]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d14a      	bne.n	800393c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d111      	bne.n	80038d0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80038ac:	4b26      	ldr	r3, [pc, #152]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038ae:	695b      	ldr	r3, [r3, #20]
 80038b0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80038b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	6892      	ldr	r2, [r2, #8]
 80038bc:	0211      	lsls	r1, r2, #8
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	68d2      	ldr	r2, [r2, #12]
 80038c2:	0912      	lsrs	r2, r2, #4
 80038c4:	0452      	lsls	r2, r2, #17
 80038c6:	430a      	orrs	r2, r1
 80038c8:	491f      	ldr	r1, [pc, #124]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	614b      	str	r3, [r1, #20]
 80038ce:	e011      	b.n	80038f4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80038d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80038d8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6892      	ldr	r2, [r2, #8]
 80038e0:	0211      	lsls	r1, r2, #8
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6912      	ldr	r2, [r2, #16]
 80038e6:	0852      	lsrs	r2, r2, #1
 80038e8:	3a01      	subs	r2, #1
 80038ea:	0652      	lsls	r2, r2, #25
 80038ec:	430a      	orrs	r2, r1
 80038ee:	4916      	ldr	r1, [pc, #88]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80038f4:	4b14      	ldr	r3, [pc, #80]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a13      	ldr	r2, [pc, #76]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003900:	f7fe f8b6 	bl	8001a70 <HAL_GetTick>
 8003904:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003906:	e009      	b.n	800391c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003908:	f7fe f8b2 	bl	8001a70 <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b02      	cmp	r3, #2
 8003914:	d902      	bls.n	800391c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	73fb      	strb	r3, [r7, #15]
          break;
 800391a:	e005      	b.n	8003928 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800391c:	4b0a      	ldr	r3, [pc, #40]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d0ef      	beq.n	8003908 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d106      	bne.n	800393c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800392e:	4b06      	ldr	r3, [pc, #24]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003930:	695a      	ldr	r2, [r3, #20]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	695b      	ldr	r3, [r3, #20]
 8003936:	4904      	ldr	r1, [pc, #16]	@ (8003948 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003938:	4313      	orrs	r3, r2
 800393a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800393c:	7bfb      	ldrb	r3, [r7, #15]
}
 800393e:	4618      	mov	r0, r3
 8003940:	3710      	adds	r7, #16
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	40021000 	.word	0x40021000

0800394c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e095      	b.n	8003a8a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003962:	2b00      	cmp	r3, #0
 8003964:	d108      	bne.n	8003978 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800396e:	d009      	beq.n	8003984 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	61da      	str	r2, [r3, #28]
 8003976:	e005      	b.n	8003984 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d106      	bne.n	80039a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f7fd fe1e 	bl	80015e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2202      	movs	r2, #2
 80039a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039c4:	d902      	bls.n	80039cc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80039c6:	2300      	movs	r3, #0
 80039c8:	60fb      	str	r3, [r7, #12]
 80039ca:	e002      	b.n	80039d2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80039cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039d0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80039da:	d007      	beq.n	80039ec <HAL_SPI_Init+0xa0>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039e4:	d002      	beq.n	80039ec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80039fc:	431a      	orrs	r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	f003 0301 	and.w	r3, r3, #1
 8003a10:	431a      	orrs	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69db      	ldr	r3, [r3, #28]
 8003a20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a24:	431a      	orrs	r2, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a2e:	ea42 0103 	orr.w	r1, r2, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a36:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	0c1b      	lsrs	r3, r3, #16
 8003a48:	f003 0204 	and.w	r2, r3, #4
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a50:	f003 0310 	and.w	r3, r3, #16
 8003a54:	431a      	orrs	r2, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a5a:	f003 0308 	and.w	r3, r3, #8
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003a68:	ea42 0103 	orr.w	r1, r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	430a      	orrs	r2, r1
 8003a78:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a92:	b580      	push	{r7, lr}
 8003a94:	b088      	sub	sp, #32
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	60f8      	str	r0, [r7, #12]
 8003a9a:	60b9      	str	r1, [r7, #8]
 8003a9c:	603b      	str	r3, [r7, #0]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003aa2:	f7fd ffe5 	bl	8001a70 <HAL_GetTick>
 8003aa6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003aa8:	88fb      	ldrh	r3, [r7, #6]
 8003aaa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d001      	beq.n	8003abc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003ab8:	2302      	movs	r3, #2
 8003aba:	e15c      	b.n	8003d76 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d002      	beq.n	8003ac8 <HAL_SPI_Transmit+0x36>
 8003ac2:	88fb      	ldrh	r3, [r7, #6]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d101      	bne.n	8003acc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e154      	b.n	8003d76 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d101      	bne.n	8003ada <HAL_SPI_Transmit+0x48>
 8003ad6:	2302      	movs	r3, #2
 8003ad8:	e14d      	b.n	8003d76 <HAL_SPI_Transmit+0x2e4>
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2201      	movs	r2, #1
 8003ade:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	68ba      	ldr	r2, [r7, #8]
 8003af4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	88fa      	ldrh	r2, [r7, #6]
 8003afa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	88fa      	ldrh	r2, [r7, #6]
 8003b00:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2200      	movs	r2, #0
 8003b06:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2200      	movs	r2, #0
 8003b22:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b2c:	d10f      	bne.n	8003b4e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b3c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b4c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b58:	2b40      	cmp	r3, #64	@ 0x40
 8003b5a:	d007      	beq.n	8003b6c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b74:	d952      	bls.n	8003c1c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d002      	beq.n	8003b84 <HAL_SPI_Transmit+0xf2>
 8003b7e:	8b7b      	ldrh	r3, [r7, #26]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d145      	bne.n	8003c10 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b88:	881a      	ldrh	r2, [r3, #0]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b94:	1c9a      	adds	r2, r3, #2
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	3b01      	subs	r3, #1
 8003ba2:	b29a      	uxth	r2, r3
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003ba8:	e032      	b.n	8003c10 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d112      	bne.n	8003bde <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bbc:	881a      	ldrh	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bc8:	1c9a      	adds	r2, r3, #2
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003bdc:	e018      	b.n	8003c10 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bde:	f7fd ff47 	bl	8001a70 <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	683a      	ldr	r2, [r7, #0]
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d803      	bhi.n	8003bf6 <HAL_SPI_Transmit+0x164>
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf4:	d102      	bne.n	8003bfc <HAL_SPI_Transmit+0x16a>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d109      	bne.n	8003c10 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e0b2      	b.n	8003d76 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1c7      	bne.n	8003baa <HAL_SPI_Transmit+0x118>
 8003c1a:	e083      	b.n	8003d24 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d002      	beq.n	8003c2a <HAL_SPI_Transmit+0x198>
 8003c24:	8b7b      	ldrh	r3, [r7, #26]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d177      	bne.n	8003d1a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d912      	bls.n	8003c5a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c38:	881a      	ldrh	r2, [r3, #0]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c44:	1c9a      	adds	r2, r3, #2
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	3b02      	subs	r3, #2
 8003c52:	b29a      	uxth	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c58:	e05f      	b.n	8003d1a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	330c      	adds	r3, #12
 8003c64:	7812      	ldrb	r2, [r2, #0]
 8003c66:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c6c:	1c5a      	adds	r2, r3, #1
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	b29a      	uxth	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003c80:	e04b      	b.n	8003d1a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f003 0302 	and.w	r3, r3, #2
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d12b      	bne.n	8003ce8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d912      	bls.n	8003cc0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c9e:	881a      	ldrh	r2, [r3, #0]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003caa:	1c9a      	adds	r2, r3, #2
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	3b02      	subs	r3, #2
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003cbe:	e02c      	b.n	8003d1a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	330c      	adds	r3, #12
 8003cca:	7812      	ldrb	r2, [r2, #0]
 8003ccc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd2:	1c5a      	adds	r2, r3, #1
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ce6:	e018      	b.n	8003d1a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ce8:	f7fd fec2 	bl	8001a70 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d803      	bhi.n	8003d00 <HAL_SPI_Transmit+0x26e>
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cfe:	d102      	bne.n	8003d06 <HAL_SPI_Transmit+0x274>
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d109      	bne.n	8003d1a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e02d      	b.n	8003d76 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d1ae      	bne.n	8003c82 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d24:	69fa      	ldr	r2, [r7, #28]
 8003d26:	6839      	ldr	r1, [r7, #0]
 8003d28:	68f8      	ldr	r0, [r7, #12]
 8003d2a:	f000 f947 	bl	8003fbc <SPI_EndRxTxTransaction>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d002      	beq.n	8003d3a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2220      	movs	r2, #32
 8003d38:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d10a      	bne.n	8003d58 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d42:	2300      	movs	r3, #0
 8003d44:	617b      	str	r3, [r7, #20]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	617b      	str	r3, [r7, #20]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	617b      	str	r3, [r7, #20]
 8003d56:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d001      	beq.n	8003d74 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e000      	b.n	8003d76 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003d74:	2300      	movs	r3, #0
  }
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3720      	adds	r7, #32
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
	...

08003d80 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b088      	sub	sp, #32
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	603b      	str	r3, [r7, #0]
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d90:	f7fd fe6e 	bl	8001a70 <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d98:	1a9b      	subs	r3, r3, r2
 8003d9a:	683a      	ldr	r2, [r7, #0]
 8003d9c:	4413      	add	r3, r2
 8003d9e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003da0:	f7fd fe66 	bl	8001a70 <HAL_GetTick>
 8003da4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003da6:	4b39      	ldr	r3, [pc, #228]	@ (8003e8c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	015b      	lsls	r3, r3, #5
 8003dac:	0d1b      	lsrs	r3, r3, #20
 8003dae:	69fa      	ldr	r2, [r7, #28]
 8003db0:	fb02 f303 	mul.w	r3, r2, r3
 8003db4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003db6:	e054      	b.n	8003e62 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dbe:	d050      	beq.n	8003e62 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003dc0:	f7fd fe56 	bl	8001a70 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	69fa      	ldr	r2, [r7, #28]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d902      	bls.n	8003dd6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d13d      	bne.n	8003e52 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	685a      	ldr	r2, [r3, #4]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003de4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dee:	d111      	bne.n	8003e14 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003df8:	d004      	beq.n	8003e04 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e02:	d107      	bne.n	8003e14 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e12:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e1c:	d10f      	bne.n	8003e3e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e2c:	601a      	str	r2, [r3, #0]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e3c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2201      	movs	r2, #1
 8003e42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e017      	b.n	8003e82 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d101      	bne.n	8003e5c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	68ba      	ldr	r2, [r7, #8]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	bf0c      	ite	eq
 8003e72:	2301      	moveq	r3, #1
 8003e74:	2300      	movne	r3, #0
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	461a      	mov	r2, r3
 8003e7a:	79fb      	ldrb	r3, [r7, #7]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d19b      	bne.n	8003db8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3720      	adds	r7, #32
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	20000070 	.word	0x20000070

08003e90 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b08a      	sub	sp, #40	@ 0x28
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
 8003e9c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003ea2:	f7fd fde5 	bl	8001a70 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eaa:	1a9b      	subs	r3, r3, r2
 8003eac:	683a      	ldr	r2, [r7, #0]
 8003eae:	4413      	add	r3, r2
 8003eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003eb2:	f7fd fddd 	bl	8001a70 <HAL_GetTick>
 8003eb6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	330c      	adds	r3, #12
 8003ebe:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003ec0:	4b3d      	ldr	r3, [pc, #244]	@ (8003fb8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	4413      	add	r3, r2
 8003eca:	00da      	lsls	r2, r3, #3
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	0d1b      	lsrs	r3, r3, #20
 8003ed0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ed2:	fb02 f303 	mul.w	r3, r2, r3
 8003ed6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003ed8:	e060      	b.n	8003f9c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003ee0:	d107      	bne.n	8003ef2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d104      	bne.n	8003ef2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003ef0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef8:	d050      	beq.n	8003f9c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003efa:	f7fd fdb9 	bl	8001a70 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	6a3b      	ldr	r3, [r7, #32]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d902      	bls.n	8003f10 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d13d      	bne.n	8003f8c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	685a      	ldr	r2, [r3, #4]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f1e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f28:	d111      	bne.n	8003f4e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f32:	d004      	beq.n	8003f3e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f3c:	d107      	bne.n	8003f4e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f4c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f56:	d10f      	bne.n	8003f78 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f66:	601a      	str	r2, [r3, #0]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f76:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e010      	b.n	8003fae <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d101      	bne.n	8003f96 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003f92:	2300      	movs	r3, #0
 8003f94:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	3b01      	subs	r3, #1
 8003f9a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	689a      	ldr	r2, [r3, #8]
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d196      	bne.n	8003eda <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3728      	adds	r7, #40	@ 0x28
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	20000070 	.word	0x20000070

08003fbc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b086      	sub	sp, #24
 8003fc0:	af02      	add	r7, sp, #8
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	9300      	str	r3, [sp, #0]
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003fd4:	68f8      	ldr	r0, [r7, #12]
 8003fd6:	f7ff ff5b 	bl	8003e90 <SPI_WaitFifoStateUntilTimeout>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d007      	beq.n	8003ff0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fe4:	f043 0220 	orr.w	r2, r3, #32
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003fec:	2303      	movs	r3, #3
 8003fee:	e027      	b.n	8004040 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	2180      	movs	r1, #128	@ 0x80
 8003ffa:	68f8      	ldr	r0, [r7, #12]
 8003ffc:	f7ff fec0 	bl	8003d80 <SPI_WaitFlagStateUntilTimeout>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d007      	beq.n	8004016 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800400a:	f043 0220 	orr.w	r2, r3, #32
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e014      	b.n	8004040 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	9300      	str	r3, [sp, #0]
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	2200      	movs	r2, #0
 800401e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f7ff ff34 	bl	8003e90 <SPI_WaitFifoStateUntilTimeout>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d007      	beq.n	800403e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004032:	f043 0220 	orr.w	r2, r3, #32
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e000      	b.n	8004040 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	3710      	adds	r7, #16
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}

08004048 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e040      	b.n	80040dc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800405e:	2b00      	cmp	r3, #0
 8004060:	d106      	bne.n	8004070 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f7fd fafa 	bl	8001664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2224      	movs	r2, #36	@ 0x24
 8004074:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f022 0201 	bic.w	r2, r2, #1
 8004084:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408a:	2b00      	cmp	r3, #0
 800408c:	d002      	beq.n	8004094 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 fc32 	bl	80048f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 f977 	bl	8004388 <UART_SetConfig>
 800409a:	4603      	mov	r3, r0
 800409c:	2b01      	cmp	r3, #1
 800409e:	d101      	bne.n	80040a4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e01b      	b.n	80040dc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	685a      	ldr	r2, [r3, #4]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80040b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	689a      	ldr	r2, [r3, #8]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80040c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f042 0201 	orr.w	r2, r2, #1
 80040d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f000 fcb1 	bl	8004a3c <UART_CheckIdleState>
 80040da:	4603      	mov	r3, r0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3708      	adds	r7, #8
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b08a      	sub	sp, #40	@ 0x28
 80040e8:	af02      	add	r7, sp, #8
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	603b      	str	r3, [r7, #0]
 80040f0:	4613      	mov	r3, r2
 80040f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040f8:	2b20      	cmp	r3, #32
 80040fa:	d177      	bne.n	80041ec <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d002      	beq.n	8004108 <HAL_UART_Transmit+0x24>
 8004102:	88fb      	ldrh	r3, [r7, #6]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d101      	bne.n	800410c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e070      	b.n	80041ee <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2221      	movs	r2, #33	@ 0x21
 8004118:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800411a:	f7fd fca9 	bl	8001a70 <HAL_GetTick>
 800411e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	88fa      	ldrh	r2, [r7, #6]
 8004124:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	88fa      	ldrh	r2, [r7, #6]
 800412c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004138:	d108      	bne.n	800414c <HAL_UART_Transmit+0x68>
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d104      	bne.n	800414c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004142:	2300      	movs	r3, #0
 8004144:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	61bb      	str	r3, [r7, #24]
 800414a:	e003      	b.n	8004154 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004150:	2300      	movs	r3, #0
 8004152:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004154:	e02f      	b.n	80041b6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	9300      	str	r3, [sp, #0]
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	2200      	movs	r2, #0
 800415e:	2180      	movs	r1, #128	@ 0x80
 8004160:	68f8      	ldr	r0, [r7, #12]
 8004162:	f000 fd13 	bl	8004b8c <UART_WaitOnFlagUntilTimeout>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d004      	beq.n	8004176 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2220      	movs	r2, #32
 8004170:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e03b      	b.n	80041ee <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10b      	bne.n	8004194 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	881a      	ldrh	r2, [r3, #0]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004188:	b292      	uxth	r2, r2
 800418a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	3302      	adds	r3, #2
 8004190:	61bb      	str	r3, [r7, #24]
 8004192:	e007      	b.n	80041a4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	781a      	ldrb	r2, [r3, #0]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	3301      	adds	r3, #1
 80041a2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	3b01      	subs	r3, #1
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80041bc:	b29b      	uxth	r3, r3
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d1c9      	bne.n	8004156 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	2200      	movs	r2, #0
 80041ca:	2140      	movs	r1, #64	@ 0x40
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f000 fcdd 	bl	8004b8c <UART_WaitOnFlagUntilTimeout>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d004      	beq.n	80041e2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2220      	movs	r2, #32
 80041dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e005      	b.n	80041ee <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2220      	movs	r2, #32
 80041e6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80041e8:	2300      	movs	r3, #0
 80041ea:	e000      	b.n	80041ee <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80041ec:	2302      	movs	r3, #2
  }
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3720      	adds	r7, #32
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b08a      	sub	sp, #40	@ 0x28
 80041fa:	af02      	add	r7, sp, #8
 80041fc:	60f8      	str	r0, [r7, #12]
 80041fe:	60b9      	str	r1, [r7, #8]
 8004200:	603b      	str	r3, [r7, #0]
 8004202:	4613      	mov	r3, r2
 8004204:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800420c:	2b20      	cmp	r3, #32
 800420e:	f040 80b6 	bne.w	800437e <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d002      	beq.n	800421e <HAL_UART_Receive+0x28>
 8004218:	88fb      	ldrh	r3, [r7, #6]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e0ae      	b.n	8004380 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2200      	movs	r2, #0
 8004226:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2222      	movs	r2, #34	@ 0x22
 800422e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004238:	f7fd fc1a 	bl	8001a70 <HAL_GetTick>
 800423c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	88fa      	ldrh	r2, [r7, #6]
 8004242:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	88fa      	ldrh	r2, [r7, #6]
 800424a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004256:	d10e      	bne.n	8004276 <HAL_UART_Receive+0x80>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d105      	bne.n	800426c <HAL_UART_Receive+0x76>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004266:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800426a:	e02d      	b.n	80042c8 <HAL_UART_Receive+0xd2>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	22ff      	movs	r2, #255	@ 0xff
 8004270:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004274:	e028      	b.n	80042c8 <HAL_UART_Receive+0xd2>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d10d      	bne.n	800429a <HAL_UART_Receive+0xa4>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d104      	bne.n	8004290 <HAL_UART_Receive+0x9a>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	22ff      	movs	r2, #255	@ 0xff
 800428a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800428e:	e01b      	b.n	80042c8 <HAL_UART_Receive+0xd2>
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	227f      	movs	r2, #127	@ 0x7f
 8004294:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004298:	e016      	b.n	80042c8 <HAL_UART_Receive+0xd2>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042a2:	d10d      	bne.n	80042c0 <HAL_UART_Receive+0xca>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	691b      	ldr	r3, [r3, #16]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d104      	bne.n	80042b6 <HAL_UART_Receive+0xc0>
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	227f      	movs	r2, #127	@ 0x7f
 80042b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80042b4:	e008      	b.n	80042c8 <HAL_UART_Receive+0xd2>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	223f      	movs	r2, #63	@ 0x3f
 80042ba:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80042be:	e003      	b.n	80042c8 <HAL_UART_Receive+0xd2>
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2200      	movs	r2, #0
 80042c4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80042ce:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042d8:	d108      	bne.n	80042ec <HAL_UART_Receive+0xf6>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d104      	bne.n	80042ec <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80042e2:	2300      	movs	r3, #0
 80042e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	61bb      	str	r3, [r7, #24]
 80042ea:	e003      	b.n	80042f4 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042f0:	2300      	movs	r3, #0
 80042f2:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80042f4:	e037      	b.n	8004366 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	9300      	str	r3, [sp, #0]
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	2200      	movs	r2, #0
 80042fe:	2120      	movs	r1, #32
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f000 fc43 	bl	8004b8c <UART_WaitOnFlagUntilTimeout>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d005      	beq.n	8004318 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2220      	movs	r2, #32
 8004310:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e033      	b.n	8004380 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d10c      	bne.n	8004338 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004324:	b29a      	uxth	r2, r3
 8004326:	8a7b      	ldrh	r3, [r7, #18]
 8004328:	4013      	ands	r3, r2
 800432a:	b29a      	uxth	r2, r3
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004330:	69bb      	ldr	r3, [r7, #24]
 8004332:	3302      	adds	r3, #2
 8004334:	61bb      	str	r3, [r7, #24]
 8004336:	e00d      	b.n	8004354 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800433e:	b29b      	uxth	r3, r3
 8004340:	b2da      	uxtb	r2, r3
 8004342:	8a7b      	ldrh	r3, [r7, #18]
 8004344:	b2db      	uxtb	r3, r3
 8004346:	4013      	ands	r3, r2
 8004348:	b2da      	uxtb	r2, r3
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	3301      	adds	r3, #1
 8004352:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800435a:	b29b      	uxth	r3, r3
 800435c:	3b01      	subs	r3, #1
 800435e:	b29a      	uxth	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800436c:	b29b      	uxth	r3, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1c1      	bne.n	80042f6 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2220      	movs	r2, #32
 8004376:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800437a:	2300      	movs	r3, #0
 800437c:	e000      	b.n	8004380 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800437e:	2302      	movs	r3, #2
  }
}
 8004380:	4618      	mov	r0, r3
 8004382:	3720      	adds	r7, #32
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}

08004388 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004388:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800438c:	b08a      	sub	sp, #40	@ 0x28
 800438e:	af00      	add	r7, sp, #0
 8004390:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004392:	2300      	movs	r3, #0
 8004394:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	689a      	ldr	r2, [r3, #8]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	691b      	ldr	r3, [r3, #16]
 80043a0:	431a      	orrs	r2, r3
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	431a      	orrs	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	69db      	ldr	r3, [r3, #28]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	4ba4      	ldr	r3, [pc, #656]	@ (8004648 <UART_SetConfig+0x2c0>)
 80043b8:	4013      	ands	r3, r2
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	6812      	ldr	r2, [r2, #0]
 80043be:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043c0:	430b      	orrs	r3, r1
 80043c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	68da      	ldr	r2, [r3, #12]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	430a      	orrs	r2, r1
 80043d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a99      	ldr	r2, [pc, #612]	@ (800464c <UART_SetConfig+0x2c4>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d004      	beq.n	80043f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043f0:	4313      	orrs	r3, r2
 80043f2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004404:	430a      	orrs	r2, r1
 8004406:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a90      	ldr	r2, [pc, #576]	@ (8004650 <UART_SetConfig+0x2c8>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d126      	bne.n	8004460 <UART_SetConfig+0xd8>
 8004412:	4b90      	ldr	r3, [pc, #576]	@ (8004654 <UART_SetConfig+0x2cc>)
 8004414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004418:	f003 0303 	and.w	r3, r3, #3
 800441c:	2b03      	cmp	r3, #3
 800441e:	d81b      	bhi.n	8004458 <UART_SetConfig+0xd0>
 8004420:	a201      	add	r2, pc, #4	@ (adr r2, 8004428 <UART_SetConfig+0xa0>)
 8004422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004426:	bf00      	nop
 8004428:	08004439 	.word	0x08004439
 800442c:	08004449 	.word	0x08004449
 8004430:	08004441 	.word	0x08004441
 8004434:	08004451 	.word	0x08004451
 8004438:	2301      	movs	r3, #1
 800443a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800443e:	e116      	b.n	800466e <UART_SetConfig+0x2e6>
 8004440:	2302      	movs	r3, #2
 8004442:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004446:	e112      	b.n	800466e <UART_SetConfig+0x2e6>
 8004448:	2304      	movs	r3, #4
 800444a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800444e:	e10e      	b.n	800466e <UART_SetConfig+0x2e6>
 8004450:	2308      	movs	r3, #8
 8004452:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004456:	e10a      	b.n	800466e <UART_SetConfig+0x2e6>
 8004458:	2310      	movs	r3, #16
 800445a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800445e:	e106      	b.n	800466e <UART_SetConfig+0x2e6>
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a7c      	ldr	r2, [pc, #496]	@ (8004658 <UART_SetConfig+0x2d0>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d138      	bne.n	80044dc <UART_SetConfig+0x154>
 800446a:	4b7a      	ldr	r3, [pc, #488]	@ (8004654 <UART_SetConfig+0x2cc>)
 800446c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004470:	f003 030c 	and.w	r3, r3, #12
 8004474:	2b0c      	cmp	r3, #12
 8004476:	d82d      	bhi.n	80044d4 <UART_SetConfig+0x14c>
 8004478:	a201      	add	r2, pc, #4	@ (adr r2, 8004480 <UART_SetConfig+0xf8>)
 800447a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800447e:	bf00      	nop
 8004480:	080044b5 	.word	0x080044b5
 8004484:	080044d5 	.word	0x080044d5
 8004488:	080044d5 	.word	0x080044d5
 800448c:	080044d5 	.word	0x080044d5
 8004490:	080044c5 	.word	0x080044c5
 8004494:	080044d5 	.word	0x080044d5
 8004498:	080044d5 	.word	0x080044d5
 800449c:	080044d5 	.word	0x080044d5
 80044a0:	080044bd 	.word	0x080044bd
 80044a4:	080044d5 	.word	0x080044d5
 80044a8:	080044d5 	.word	0x080044d5
 80044ac:	080044d5 	.word	0x080044d5
 80044b0:	080044cd 	.word	0x080044cd
 80044b4:	2300      	movs	r3, #0
 80044b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044ba:	e0d8      	b.n	800466e <UART_SetConfig+0x2e6>
 80044bc:	2302      	movs	r3, #2
 80044be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044c2:	e0d4      	b.n	800466e <UART_SetConfig+0x2e6>
 80044c4:	2304      	movs	r3, #4
 80044c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044ca:	e0d0      	b.n	800466e <UART_SetConfig+0x2e6>
 80044cc:	2308      	movs	r3, #8
 80044ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044d2:	e0cc      	b.n	800466e <UART_SetConfig+0x2e6>
 80044d4:	2310      	movs	r3, #16
 80044d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044da:	e0c8      	b.n	800466e <UART_SetConfig+0x2e6>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a5e      	ldr	r2, [pc, #376]	@ (800465c <UART_SetConfig+0x2d4>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d125      	bne.n	8004532 <UART_SetConfig+0x1aa>
 80044e6:	4b5b      	ldr	r3, [pc, #364]	@ (8004654 <UART_SetConfig+0x2cc>)
 80044e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ec:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80044f0:	2b30      	cmp	r3, #48	@ 0x30
 80044f2:	d016      	beq.n	8004522 <UART_SetConfig+0x19a>
 80044f4:	2b30      	cmp	r3, #48	@ 0x30
 80044f6:	d818      	bhi.n	800452a <UART_SetConfig+0x1a2>
 80044f8:	2b20      	cmp	r3, #32
 80044fa:	d00a      	beq.n	8004512 <UART_SetConfig+0x18a>
 80044fc:	2b20      	cmp	r3, #32
 80044fe:	d814      	bhi.n	800452a <UART_SetConfig+0x1a2>
 8004500:	2b00      	cmp	r3, #0
 8004502:	d002      	beq.n	800450a <UART_SetConfig+0x182>
 8004504:	2b10      	cmp	r3, #16
 8004506:	d008      	beq.n	800451a <UART_SetConfig+0x192>
 8004508:	e00f      	b.n	800452a <UART_SetConfig+0x1a2>
 800450a:	2300      	movs	r3, #0
 800450c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004510:	e0ad      	b.n	800466e <UART_SetConfig+0x2e6>
 8004512:	2302      	movs	r3, #2
 8004514:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004518:	e0a9      	b.n	800466e <UART_SetConfig+0x2e6>
 800451a:	2304      	movs	r3, #4
 800451c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004520:	e0a5      	b.n	800466e <UART_SetConfig+0x2e6>
 8004522:	2308      	movs	r3, #8
 8004524:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004528:	e0a1      	b.n	800466e <UART_SetConfig+0x2e6>
 800452a:	2310      	movs	r3, #16
 800452c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004530:	e09d      	b.n	800466e <UART_SetConfig+0x2e6>
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a4a      	ldr	r2, [pc, #296]	@ (8004660 <UART_SetConfig+0x2d8>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d125      	bne.n	8004588 <UART_SetConfig+0x200>
 800453c:	4b45      	ldr	r3, [pc, #276]	@ (8004654 <UART_SetConfig+0x2cc>)
 800453e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004542:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004546:	2bc0      	cmp	r3, #192	@ 0xc0
 8004548:	d016      	beq.n	8004578 <UART_SetConfig+0x1f0>
 800454a:	2bc0      	cmp	r3, #192	@ 0xc0
 800454c:	d818      	bhi.n	8004580 <UART_SetConfig+0x1f8>
 800454e:	2b80      	cmp	r3, #128	@ 0x80
 8004550:	d00a      	beq.n	8004568 <UART_SetConfig+0x1e0>
 8004552:	2b80      	cmp	r3, #128	@ 0x80
 8004554:	d814      	bhi.n	8004580 <UART_SetConfig+0x1f8>
 8004556:	2b00      	cmp	r3, #0
 8004558:	d002      	beq.n	8004560 <UART_SetConfig+0x1d8>
 800455a:	2b40      	cmp	r3, #64	@ 0x40
 800455c:	d008      	beq.n	8004570 <UART_SetConfig+0x1e8>
 800455e:	e00f      	b.n	8004580 <UART_SetConfig+0x1f8>
 8004560:	2300      	movs	r3, #0
 8004562:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004566:	e082      	b.n	800466e <UART_SetConfig+0x2e6>
 8004568:	2302      	movs	r3, #2
 800456a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800456e:	e07e      	b.n	800466e <UART_SetConfig+0x2e6>
 8004570:	2304      	movs	r3, #4
 8004572:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004576:	e07a      	b.n	800466e <UART_SetConfig+0x2e6>
 8004578:	2308      	movs	r3, #8
 800457a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800457e:	e076      	b.n	800466e <UART_SetConfig+0x2e6>
 8004580:	2310      	movs	r3, #16
 8004582:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004586:	e072      	b.n	800466e <UART_SetConfig+0x2e6>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a35      	ldr	r2, [pc, #212]	@ (8004664 <UART_SetConfig+0x2dc>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d12a      	bne.n	80045e8 <UART_SetConfig+0x260>
 8004592:	4b30      	ldr	r3, [pc, #192]	@ (8004654 <UART_SetConfig+0x2cc>)
 8004594:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004598:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800459c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045a0:	d01a      	beq.n	80045d8 <UART_SetConfig+0x250>
 80045a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045a6:	d81b      	bhi.n	80045e0 <UART_SetConfig+0x258>
 80045a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045ac:	d00c      	beq.n	80045c8 <UART_SetConfig+0x240>
 80045ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045b2:	d815      	bhi.n	80045e0 <UART_SetConfig+0x258>
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d003      	beq.n	80045c0 <UART_SetConfig+0x238>
 80045b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045bc:	d008      	beq.n	80045d0 <UART_SetConfig+0x248>
 80045be:	e00f      	b.n	80045e0 <UART_SetConfig+0x258>
 80045c0:	2300      	movs	r3, #0
 80045c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045c6:	e052      	b.n	800466e <UART_SetConfig+0x2e6>
 80045c8:	2302      	movs	r3, #2
 80045ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045ce:	e04e      	b.n	800466e <UART_SetConfig+0x2e6>
 80045d0:	2304      	movs	r3, #4
 80045d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045d6:	e04a      	b.n	800466e <UART_SetConfig+0x2e6>
 80045d8:	2308      	movs	r3, #8
 80045da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045de:	e046      	b.n	800466e <UART_SetConfig+0x2e6>
 80045e0:	2310      	movs	r3, #16
 80045e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045e6:	e042      	b.n	800466e <UART_SetConfig+0x2e6>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a17      	ldr	r2, [pc, #92]	@ (800464c <UART_SetConfig+0x2c4>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d13a      	bne.n	8004668 <UART_SetConfig+0x2e0>
 80045f2:	4b18      	ldr	r3, [pc, #96]	@ (8004654 <UART_SetConfig+0x2cc>)
 80045f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80045fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004600:	d01a      	beq.n	8004638 <UART_SetConfig+0x2b0>
 8004602:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004606:	d81b      	bhi.n	8004640 <UART_SetConfig+0x2b8>
 8004608:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800460c:	d00c      	beq.n	8004628 <UART_SetConfig+0x2a0>
 800460e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004612:	d815      	bhi.n	8004640 <UART_SetConfig+0x2b8>
 8004614:	2b00      	cmp	r3, #0
 8004616:	d003      	beq.n	8004620 <UART_SetConfig+0x298>
 8004618:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800461c:	d008      	beq.n	8004630 <UART_SetConfig+0x2a8>
 800461e:	e00f      	b.n	8004640 <UART_SetConfig+0x2b8>
 8004620:	2300      	movs	r3, #0
 8004622:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004626:	e022      	b.n	800466e <UART_SetConfig+0x2e6>
 8004628:	2302      	movs	r3, #2
 800462a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800462e:	e01e      	b.n	800466e <UART_SetConfig+0x2e6>
 8004630:	2304      	movs	r3, #4
 8004632:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004636:	e01a      	b.n	800466e <UART_SetConfig+0x2e6>
 8004638:	2308      	movs	r3, #8
 800463a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800463e:	e016      	b.n	800466e <UART_SetConfig+0x2e6>
 8004640:	2310      	movs	r3, #16
 8004642:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004646:	e012      	b.n	800466e <UART_SetConfig+0x2e6>
 8004648:	efff69f3 	.word	0xefff69f3
 800464c:	40008000 	.word	0x40008000
 8004650:	40013800 	.word	0x40013800
 8004654:	40021000 	.word	0x40021000
 8004658:	40004400 	.word	0x40004400
 800465c:	40004800 	.word	0x40004800
 8004660:	40004c00 	.word	0x40004c00
 8004664:	40005000 	.word	0x40005000
 8004668:	2310      	movs	r3, #16
 800466a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a9f      	ldr	r2, [pc, #636]	@ (80048f0 <UART_SetConfig+0x568>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d17a      	bne.n	800476e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004678:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800467c:	2b08      	cmp	r3, #8
 800467e:	d824      	bhi.n	80046ca <UART_SetConfig+0x342>
 8004680:	a201      	add	r2, pc, #4	@ (adr r2, 8004688 <UART_SetConfig+0x300>)
 8004682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004686:	bf00      	nop
 8004688:	080046ad 	.word	0x080046ad
 800468c:	080046cb 	.word	0x080046cb
 8004690:	080046b5 	.word	0x080046b5
 8004694:	080046cb 	.word	0x080046cb
 8004698:	080046bb 	.word	0x080046bb
 800469c:	080046cb 	.word	0x080046cb
 80046a0:	080046cb 	.word	0x080046cb
 80046a4:	080046cb 	.word	0x080046cb
 80046a8:	080046c3 	.word	0x080046c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046ac:	f7fe fc06 	bl	8002ebc <HAL_RCC_GetPCLK1Freq>
 80046b0:	61f8      	str	r0, [r7, #28]
        break;
 80046b2:	e010      	b.n	80046d6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046b4:	4b8f      	ldr	r3, [pc, #572]	@ (80048f4 <UART_SetConfig+0x56c>)
 80046b6:	61fb      	str	r3, [r7, #28]
        break;
 80046b8:	e00d      	b.n	80046d6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046ba:	f7fe fb67 	bl	8002d8c <HAL_RCC_GetSysClockFreq>
 80046be:	61f8      	str	r0, [r7, #28]
        break;
 80046c0:	e009      	b.n	80046d6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046c6:	61fb      	str	r3, [r7, #28]
        break;
 80046c8:	e005      	b.n	80046d6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80046ca:	2300      	movs	r3, #0
 80046cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80046d4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 80fb 	beq.w	80048d4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	685a      	ldr	r2, [r3, #4]
 80046e2:	4613      	mov	r3, r2
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	4413      	add	r3, r2
 80046e8:	69fa      	ldr	r2, [r7, #28]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d305      	bcc.n	80046fa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80046f4:	69fa      	ldr	r2, [r7, #28]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d903      	bls.n	8004702 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004700:	e0e8      	b.n	80048d4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	2200      	movs	r2, #0
 8004706:	461c      	mov	r4, r3
 8004708:	4615      	mov	r5, r2
 800470a:	f04f 0200 	mov.w	r2, #0
 800470e:	f04f 0300 	mov.w	r3, #0
 8004712:	022b      	lsls	r3, r5, #8
 8004714:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004718:	0222      	lsls	r2, r4, #8
 800471a:	68f9      	ldr	r1, [r7, #12]
 800471c:	6849      	ldr	r1, [r1, #4]
 800471e:	0849      	lsrs	r1, r1, #1
 8004720:	2000      	movs	r0, #0
 8004722:	4688      	mov	r8, r1
 8004724:	4681      	mov	r9, r0
 8004726:	eb12 0a08 	adds.w	sl, r2, r8
 800472a:	eb43 0b09 	adc.w	fp, r3, r9
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	603b      	str	r3, [r7, #0]
 8004736:	607a      	str	r2, [r7, #4]
 8004738:	e9d7 2300 	ldrd	r2, r3, [r7]
 800473c:	4650      	mov	r0, sl
 800473e:	4659      	mov	r1, fp
 8004740:	f7fb fd96 	bl	8000270 <__aeabi_uldivmod>
 8004744:	4602      	mov	r2, r0
 8004746:	460b      	mov	r3, r1
 8004748:	4613      	mov	r3, r2
 800474a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004752:	d308      	bcc.n	8004766 <UART_SetConfig+0x3de>
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800475a:	d204      	bcs.n	8004766 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	69ba      	ldr	r2, [r7, #24]
 8004762:	60da      	str	r2, [r3, #12]
 8004764:	e0b6      	b.n	80048d4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800476c:	e0b2      	b.n	80048d4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	69db      	ldr	r3, [r3, #28]
 8004772:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004776:	d15e      	bne.n	8004836 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004778:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800477c:	2b08      	cmp	r3, #8
 800477e:	d828      	bhi.n	80047d2 <UART_SetConfig+0x44a>
 8004780:	a201      	add	r2, pc, #4	@ (adr r2, 8004788 <UART_SetConfig+0x400>)
 8004782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004786:	bf00      	nop
 8004788:	080047ad 	.word	0x080047ad
 800478c:	080047b5 	.word	0x080047b5
 8004790:	080047bd 	.word	0x080047bd
 8004794:	080047d3 	.word	0x080047d3
 8004798:	080047c3 	.word	0x080047c3
 800479c:	080047d3 	.word	0x080047d3
 80047a0:	080047d3 	.word	0x080047d3
 80047a4:	080047d3 	.word	0x080047d3
 80047a8:	080047cb 	.word	0x080047cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047ac:	f7fe fb86 	bl	8002ebc <HAL_RCC_GetPCLK1Freq>
 80047b0:	61f8      	str	r0, [r7, #28]
        break;
 80047b2:	e014      	b.n	80047de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047b4:	f7fe fb98 	bl	8002ee8 <HAL_RCC_GetPCLK2Freq>
 80047b8:	61f8      	str	r0, [r7, #28]
        break;
 80047ba:	e010      	b.n	80047de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047bc:	4b4d      	ldr	r3, [pc, #308]	@ (80048f4 <UART_SetConfig+0x56c>)
 80047be:	61fb      	str	r3, [r7, #28]
        break;
 80047c0:	e00d      	b.n	80047de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047c2:	f7fe fae3 	bl	8002d8c <HAL_RCC_GetSysClockFreq>
 80047c6:	61f8      	str	r0, [r7, #28]
        break;
 80047c8:	e009      	b.n	80047de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047ce:	61fb      	str	r3, [r7, #28]
        break;
 80047d0:	e005      	b.n	80047de <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80047dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d077      	beq.n	80048d4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	005a      	lsls	r2, r3, #1
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	085b      	lsrs	r3, r3, #1
 80047ee:	441a      	add	r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047fa:	69bb      	ldr	r3, [r7, #24]
 80047fc:	2b0f      	cmp	r3, #15
 80047fe:	d916      	bls.n	800482e <UART_SetConfig+0x4a6>
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004806:	d212      	bcs.n	800482e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004808:	69bb      	ldr	r3, [r7, #24]
 800480a:	b29b      	uxth	r3, r3
 800480c:	f023 030f 	bic.w	r3, r3, #15
 8004810:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004812:	69bb      	ldr	r3, [r7, #24]
 8004814:	085b      	lsrs	r3, r3, #1
 8004816:	b29b      	uxth	r3, r3
 8004818:	f003 0307 	and.w	r3, r3, #7
 800481c:	b29a      	uxth	r2, r3
 800481e:	8afb      	ldrh	r3, [r7, #22]
 8004820:	4313      	orrs	r3, r2
 8004822:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	8afa      	ldrh	r2, [r7, #22]
 800482a:	60da      	str	r2, [r3, #12]
 800482c:	e052      	b.n	80048d4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004834:	e04e      	b.n	80048d4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004836:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800483a:	2b08      	cmp	r3, #8
 800483c:	d827      	bhi.n	800488e <UART_SetConfig+0x506>
 800483e:	a201      	add	r2, pc, #4	@ (adr r2, 8004844 <UART_SetConfig+0x4bc>)
 8004840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004844:	08004869 	.word	0x08004869
 8004848:	08004871 	.word	0x08004871
 800484c:	08004879 	.word	0x08004879
 8004850:	0800488f 	.word	0x0800488f
 8004854:	0800487f 	.word	0x0800487f
 8004858:	0800488f 	.word	0x0800488f
 800485c:	0800488f 	.word	0x0800488f
 8004860:	0800488f 	.word	0x0800488f
 8004864:	08004887 	.word	0x08004887
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004868:	f7fe fb28 	bl	8002ebc <HAL_RCC_GetPCLK1Freq>
 800486c:	61f8      	str	r0, [r7, #28]
        break;
 800486e:	e014      	b.n	800489a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004870:	f7fe fb3a 	bl	8002ee8 <HAL_RCC_GetPCLK2Freq>
 8004874:	61f8      	str	r0, [r7, #28]
        break;
 8004876:	e010      	b.n	800489a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004878:	4b1e      	ldr	r3, [pc, #120]	@ (80048f4 <UART_SetConfig+0x56c>)
 800487a:	61fb      	str	r3, [r7, #28]
        break;
 800487c:	e00d      	b.n	800489a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800487e:	f7fe fa85 	bl	8002d8c <HAL_RCC_GetSysClockFreq>
 8004882:	61f8      	str	r0, [r7, #28]
        break;
 8004884:	e009      	b.n	800489a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004886:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800488a:	61fb      	str	r3, [r7, #28]
        break;
 800488c:	e005      	b.n	800489a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800488e:	2300      	movs	r3, #0
 8004890:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004898:	bf00      	nop
    }

    if (pclk != 0U)
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d019      	beq.n	80048d4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	085a      	lsrs	r2, r3, #1
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	441a      	add	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048b4:	69bb      	ldr	r3, [r7, #24]
 80048b6:	2b0f      	cmp	r3, #15
 80048b8:	d909      	bls.n	80048ce <UART_SetConfig+0x546>
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048c0:	d205      	bcs.n	80048ce <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	b29a      	uxth	r2, r3
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	60da      	str	r2, [r3, #12]
 80048cc:	e002      	b.n	80048d4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2200      	movs	r2, #0
 80048d8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2200      	movs	r2, #0
 80048de:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80048e0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3728      	adds	r7, #40	@ 0x28
 80048e8:	46bd      	mov	sp, r7
 80048ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048ee:	bf00      	nop
 80048f0:	40008000 	.word	0x40008000
 80048f4:	00f42400 	.word	0x00f42400

080048f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004904:	f003 0308 	and.w	r3, r3, #8
 8004908:	2b00      	cmp	r3, #0
 800490a:	d00a      	beq.n	8004922 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	430a      	orrs	r2, r1
 8004920:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00a      	beq.n	8004944 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	430a      	orrs	r2, r1
 8004942:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004948:	f003 0302 	and.w	r3, r3, #2
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00a      	beq.n	8004966 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	430a      	orrs	r2, r1
 8004964:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496a:	f003 0304 	and.w	r3, r3, #4
 800496e:	2b00      	cmp	r3, #0
 8004970:	d00a      	beq.n	8004988 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	430a      	orrs	r2, r1
 8004986:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498c:	f003 0310 	and.w	r3, r3, #16
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00a      	beq.n	80049aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	430a      	orrs	r2, r1
 80049a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ae:	f003 0320 	and.w	r3, r3, #32
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00a      	beq.n	80049cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	430a      	orrs	r2, r1
 80049ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d01a      	beq.n	8004a0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	430a      	orrs	r2, r1
 80049ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049f6:	d10a      	bne.n	8004a0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	430a      	orrs	r2, r1
 8004a0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00a      	beq.n	8004a30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	605a      	str	r2, [r3, #4]
  }
}
 8004a30:	bf00      	nop
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b098      	sub	sp, #96	@ 0x60
 8004a40:	af02      	add	r7, sp, #8
 8004a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a4c:	f7fd f810 	bl	8001a70 <HAL_GetTick>
 8004a50:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0308 	and.w	r3, r3, #8
 8004a5c:	2b08      	cmp	r3, #8
 8004a5e:	d12e      	bne.n	8004abe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a60:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a64:	9300      	str	r3, [sp, #0]
 8004a66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 f88c 	bl	8004b8c <UART_WaitOnFlagUntilTimeout>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d021      	beq.n	8004abe <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a82:	e853 3f00 	ldrex	r3, [r3]
 8004a86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	461a      	mov	r2, r3
 8004a96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a98:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a9a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004aa0:	e841 2300 	strex	r3, r2, [r1]
 8004aa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004aa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d1e6      	bne.n	8004a7a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e062      	b.n	8004b84 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0304 	and.w	r3, r3, #4
 8004ac8:	2b04      	cmp	r3, #4
 8004aca:	d149      	bne.n	8004b60 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004acc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004ad0:	9300      	str	r3, [sp, #0]
 8004ad2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f000 f856 	bl	8004b8c <UART_WaitOnFlagUntilTimeout>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d03c      	beq.n	8004b60 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aee:	e853 3f00 	ldrex	r3, [r3]
 8004af2:	623b      	str	r3, [r7, #32]
   return(result);
 8004af4:	6a3b      	ldr	r3, [r7, #32]
 8004af6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004afa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	461a      	mov	r2, r3
 8004b02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b04:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b06:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b08:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b0c:	e841 2300 	strex	r3, r2, [r1]
 8004b10:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d1e6      	bne.n	8004ae6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	3308      	adds	r3, #8
 8004b1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	e853 3f00 	ldrex	r3, [r3]
 8004b26:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f023 0301 	bic.w	r3, r3, #1
 8004b2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	3308      	adds	r3, #8
 8004b36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b38:	61fa      	str	r2, [r7, #28]
 8004b3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b3c:	69b9      	ldr	r1, [r7, #24]
 8004b3e:	69fa      	ldr	r2, [r7, #28]
 8004b40:	e841 2300 	strex	r3, r2, [r1]
 8004b44:	617b      	str	r3, [r7, #20]
   return(result);
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d1e5      	bne.n	8004b18 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e011      	b.n	8004b84 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2220      	movs	r2, #32
 8004b64:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2220      	movs	r2, #32
 8004b6a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3758      	adds	r7, #88	@ 0x58
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b084      	sub	sp, #16
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	603b      	str	r3, [r7, #0]
 8004b98:	4613      	mov	r3, r2
 8004b9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b9c:	e04f      	b.n	8004c3e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b9e:	69bb      	ldr	r3, [r7, #24]
 8004ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba4:	d04b      	beq.n	8004c3e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ba6:	f7fc ff63 	bl	8001a70 <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	69ba      	ldr	r2, [r7, #24]
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d302      	bcc.n	8004bbc <UART_WaitOnFlagUntilTimeout+0x30>
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d101      	bne.n	8004bc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e04e      	b.n	8004c5e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0304 	and.w	r3, r3, #4
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d037      	beq.n	8004c3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	2b80      	cmp	r3, #128	@ 0x80
 8004bd2:	d034      	beq.n	8004c3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	2b40      	cmp	r3, #64	@ 0x40
 8004bd8:	d031      	beq.n	8004c3e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	69db      	ldr	r3, [r3, #28]
 8004be0:	f003 0308 	and.w	r3, r3, #8
 8004be4:	2b08      	cmp	r3, #8
 8004be6:	d110      	bne.n	8004c0a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2208      	movs	r2, #8
 8004bee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bf0:	68f8      	ldr	r0, [r7, #12]
 8004bf2:	f000 f838 	bl	8004c66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2208      	movs	r2, #8
 8004bfa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e029      	b.n	8004c5e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	69db      	ldr	r3, [r3, #28]
 8004c10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c18:	d111      	bne.n	8004c3e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c24:	68f8      	ldr	r0, [r7, #12]
 8004c26:	f000 f81e 	bl	8004c66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2220      	movs	r2, #32
 8004c2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e00f      	b.n	8004c5e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	69da      	ldr	r2, [r3, #28]
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	4013      	ands	r3, r2
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	bf0c      	ite	eq
 8004c4e:	2301      	moveq	r3, #1
 8004c50:	2300      	movne	r3, #0
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	461a      	mov	r2, r3
 8004c56:	79fb      	ldrb	r3, [r7, #7]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d0a0      	beq.n	8004b9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3710      	adds	r7, #16
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c66:	b480      	push	{r7}
 8004c68:	b095      	sub	sp, #84	@ 0x54
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c76:	e853 3f00 	ldrex	r3, [r3]
 8004c7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	461a      	mov	r2, r3
 8004c8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c8e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c94:	e841 2300 	strex	r3, r2, [r1]
 8004c98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d1e6      	bne.n	8004c6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	3308      	adds	r3, #8
 8004ca6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca8:	6a3b      	ldr	r3, [r7, #32]
 8004caa:	e853 3f00 	ldrex	r3, [r3]
 8004cae:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	f023 0301 	bic.w	r3, r3, #1
 8004cb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	3308      	adds	r3, #8
 8004cbe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cc0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cc8:	e841 2300 	strex	r3, r2, [r1]
 8004ccc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1e5      	bne.n	8004ca0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d118      	bne.n	8004d0e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	e853 3f00 	ldrex	r3, [r3]
 8004ce8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f023 0310 	bic.w	r3, r3, #16
 8004cf0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cfa:	61bb      	str	r3, [r7, #24]
 8004cfc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cfe:	6979      	ldr	r1, [r7, #20]
 8004d00:	69ba      	ldr	r2, [r7, #24]
 8004d02:	e841 2300 	strex	r3, r2, [r1]
 8004d06:	613b      	str	r3, [r7, #16]
   return(result);
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1e6      	bne.n	8004cdc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2220      	movs	r2, #32
 8004d12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004d22:	bf00      	nop
 8004d24:	3754      	adds	r7, #84	@ 0x54
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr
	...

08004d30 <srand>:
 8004d30:	b538      	push	{r3, r4, r5, lr}
 8004d32:	4b10      	ldr	r3, [pc, #64]	@ (8004d74 <srand+0x44>)
 8004d34:	681d      	ldr	r5, [r3, #0]
 8004d36:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004d38:	4604      	mov	r4, r0
 8004d3a:	b9b3      	cbnz	r3, 8004d6a <srand+0x3a>
 8004d3c:	2018      	movs	r0, #24
 8004d3e:	f000 fa97 	bl	8005270 <malloc>
 8004d42:	4602      	mov	r2, r0
 8004d44:	6328      	str	r0, [r5, #48]	@ 0x30
 8004d46:	b920      	cbnz	r0, 8004d52 <srand+0x22>
 8004d48:	4b0b      	ldr	r3, [pc, #44]	@ (8004d78 <srand+0x48>)
 8004d4a:	480c      	ldr	r0, [pc, #48]	@ (8004d7c <srand+0x4c>)
 8004d4c:	2146      	movs	r1, #70	@ 0x46
 8004d4e:	f000 fa27 	bl	80051a0 <__assert_func>
 8004d52:	490b      	ldr	r1, [pc, #44]	@ (8004d80 <srand+0x50>)
 8004d54:	4b0b      	ldr	r3, [pc, #44]	@ (8004d84 <srand+0x54>)
 8004d56:	e9c0 1300 	strd	r1, r3, [r0]
 8004d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004d88 <srand+0x58>)
 8004d5c:	6083      	str	r3, [r0, #8]
 8004d5e:	230b      	movs	r3, #11
 8004d60:	8183      	strh	r3, [r0, #12]
 8004d62:	2100      	movs	r1, #0
 8004d64:	2001      	movs	r0, #1
 8004d66:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004d6a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	611c      	str	r4, [r3, #16]
 8004d70:	615a      	str	r2, [r3, #20]
 8004d72:	bd38      	pop	{r3, r4, r5, pc}
 8004d74:	20000088 	.word	0x20000088
 8004d78:	08007fe8 	.word	0x08007fe8
 8004d7c:	08007fff 	.word	0x08007fff
 8004d80:	abcd330e 	.word	0xabcd330e
 8004d84:	e66d1234 	.word	0xe66d1234
 8004d88:	0005deec 	.word	0x0005deec

08004d8c <rand>:
 8004d8c:	4b16      	ldr	r3, [pc, #88]	@ (8004de8 <rand+0x5c>)
 8004d8e:	b510      	push	{r4, lr}
 8004d90:	681c      	ldr	r4, [r3, #0]
 8004d92:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004d94:	b9b3      	cbnz	r3, 8004dc4 <rand+0x38>
 8004d96:	2018      	movs	r0, #24
 8004d98:	f000 fa6a 	bl	8005270 <malloc>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	6320      	str	r0, [r4, #48]	@ 0x30
 8004da0:	b920      	cbnz	r0, 8004dac <rand+0x20>
 8004da2:	4b12      	ldr	r3, [pc, #72]	@ (8004dec <rand+0x60>)
 8004da4:	4812      	ldr	r0, [pc, #72]	@ (8004df0 <rand+0x64>)
 8004da6:	2152      	movs	r1, #82	@ 0x52
 8004da8:	f000 f9fa 	bl	80051a0 <__assert_func>
 8004dac:	4911      	ldr	r1, [pc, #68]	@ (8004df4 <rand+0x68>)
 8004dae:	4b12      	ldr	r3, [pc, #72]	@ (8004df8 <rand+0x6c>)
 8004db0:	e9c0 1300 	strd	r1, r3, [r0]
 8004db4:	4b11      	ldr	r3, [pc, #68]	@ (8004dfc <rand+0x70>)
 8004db6:	6083      	str	r3, [r0, #8]
 8004db8:	230b      	movs	r3, #11
 8004dba:	8183      	strh	r3, [r0, #12]
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	2001      	movs	r0, #1
 8004dc0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004dc4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004dc6:	480e      	ldr	r0, [pc, #56]	@ (8004e00 <rand+0x74>)
 8004dc8:	690b      	ldr	r3, [r1, #16]
 8004dca:	694c      	ldr	r4, [r1, #20]
 8004dcc:	4a0d      	ldr	r2, [pc, #52]	@ (8004e04 <rand+0x78>)
 8004dce:	4358      	muls	r0, r3
 8004dd0:	fb02 0004 	mla	r0, r2, r4, r0
 8004dd4:	fba3 3202 	umull	r3, r2, r3, r2
 8004dd8:	3301      	adds	r3, #1
 8004dda:	eb40 0002 	adc.w	r0, r0, r2
 8004dde:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004de2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004de6:	bd10      	pop	{r4, pc}
 8004de8:	20000088 	.word	0x20000088
 8004dec:	08007fe8 	.word	0x08007fe8
 8004df0:	08007fff 	.word	0x08007fff
 8004df4:	abcd330e 	.word	0xabcd330e
 8004df8:	e66d1234 	.word	0xe66d1234
 8004dfc:	0005deec 	.word	0x0005deec
 8004e00:	5851f42d 	.word	0x5851f42d
 8004e04:	4c957f2d 	.word	0x4c957f2d

08004e08 <std>:
 8004e08:	2300      	movs	r3, #0
 8004e0a:	b510      	push	{r4, lr}
 8004e0c:	4604      	mov	r4, r0
 8004e0e:	e9c0 3300 	strd	r3, r3, [r0]
 8004e12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e16:	6083      	str	r3, [r0, #8]
 8004e18:	8181      	strh	r1, [r0, #12]
 8004e1a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004e1c:	81c2      	strh	r2, [r0, #14]
 8004e1e:	6183      	str	r3, [r0, #24]
 8004e20:	4619      	mov	r1, r3
 8004e22:	2208      	movs	r2, #8
 8004e24:	305c      	adds	r0, #92	@ 0x5c
 8004e26:	f000 f930 	bl	800508a <memset>
 8004e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e60 <std+0x58>)
 8004e2c:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e64 <std+0x5c>)
 8004e30:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e32:	4b0d      	ldr	r3, [pc, #52]	@ (8004e68 <std+0x60>)
 8004e34:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e36:	4b0d      	ldr	r3, [pc, #52]	@ (8004e6c <std+0x64>)
 8004e38:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e70 <std+0x68>)
 8004e3c:	6224      	str	r4, [r4, #32]
 8004e3e:	429c      	cmp	r4, r3
 8004e40:	d006      	beq.n	8004e50 <std+0x48>
 8004e42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004e46:	4294      	cmp	r4, r2
 8004e48:	d002      	beq.n	8004e50 <std+0x48>
 8004e4a:	33d0      	adds	r3, #208	@ 0xd0
 8004e4c:	429c      	cmp	r4, r3
 8004e4e:	d105      	bne.n	8004e5c <std+0x54>
 8004e50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e58:	f000 b990 	b.w	800517c <__retarget_lock_init_recursive>
 8004e5c:	bd10      	pop	{r4, pc}
 8004e5e:	bf00      	nop
 8004e60:	08004fd1 	.word	0x08004fd1
 8004e64:	08004ff3 	.word	0x08004ff3
 8004e68:	0800502b 	.word	0x0800502b
 8004e6c:	0800504f 	.word	0x0800504f
 8004e70:	20000668 	.word	0x20000668

08004e74 <stdio_exit_handler>:
 8004e74:	4a02      	ldr	r2, [pc, #8]	@ (8004e80 <stdio_exit_handler+0xc>)
 8004e76:	4903      	ldr	r1, [pc, #12]	@ (8004e84 <stdio_exit_handler+0x10>)
 8004e78:	4803      	ldr	r0, [pc, #12]	@ (8004e88 <stdio_exit_handler+0x14>)
 8004e7a:	f000 b869 	b.w	8004f50 <_fwalk_sglue>
 8004e7e:	bf00      	nop
 8004e80:	2000007c 	.word	0x2000007c
 8004e84:	08005aad 	.word	0x08005aad
 8004e88:	2000008c 	.word	0x2000008c

08004e8c <cleanup_stdio>:
 8004e8c:	6841      	ldr	r1, [r0, #4]
 8004e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ec0 <cleanup_stdio+0x34>)
 8004e90:	4299      	cmp	r1, r3
 8004e92:	b510      	push	{r4, lr}
 8004e94:	4604      	mov	r4, r0
 8004e96:	d001      	beq.n	8004e9c <cleanup_stdio+0x10>
 8004e98:	f000 fe08 	bl	8005aac <_fflush_r>
 8004e9c:	68a1      	ldr	r1, [r4, #8]
 8004e9e:	4b09      	ldr	r3, [pc, #36]	@ (8004ec4 <cleanup_stdio+0x38>)
 8004ea0:	4299      	cmp	r1, r3
 8004ea2:	d002      	beq.n	8004eaa <cleanup_stdio+0x1e>
 8004ea4:	4620      	mov	r0, r4
 8004ea6:	f000 fe01 	bl	8005aac <_fflush_r>
 8004eaa:	68e1      	ldr	r1, [r4, #12]
 8004eac:	4b06      	ldr	r3, [pc, #24]	@ (8004ec8 <cleanup_stdio+0x3c>)
 8004eae:	4299      	cmp	r1, r3
 8004eb0:	d004      	beq.n	8004ebc <cleanup_stdio+0x30>
 8004eb2:	4620      	mov	r0, r4
 8004eb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004eb8:	f000 bdf8 	b.w	8005aac <_fflush_r>
 8004ebc:	bd10      	pop	{r4, pc}
 8004ebe:	bf00      	nop
 8004ec0:	20000668 	.word	0x20000668
 8004ec4:	200006d0 	.word	0x200006d0
 8004ec8:	20000738 	.word	0x20000738

08004ecc <global_stdio_init.part.0>:
 8004ecc:	b510      	push	{r4, lr}
 8004ece:	4b0b      	ldr	r3, [pc, #44]	@ (8004efc <global_stdio_init.part.0+0x30>)
 8004ed0:	4c0b      	ldr	r4, [pc, #44]	@ (8004f00 <global_stdio_init.part.0+0x34>)
 8004ed2:	4a0c      	ldr	r2, [pc, #48]	@ (8004f04 <global_stdio_init.part.0+0x38>)
 8004ed4:	601a      	str	r2, [r3, #0]
 8004ed6:	4620      	mov	r0, r4
 8004ed8:	2200      	movs	r2, #0
 8004eda:	2104      	movs	r1, #4
 8004edc:	f7ff ff94 	bl	8004e08 <std>
 8004ee0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	2109      	movs	r1, #9
 8004ee8:	f7ff ff8e 	bl	8004e08 <std>
 8004eec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004ef0:	2202      	movs	r2, #2
 8004ef2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ef6:	2112      	movs	r1, #18
 8004ef8:	f7ff bf86 	b.w	8004e08 <std>
 8004efc:	200007a0 	.word	0x200007a0
 8004f00:	20000668 	.word	0x20000668
 8004f04:	08004e75 	.word	0x08004e75

08004f08 <__sfp_lock_acquire>:
 8004f08:	4801      	ldr	r0, [pc, #4]	@ (8004f10 <__sfp_lock_acquire+0x8>)
 8004f0a:	f000 b938 	b.w	800517e <__retarget_lock_acquire_recursive>
 8004f0e:	bf00      	nop
 8004f10:	200007a9 	.word	0x200007a9

08004f14 <__sfp_lock_release>:
 8004f14:	4801      	ldr	r0, [pc, #4]	@ (8004f1c <__sfp_lock_release+0x8>)
 8004f16:	f000 b933 	b.w	8005180 <__retarget_lock_release_recursive>
 8004f1a:	bf00      	nop
 8004f1c:	200007a9 	.word	0x200007a9

08004f20 <__sinit>:
 8004f20:	b510      	push	{r4, lr}
 8004f22:	4604      	mov	r4, r0
 8004f24:	f7ff fff0 	bl	8004f08 <__sfp_lock_acquire>
 8004f28:	6a23      	ldr	r3, [r4, #32]
 8004f2a:	b11b      	cbz	r3, 8004f34 <__sinit+0x14>
 8004f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f30:	f7ff bff0 	b.w	8004f14 <__sfp_lock_release>
 8004f34:	4b04      	ldr	r3, [pc, #16]	@ (8004f48 <__sinit+0x28>)
 8004f36:	6223      	str	r3, [r4, #32]
 8004f38:	4b04      	ldr	r3, [pc, #16]	@ (8004f4c <__sinit+0x2c>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d1f5      	bne.n	8004f2c <__sinit+0xc>
 8004f40:	f7ff ffc4 	bl	8004ecc <global_stdio_init.part.0>
 8004f44:	e7f2      	b.n	8004f2c <__sinit+0xc>
 8004f46:	bf00      	nop
 8004f48:	08004e8d 	.word	0x08004e8d
 8004f4c:	200007a0 	.word	0x200007a0

08004f50 <_fwalk_sglue>:
 8004f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f54:	4607      	mov	r7, r0
 8004f56:	4688      	mov	r8, r1
 8004f58:	4614      	mov	r4, r2
 8004f5a:	2600      	movs	r6, #0
 8004f5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f60:	f1b9 0901 	subs.w	r9, r9, #1
 8004f64:	d505      	bpl.n	8004f72 <_fwalk_sglue+0x22>
 8004f66:	6824      	ldr	r4, [r4, #0]
 8004f68:	2c00      	cmp	r4, #0
 8004f6a:	d1f7      	bne.n	8004f5c <_fwalk_sglue+0xc>
 8004f6c:	4630      	mov	r0, r6
 8004f6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f72:	89ab      	ldrh	r3, [r5, #12]
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d907      	bls.n	8004f88 <_fwalk_sglue+0x38>
 8004f78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	d003      	beq.n	8004f88 <_fwalk_sglue+0x38>
 8004f80:	4629      	mov	r1, r5
 8004f82:	4638      	mov	r0, r7
 8004f84:	47c0      	blx	r8
 8004f86:	4306      	orrs	r6, r0
 8004f88:	3568      	adds	r5, #104	@ 0x68
 8004f8a:	e7e9      	b.n	8004f60 <_fwalk_sglue+0x10>

08004f8c <siprintf>:
 8004f8c:	b40e      	push	{r1, r2, r3}
 8004f8e:	b510      	push	{r4, lr}
 8004f90:	b09d      	sub	sp, #116	@ 0x74
 8004f92:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004f94:	9002      	str	r0, [sp, #8]
 8004f96:	9006      	str	r0, [sp, #24]
 8004f98:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004f9c:	480a      	ldr	r0, [pc, #40]	@ (8004fc8 <siprintf+0x3c>)
 8004f9e:	9107      	str	r1, [sp, #28]
 8004fa0:	9104      	str	r1, [sp, #16]
 8004fa2:	490a      	ldr	r1, [pc, #40]	@ (8004fcc <siprintf+0x40>)
 8004fa4:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fa8:	9105      	str	r1, [sp, #20]
 8004faa:	2400      	movs	r4, #0
 8004fac:	a902      	add	r1, sp, #8
 8004fae:	6800      	ldr	r0, [r0, #0]
 8004fb0:	9301      	str	r3, [sp, #4]
 8004fb2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004fb4:	f000 fa6e 	bl	8005494 <_svfiprintf_r>
 8004fb8:	9b02      	ldr	r3, [sp, #8]
 8004fba:	701c      	strb	r4, [r3, #0]
 8004fbc:	b01d      	add	sp, #116	@ 0x74
 8004fbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fc2:	b003      	add	sp, #12
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	20000088 	.word	0x20000088
 8004fcc:	ffff0208 	.word	0xffff0208

08004fd0 <__sread>:
 8004fd0:	b510      	push	{r4, lr}
 8004fd2:	460c      	mov	r4, r1
 8004fd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fd8:	f000 f882 	bl	80050e0 <_read_r>
 8004fdc:	2800      	cmp	r0, #0
 8004fde:	bfab      	itete	ge
 8004fe0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004fe2:	89a3      	ldrhlt	r3, [r4, #12]
 8004fe4:	181b      	addge	r3, r3, r0
 8004fe6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004fea:	bfac      	ite	ge
 8004fec:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004fee:	81a3      	strhlt	r3, [r4, #12]
 8004ff0:	bd10      	pop	{r4, pc}

08004ff2 <__swrite>:
 8004ff2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ff6:	461f      	mov	r7, r3
 8004ff8:	898b      	ldrh	r3, [r1, #12]
 8004ffa:	05db      	lsls	r3, r3, #23
 8004ffc:	4605      	mov	r5, r0
 8004ffe:	460c      	mov	r4, r1
 8005000:	4616      	mov	r6, r2
 8005002:	d505      	bpl.n	8005010 <__swrite+0x1e>
 8005004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005008:	2302      	movs	r3, #2
 800500a:	2200      	movs	r2, #0
 800500c:	f000 f856 	bl	80050bc <_lseek_r>
 8005010:	89a3      	ldrh	r3, [r4, #12]
 8005012:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005016:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800501a:	81a3      	strh	r3, [r4, #12]
 800501c:	4632      	mov	r2, r6
 800501e:	463b      	mov	r3, r7
 8005020:	4628      	mov	r0, r5
 8005022:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005026:	f000 b86d 	b.w	8005104 <_write_r>

0800502a <__sseek>:
 800502a:	b510      	push	{r4, lr}
 800502c:	460c      	mov	r4, r1
 800502e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005032:	f000 f843 	bl	80050bc <_lseek_r>
 8005036:	1c43      	adds	r3, r0, #1
 8005038:	89a3      	ldrh	r3, [r4, #12]
 800503a:	bf15      	itete	ne
 800503c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800503e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005042:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005046:	81a3      	strheq	r3, [r4, #12]
 8005048:	bf18      	it	ne
 800504a:	81a3      	strhne	r3, [r4, #12]
 800504c:	bd10      	pop	{r4, pc}

0800504e <__sclose>:
 800504e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005052:	f000 b823 	b.w	800509c <_close_r>

08005056 <memmove>:
 8005056:	4288      	cmp	r0, r1
 8005058:	b510      	push	{r4, lr}
 800505a:	eb01 0402 	add.w	r4, r1, r2
 800505e:	d902      	bls.n	8005066 <memmove+0x10>
 8005060:	4284      	cmp	r4, r0
 8005062:	4623      	mov	r3, r4
 8005064:	d807      	bhi.n	8005076 <memmove+0x20>
 8005066:	1e43      	subs	r3, r0, #1
 8005068:	42a1      	cmp	r1, r4
 800506a:	d008      	beq.n	800507e <memmove+0x28>
 800506c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005070:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005074:	e7f8      	b.n	8005068 <memmove+0x12>
 8005076:	4402      	add	r2, r0
 8005078:	4601      	mov	r1, r0
 800507a:	428a      	cmp	r2, r1
 800507c:	d100      	bne.n	8005080 <memmove+0x2a>
 800507e:	bd10      	pop	{r4, pc}
 8005080:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005084:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005088:	e7f7      	b.n	800507a <memmove+0x24>

0800508a <memset>:
 800508a:	4402      	add	r2, r0
 800508c:	4603      	mov	r3, r0
 800508e:	4293      	cmp	r3, r2
 8005090:	d100      	bne.n	8005094 <memset+0xa>
 8005092:	4770      	bx	lr
 8005094:	f803 1b01 	strb.w	r1, [r3], #1
 8005098:	e7f9      	b.n	800508e <memset+0x4>
	...

0800509c <_close_r>:
 800509c:	b538      	push	{r3, r4, r5, lr}
 800509e:	4d06      	ldr	r5, [pc, #24]	@ (80050b8 <_close_r+0x1c>)
 80050a0:	2300      	movs	r3, #0
 80050a2:	4604      	mov	r4, r0
 80050a4:	4608      	mov	r0, r1
 80050a6:	602b      	str	r3, [r5, #0]
 80050a8:	f7fc fbcb 	bl	8001842 <_close>
 80050ac:	1c43      	adds	r3, r0, #1
 80050ae:	d102      	bne.n	80050b6 <_close_r+0x1a>
 80050b0:	682b      	ldr	r3, [r5, #0]
 80050b2:	b103      	cbz	r3, 80050b6 <_close_r+0x1a>
 80050b4:	6023      	str	r3, [r4, #0]
 80050b6:	bd38      	pop	{r3, r4, r5, pc}
 80050b8:	200007a4 	.word	0x200007a4

080050bc <_lseek_r>:
 80050bc:	b538      	push	{r3, r4, r5, lr}
 80050be:	4d07      	ldr	r5, [pc, #28]	@ (80050dc <_lseek_r+0x20>)
 80050c0:	4604      	mov	r4, r0
 80050c2:	4608      	mov	r0, r1
 80050c4:	4611      	mov	r1, r2
 80050c6:	2200      	movs	r2, #0
 80050c8:	602a      	str	r2, [r5, #0]
 80050ca:	461a      	mov	r2, r3
 80050cc:	f7fc fbe0 	bl	8001890 <_lseek>
 80050d0:	1c43      	adds	r3, r0, #1
 80050d2:	d102      	bne.n	80050da <_lseek_r+0x1e>
 80050d4:	682b      	ldr	r3, [r5, #0]
 80050d6:	b103      	cbz	r3, 80050da <_lseek_r+0x1e>
 80050d8:	6023      	str	r3, [r4, #0]
 80050da:	bd38      	pop	{r3, r4, r5, pc}
 80050dc:	200007a4 	.word	0x200007a4

080050e0 <_read_r>:
 80050e0:	b538      	push	{r3, r4, r5, lr}
 80050e2:	4d07      	ldr	r5, [pc, #28]	@ (8005100 <_read_r+0x20>)
 80050e4:	4604      	mov	r4, r0
 80050e6:	4608      	mov	r0, r1
 80050e8:	4611      	mov	r1, r2
 80050ea:	2200      	movs	r2, #0
 80050ec:	602a      	str	r2, [r5, #0]
 80050ee:	461a      	mov	r2, r3
 80050f0:	f7fc fb6e 	bl	80017d0 <_read>
 80050f4:	1c43      	adds	r3, r0, #1
 80050f6:	d102      	bne.n	80050fe <_read_r+0x1e>
 80050f8:	682b      	ldr	r3, [r5, #0]
 80050fa:	b103      	cbz	r3, 80050fe <_read_r+0x1e>
 80050fc:	6023      	str	r3, [r4, #0]
 80050fe:	bd38      	pop	{r3, r4, r5, pc}
 8005100:	200007a4 	.word	0x200007a4

08005104 <_write_r>:
 8005104:	b538      	push	{r3, r4, r5, lr}
 8005106:	4d07      	ldr	r5, [pc, #28]	@ (8005124 <_write_r+0x20>)
 8005108:	4604      	mov	r4, r0
 800510a:	4608      	mov	r0, r1
 800510c:	4611      	mov	r1, r2
 800510e:	2200      	movs	r2, #0
 8005110:	602a      	str	r2, [r5, #0]
 8005112:	461a      	mov	r2, r3
 8005114:	f7fc fb79 	bl	800180a <_write>
 8005118:	1c43      	adds	r3, r0, #1
 800511a:	d102      	bne.n	8005122 <_write_r+0x1e>
 800511c:	682b      	ldr	r3, [r5, #0]
 800511e:	b103      	cbz	r3, 8005122 <_write_r+0x1e>
 8005120:	6023      	str	r3, [r4, #0]
 8005122:	bd38      	pop	{r3, r4, r5, pc}
 8005124:	200007a4 	.word	0x200007a4

08005128 <__errno>:
 8005128:	4b01      	ldr	r3, [pc, #4]	@ (8005130 <__errno+0x8>)
 800512a:	6818      	ldr	r0, [r3, #0]
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop
 8005130:	20000088 	.word	0x20000088

08005134 <__libc_init_array>:
 8005134:	b570      	push	{r4, r5, r6, lr}
 8005136:	4d0d      	ldr	r5, [pc, #52]	@ (800516c <__libc_init_array+0x38>)
 8005138:	4c0d      	ldr	r4, [pc, #52]	@ (8005170 <__libc_init_array+0x3c>)
 800513a:	1b64      	subs	r4, r4, r5
 800513c:	10a4      	asrs	r4, r4, #2
 800513e:	2600      	movs	r6, #0
 8005140:	42a6      	cmp	r6, r4
 8005142:	d109      	bne.n	8005158 <__libc_init_array+0x24>
 8005144:	4d0b      	ldr	r5, [pc, #44]	@ (8005174 <__libc_init_array+0x40>)
 8005146:	4c0c      	ldr	r4, [pc, #48]	@ (8005178 <__libc_init_array+0x44>)
 8005148:	f000 ffd4 	bl	80060f4 <_init>
 800514c:	1b64      	subs	r4, r4, r5
 800514e:	10a4      	asrs	r4, r4, #2
 8005150:	2600      	movs	r6, #0
 8005152:	42a6      	cmp	r6, r4
 8005154:	d105      	bne.n	8005162 <__libc_init_array+0x2e>
 8005156:	bd70      	pop	{r4, r5, r6, pc}
 8005158:	f855 3b04 	ldr.w	r3, [r5], #4
 800515c:	4798      	blx	r3
 800515e:	3601      	adds	r6, #1
 8005160:	e7ee      	b.n	8005140 <__libc_init_array+0xc>
 8005162:	f855 3b04 	ldr.w	r3, [r5], #4
 8005166:	4798      	blx	r3
 8005168:	3601      	adds	r6, #1
 800516a:	e7f2      	b.n	8005152 <__libc_init_array+0x1e>
 800516c:	080080d0 	.word	0x080080d0
 8005170:	080080d0 	.word	0x080080d0
 8005174:	080080d0 	.word	0x080080d0
 8005178:	080080d4 	.word	0x080080d4

0800517c <__retarget_lock_init_recursive>:
 800517c:	4770      	bx	lr

0800517e <__retarget_lock_acquire_recursive>:
 800517e:	4770      	bx	lr

08005180 <__retarget_lock_release_recursive>:
 8005180:	4770      	bx	lr

08005182 <memcpy>:
 8005182:	440a      	add	r2, r1
 8005184:	4291      	cmp	r1, r2
 8005186:	f100 33ff 	add.w	r3, r0, #4294967295
 800518a:	d100      	bne.n	800518e <memcpy+0xc>
 800518c:	4770      	bx	lr
 800518e:	b510      	push	{r4, lr}
 8005190:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005194:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005198:	4291      	cmp	r1, r2
 800519a:	d1f9      	bne.n	8005190 <memcpy+0xe>
 800519c:	bd10      	pop	{r4, pc}
	...

080051a0 <__assert_func>:
 80051a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80051a2:	4614      	mov	r4, r2
 80051a4:	461a      	mov	r2, r3
 80051a6:	4b09      	ldr	r3, [pc, #36]	@ (80051cc <__assert_func+0x2c>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4605      	mov	r5, r0
 80051ac:	68d8      	ldr	r0, [r3, #12]
 80051ae:	b14c      	cbz	r4, 80051c4 <__assert_func+0x24>
 80051b0:	4b07      	ldr	r3, [pc, #28]	@ (80051d0 <__assert_func+0x30>)
 80051b2:	9100      	str	r1, [sp, #0]
 80051b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80051b8:	4906      	ldr	r1, [pc, #24]	@ (80051d4 <__assert_func+0x34>)
 80051ba:	462b      	mov	r3, r5
 80051bc:	f000 fc9e 	bl	8005afc <fiprintf>
 80051c0:	f000 fcbe 	bl	8005b40 <abort>
 80051c4:	4b04      	ldr	r3, [pc, #16]	@ (80051d8 <__assert_func+0x38>)
 80051c6:	461c      	mov	r4, r3
 80051c8:	e7f3      	b.n	80051b2 <__assert_func+0x12>
 80051ca:	bf00      	nop
 80051cc:	20000088 	.word	0x20000088
 80051d0:	08008057 	.word	0x08008057
 80051d4:	08008064 	.word	0x08008064
 80051d8:	08008092 	.word	0x08008092

080051dc <_free_r>:
 80051dc:	b538      	push	{r3, r4, r5, lr}
 80051de:	4605      	mov	r5, r0
 80051e0:	2900      	cmp	r1, #0
 80051e2:	d041      	beq.n	8005268 <_free_r+0x8c>
 80051e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051e8:	1f0c      	subs	r4, r1, #4
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	bfb8      	it	lt
 80051ee:	18e4      	addlt	r4, r4, r3
 80051f0:	f000 f8e8 	bl	80053c4 <__malloc_lock>
 80051f4:	4a1d      	ldr	r2, [pc, #116]	@ (800526c <_free_r+0x90>)
 80051f6:	6813      	ldr	r3, [r2, #0]
 80051f8:	b933      	cbnz	r3, 8005208 <_free_r+0x2c>
 80051fa:	6063      	str	r3, [r4, #4]
 80051fc:	6014      	str	r4, [r2, #0]
 80051fe:	4628      	mov	r0, r5
 8005200:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005204:	f000 b8e4 	b.w	80053d0 <__malloc_unlock>
 8005208:	42a3      	cmp	r3, r4
 800520a:	d908      	bls.n	800521e <_free_r+0x42>
 800520c:	6820      	ldr	r0, [r4, #0]
 800520e:	1821      	adds	r1, r4, r0
 8005210:	428b      	cmp	r3, r1
 8005212:	bf01      	itttt	eq
 8005214:	6819      	ldreq	r1, [r3, #0]
 8005216:	685b      	ldreq	r3, [r3, #4]
 8005218:	1809      	addeq	r1, r1, r0
 800521a:	6021      	streq	r1, [r4, #0]
 800521c:	e7ed      	b.n	80051fa <_free_r+0x1e>
 800521e:	461a      	mov	r2, r3
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	b10b      	cbz	r3, 8005228 <_free_r+0x4c>
 8005224:	42a3      	cmp	r3, r4
 8005226:	d9fa      	bls.n	800521e <_free_r+0x42>
 8005228:	6811      	ldr	r1, [r2, #0]
 800522a:	1850      	adds	r0, r2, r1
 800522c:	42a0      	cmp	r0, r4
 800522e:	d10b      	bne.n	8005248 <_free_r+0x6c>
 8005230:	6820      	ldr	r0, [r4, #0]
 8005232:	4401      	add	r1, r0
 8005234:	1850      	adds	r0, r2, r1
 8005236:	4283      	cmp	r3, r0
 8005238:	6011      	str	r1, [r2, #0]
 800523a:	d1e0      	bne.n	80051fe <_free_r+0x22>
 800523c:	6818      	ldr	r0, [r3, #0]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	6053      	str	r3, [r2, #4]
 8005242:	4408      	add	r0, r1
 8005244:	6010      	str	r0, [r2, #0]
 8005246:	e7da      	b.n	80051fe <_free_r+0x22>
 8005248:	d902      	bls.n	8005250 <_free_r+0x74>
 800524a:	230c      	movs	r3, #12
 800524c:	602b      	str	r3, [r5, #0]
 800524e:	e7d6      	b.n	80051fe <_free_r+0x22>
 8005250:	6820      	ldr	r0, [r4, #0]
 8005252:	1821      	adds	r1, r4, r0
 8005254:	428b      	cmp	r3, r1
 8005256:	bf04      	itt	eq
 8005258:	6819      	ldreq	r1, [r3, #0]
 800525a:	685b      	ldreq	r3, [r3, #4]
 800525c:	6063      	str	r3, [r4, #4]
 800525e:	bf04      	itt	eq
 8005260:	1809      	addeq	r1, r1, r0
 8005262:	6021      	streq	r1, [r4, #0]
 8005264:	6054      	str	r4, [r2, #4]
 8005266:	e7ca      	b.n	80051fe <_free_r+0x22>
 8005268:	bd38      	pop	{r3, r4, r5, pc}
 800526a:	bf00      	nop
 800526c:	200007b0 	.word	0x200007b0

08005270 <malloc>:
 8005270:	4b02      	ldr	r3, [pc, #8]	@ (800527c <malloc+0xc>)
 8005272:	4601      	mov	r1, r0
 8005274:	6818      	ldr	r0, [r3, #0]
 8005276:	f000 b825 	b.w	80052c4 <_malloc_r>
 800527a:	bf00      	nop
 800527c:	20000088 	.word	0x20000088

08005280 <sbrk_aligned>:
 8005280:	b570      	push	{r4, r5, r6, lr}
 8005282:	4e0f      	ldr	r6, [pc, #60]	@ (80052c0 <sbrk_aligned+0x40>)
 8005284:	460c      	mov	r4, r1
 8005286:	6831      	ldr	r1, [r6, #0]
 8005288:	4605      	mov	r5, r0
 800528a:	b911      	cbnz	r1, 8005292 <sbrk_aligned+0x12>
 800528c:	f000 fc48 	bl	8005b20 <_sbrk_r>
 8005290:	6030      	str	r0, [r6, #0]
 8005292:	4621      	mov	r1, r4
 8005294:	4628      	mov	r0, r5
 8005296:	f000 fc43 	bl	8005b20 <_sbrk_r>
 800529a:	1c43      	adds	r3, r0, #1
 800529c:	d103      	bne.n	80052a6 <sbrk_aligned+0x26>
 800529e:	f04f 34ff 	mov.w	r4, #4294967295
 80052a2:	4620      	mov	r0, r4
 80052a4:	bd70      	pop	{r4, r5, r6, pc}
 80052a6:	1cc4      	adds	r4, r0, #3
 80052a8:	f024 0403 	bic.w	r4, r4, #3
 80052ac:	42a0      	cmp	r0, r4
 80052ae:	d0f8      	beq.n	80052a2 <sbrk_aligned+0x22>
 80052b0:	1a21      	subs	r1, r4, r0
 80052b2:	4628      	mov	r0, r5
 80052b4:	f000 fc34 	bl	8005b20 <_sbrk_r>
 80052b8:	3001      	adds	r0, #1
 80052ba:	d1f2      	bne.n	80052a2 <sbrk_aligned+0x22>
 80052bc:	e7ef      	b.n	800529e <sbrk_aligned+0x1e>
 80052be:	bf00      	nop
 80052c0:	200007ac 	.word	0x200007ac

080052c4 <_malloc_r>:
 80052c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052c8:	1ccd      	adds	r5, r1, #3
 80052ca:	f025 0503 	bic.w	r5, r5, #3
 80052ce:	3508      	adds	r5, #8
 80052d0:	2d0c      	cmp	r5, #12
 80052d2:	bf38      	it	cc
 80052d4:	250c      	movcc	r5, #12
 80052d6:	2d00      	cmp	r5, #0
 80052d8:	4606      	mov	r6, r0
 80052da:	db01      	blt.n	80052e0 <_malloc_r+0x1c>
 80052dc:	42a9      	cmp	r1, r5
 80052de:	d904      	bls.n	80052ea <_malloc_r+0x26>
 80052e0:	230c      	movs	r3, #12
 80052e2:	6033      	str	r3, [r6, #0]
 80052e4:	2000      	movs	r0, #0
 80052e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80053c0 <_malloc_r+0xfc>
 80052ee:	f000 f869 	bl	80053c4 <__malloc_lock>
 80052f2:	f8d8 3000 	ldr.w	r3, [r8]
 80052f6:	461c      	mov	r4, r3
 80052f8:	bb44      	cbnz	r4, 800534c <_malloc_r+0x88>
 80052fa:	4629      	mov	r1, r5
 80052fc:	4630      	mov	r0, r6
 80052fe:	f7ff ffbf 	bl	8005280 <sbrk_aligned>
 8005302:	1c43      	adds	r3, r0, #1
 8005304:	4604      	mov	r4, r0
 8005306:	d158      	bne.n	80053ba <_malloc_r+0xf6>
 8005308:	f8d8 4000 	ldr.w	r4, [r8]
 800530c:	4627      	mov	r7, r4
 800530e:	2f00      	cmp	r7, #0
 8005310:	d143      	bne.n	800539a <_malloc_r+0xd6>
 8005312:	2c00      	cmp	r4, #0
 8005314:	d04b      	beq.n	80053ae <_malloc_r+0xea>
 8005316:	6823      	ldr	r3, [r4, #0]
 8005318:	4639      	mov	r1, r7
 800531a:	4630      	mov	r0, r6
 800531c:	eb04 0903 	add.w	r9, r4, r3
 8005320:	f000 fbfe 	bl	8005b20 <_sbrk_r>
 8005324:	4581      	cmp	r9, r0
 8005326:	d142      	bne.n	80053ae <_malloc_r+0xea>
 8005328:	6821      	ldr	r1, [r4, #0]
 800532a:	1a6d      	subs	r5, r5, r1
 800532c:	4629      	mov	r1, r5
 800532e:	4630      	mov	r0, r6
 8005330:	f7ff ffa6 	bl	8005280 <sbrk_aligned>
 8005334:	3001      	adds	r0, #1
 8005336:	d03a      	beq.n	80053ae <_malloc_r+0xea>
 8005338:	6823      	ldr	r3, [r4, #0]
 800533a:	442b      	add	r3, r5
 800533c:	6023      	str	r3, [r4, #0]
 800533e:	f8d8 3000 	ldr.w	r3, [r8]
 8005342:	685a      	ldr	r2, [r3, #4]
 8005344:	bb62      	cbnz	r2, 80053a0 <_malloc_r+0xdc>
 8005346:	f8c8 7000 	str.w	r7, [r8]
 800534a:	e00f      	b.n	800536c <_malloc_r+0xa8>
 800534c:	6822      	ldr	r2, [r4, #0]
 800534e:	1b52      	subs	r2, r2, r5
 8005350:	d420      	bmi.n	8005394 <_malloc_r+0xd0>
 8005352:	2a0b      	cmp	r2, #11
 8005354:	d917      	bls.n	8005386 <_malloc_r+0xc2>
 8005356:	1961      	adds	r1, r4, r5
 8005358:	42a3      	cmp	r3, r4
 800535a:	6025      	str	r5, [r4, #0]
 800535c:	bf18      	it	ne
 800535e:	6059      	strne	r1, [r3, #4]
 8005360:	6863      	ldr	r3, [r4, #4]
 8005362:	bf08      	it	eq
 8005364:	f8c8 1000 	streq.w	r1, [r8]
 8005368:	5162      	str	r2, [r4, r5]
 800536a:	604b      	str	r3, [r1, #4]
 800536c:	4630      	mov	r0, r6
 800536e:	f000 f82f 	bl	80053d0 <__malloc_unlock>
 8005372:	f104 000b 	add.w	r0, r4, #11
 8005376:	1d23      	adds	r3, r4, #4
 8005378:	f020 0007 	bic.w	r0, r0, #7
 800537c:	1ac2      	subs	r2, r0, r3
 800537e:	bf1c      	itt	ne
 8005380:	1a1b      	subne	r3, r3, r0
 8005382:	50a3      	strne	r3, [r4, r2]
 8005384:	e7af      	b.n	80052e6 <_malloc_r+0x22>
 8005386:	6862      	ldr	r2, [r4, #4]
 8005388:	42a3      	cmp	r3, r4
 800538a:	bf0c      	ite	eq
 800538c:	f8c8 2000 	streq.w	r2, [r8]
 8005390:	605a      	strne	r2, [r3, #4]
 8005392:	e7eb      	b.n	800536c <_malloc_r+0xa8>
 8005394:	4623      	mov	r3, r4
 8005396:	6864      	ldr	r4, [r4, #4]
 8005398:	e7ae      	b.n	80052f8 <_malloc_r+0x34>
 800539a:	463c      	mov	r4, r7
 800539c:	687f      	ldr	r7, [r7, #4]
 800539e:	e7b6      	b.n	800530e <_malloc_r+0x4a>
 80053a0:	461a      	mov	r2, r3
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	42a3      	cmp	r3, r4
 80053a6:	d1fb      	bne.n	80053a0 <_malloc_r+0xdc>
 80053a8:	2300      	movs	r3, #0
 80053aa:	6053      	str	r3, [r2, #4]
 80053ac:	e7de      	b.n	800536c <_malloc_r+0xa8>
 80053ae:	230c      	movs	r3, #12
 80053b0:	6033      	str	r3, [r6, #0]
 80053b2:	4630      	mov	r0, r6
 80053b4:	f000 f80c 	bl	80053d0 <__malloc_unlock>
 80053b8:	e794      	b.n	80052e4 <_malloc_r+0x20>
 80053ba:	6005      	str	r5, [r0, #0]
 80053bc:	e7d6      	b.n	800536c <_malloc_r+0xa8>
 80053be:	bf00      	nop
 80053c0:	200007b0 	.word	0x200007b0

080053c4 <__malloc_lock>:
 80053c4:	4801      	ldr	r0, [pc, #4]	@ (80053cc <__malloc_lock+0x8>)
 80053c6:	f7ff beda 	b.w	800517e <__retarget_lock_acquire_recursive>
 80053ca:	bf00      	nop
 80053cc:	200007a8 	.word	0x200007a8

080053d0 <__malloc_unlock>:
 80053d0:	4801      	ldr	r0, [pc, #4]	@ (80053d8 <__malloc_unlock+0x8>)
 80053d2:	f7ff bed5 	b.w	8005180 <__retarget_lock_release_recursive>
 80053d6:	bf00      	nop
 80053d8:	200007a8 	.word	0x200007a8

080053dc <__ssputs_r>:
 80053dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053e0:	688e      	ldr	r6, [r1, #8]
 80053e2:	461f      	mov	r7, r3
 80053e4:	42be      	cmp	r6, r7
 80053e6:	680b      	ldr	r3, [r1, #0]
 80053e8:	4682      	mov	sl, r0
 80053ea:	460c      	mov	r4, r1
 80053ec:	4690      	mov	r8, r2
 80053ee:	d82d      	bhi.n	800544c <__ssputs_r+0x70>
 80053f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80053f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80053f8:	d026      	beq.n	8005448 <__ssputs_r+0x6c>
 80053fa:	6965      	ldr	r5, [r4, #20]
 80053fc:	6909      	ldr	r1, [r1, #16]
 80053fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005402:	eba3 0901 	sub.w	r9, r3, r1
 8005406:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800540a:	1c7b      	adds	r3, r7, #1
 800540c:	444b      	add	r3, r9
 800540e:	106d      	asrs	r5, r5, #1
 8005410:	429d      	cmp	r5, r3
 8005412:	bf38      	it	cc
 8005414:	461d      	movcc	r5, r3
 8005416:	0553      	lsls	r3, r2, #21
 8005418:	d527      	bpl.n	800546a <__ssputs_r+0x8e>
 800541a:	4629      	mov	r1, r5
 800541c:	f7ff ff52 	bl	80052c4 <_malloc_r>
 8005420:	4606      	mov	r6, r0
 8005422:	b360      	cbz	r0, 800547e <__ssputs_r+0xa2>
 8005424:	6921      	ldr	r1, [r4, #16]
 8005426:	464a      	mov	r2, r9
 8005428:	f7ff feab 	bl	8005182 <memcpy>
 800542c:	89a3      	ldrh	r3, [r4, #12]
 800542e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005432:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005436:	81a3      	strh	r3, [r4, #12]
 8005438:	6126      	str	r6, [r4, #16]
 800543a:	6165      	str	r5, [r4, #20]
 800543c:	444e      	add	r6, r9
 800543e:	eba5 0509 	sub.w	r5, r5, r9
 8005442:	6026      	str	r6, [r4, #0]
 8005444:	60a5      	str	r5, [r4, #8]
 8005446:	463e      	mov	r6, r7
 8005448:	42be      	cmp	r6, r7
 800544a:	d900      	bls.n	800544e <__ssputs_r+0x72>
 800544c:	463e      	mov	r6, r7
 800544e:	6820      	ldr	r0, [r4, #0]
 8005450:	4632      	mov	r2, r6
 8005452:	4641      	mov	r1, r8
 8005454:	f7ff fdff 	bl	8005056 <memmove>
 8005458:	68a3      	ldr	r3, [r4, #8]
 800545a:	1b9b      	subs	r3, r3, r6
 800545c:	60a3      	str	r3, [r4, #8]
 800545e:	6823      	ldr	r3, [r4, #0]
 8005460:	4433      	add	r3, r6
 8005462:	6023      	str	r3, [r4, #0]
 8005464:	2000      	movs	r0, #0
 8005466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800546a:	462a      	mov	r2, r5
 800546c:	f000 fb6f 	bl	8005b4e <_realloc_r>
 8005470:	4606      	mov	r6, r0
 8005472:	2800      	cmp	r0, #0
 8005474:	d1e0      	bne.n	8005438 <__ssputs_r+0x5c>
 8005476:	6921      	ldr	r1, [r4, #16]
 8005478:	4650      	mov	r0, sl
 800547a:	f7ff feaf 	bl	80051dc <_free_r>
 800547e:	230c      	movs	r3, #12
 8005480:	f8ca 3000 	str.w	r3, [sl]
 8005484:	89a3      	ldrh	r3, [r4, #12]
 8005486:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800548a:	81a3      	strh	r3, [r4, #12]
 800548c:	f04f 30ff 	mov.w	r0, #4294967295
 8005490:	e7e9      	b.n	8005466 <__ssputs_r+0x8a>
	...

08005494 <_svfiprintf_r>:
 8005494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005498:	4698      	mov	r8, r3
 800549a:	898b      	ldrh	r3, [r1, #12]
 800549c:	061b      	lsls	r3, r3, #24
 800549e:	b09d      	sub	sp, #116	@ 0x74
 80054a0:	4607      	mov	r7, r0
 80054a2:	460d      	mov	r5, r1
 80054a4:	4614      	mov	r4, r2
 80054a6:	d510      	bpl.n	80054ca <_svfiprintf_r+0x36>
 80054a8:	690b      	ldr	r3, [r1, #16]
 80054aa:	b973      	cbnz	r3, 80054ca <_svfiprintf_r+0x36>
 80054ac:	2140      	movs	r1, #64	@ 0x40
 80054ae:	f7ff ff09 	bl	80052c4 <_malloc_r>
 80054b2:	6028      	str	r0, [r5, #0]
 80054b4:	6128      	str	r0, [r5, #16]
 80054b6:	b930      	cbnz	r0, 80054c6 <_svfiprintf_r+0x32>
 80054b8:	230c      	movs	r3, #12
 80054ba:	603b      	str	r3, [r7, #0]
 80054bc:	f04f 30ff 	mov.w	r0, #4294967295
 80054c0:	b01d      	add	sp, #116	@ 0x74
 80054c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054c6:	2340      	movs	r3, #64	@ 0x40
 80054c8:	616b      	str	r3, [r5, #20]
 80054ca:	2300      	movs	r3, #0
 80054cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80054ce:	2320      	movs	r3, #32
 80054d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80054d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80054d8:	2330      	movs	r3, #48	@ 0x30
 80054da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005678 <_svfiprintf_r+0x1e4>
 80054de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80054e2:	f04f 0901 	mov.w	r9, #1
 80054e6:	4623      	mov	r3, r4
 80054e8:	469a      	mov	sl, r3
 80054ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054ee:	b10a      	cbz	r2, 80054f4 <_svfiprintf_r+0x60>
 80054f0:	2a25      	cmp	r2, #37	@ 0x25
 80054f2:	d1f9      	bne.n	80054e8 <_svfiprintf_r+0x54>
 80054f4:	ebba 0b04 	subs.w	fp, sl, r4
 80054f8:	d00b      	beq.n	8005512 <_svfiprintf_r+0x7e>
 80054fa:	465b      	mov	r3, fp
 80054fc:	4622      	mov	r2, r4
 80054fe:	4629      	mov	r1, r5
 8005500:	4638      	mov	r0, r7
 8005502:	f7ff ff6b 	bl	80053dc <__ssputs_r>
 8005506:	3001      	adds	r0, #1
 8005508:	f000 80a7 	beq.w	800565a <_svfiprintf_r+0x1c6>
 800550c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800550e:	445a      	add	r2, fp
 8005510:	9209      	str	r2, [sp, #36]	@ 0x24
 8005512:	f89a 3000 	ldrb.w	r3, [sl]
 8005516:	2b00      	cmp	r3, #0
 8005518:	f000 809f 	beq.w	800565a <_svfiprintf_r+0x1c6>
 800551c:	2300      	movs	r3, #0
 800551e:	f04f 32ff 	mov.w	r2, #4294967295
 8005522:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005526:	f10a 0a01 	add.w	sl, sl, #1
 800552a:	9304      	str	r3, [sp, #16]
 800552c:	9307      	str	r3, [sp, #28]
 800552e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005532:	931a      	str	r3, [sp, #104]	@ 0x68
 8005534:	4654      	mov	r4, sl
 8005536:	2205      	movs	r2, #5
 8005538:	f814 1b01 	ldrb.w	r1, [r4], #1
 800553c:	484e      	ldr	r0, [pc, #312]	@ (8005678 <_svfiprintf_r+0x1e4>)
 800553e:	f7fa fe47 	bl	80001d0 <memchr>
 8005542:	9a04      	ldr	r2, [sp, #16]
 8005544:	b9d8      	cbnz	r0, 800557e <_svfiprintf_r+0xea>
 8005546:	06d0      	lsls	r0, r2, #27
 8005548:	bf44      	itt	mi
 800554a:	2320      	movmi	r3, #32
 800554c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005550:	0711      	lsls	r1, r2, #28
 8005552:	bf44      	itt	mi
 8005554:	232b      	movmi	r3, #43	@ 0x2b
 8005556:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800555a:	f89a 3000 	ldrb.w	r3, [sl]
 800555e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005560:	d015      	beq.n	800558e <_svfiprintf_r+0xfa>
 8005562:	9a07      	ldr	r2, [sp, #28]
 8005564:	4654      	mov	r4, sl
 8005566:	2000      	movs	r0, #0
 8005568:	f04f 0c0a 	mov.w	ip, #10
 800556c:	4621      	mov	r1, r4
 800556e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005572:	3b30      	subs	r3, #48	@ 0x30
 8005574:	2b09      	cmp	r3, #9
 8005576:	d94b      	bls.n	8005610 <_svfiprintf_r+0x17c>
 8005578:	b1b0      	cbz	r0, 80055a8 <_svfiprintf_r+0x114>
 800557a:	9207      	str	r2, [sp, #28]
 800557c:	e014      	b.n	80055a8 <_svfiprintf_r+0x114>
 800557e:	eba0 0308 	sub.w	r3, r0, r8
 8005582:	fa09 f303 	lsl.w	r3, r9, r3
 8005586:	4313      	orrs	r3, r2
 8005588:	9304      	str	r3, [sp, #16]
 800558a:	46a2      	mov	sl, r4
 800558c:	e7d2      	b.n	8005534 <_svfiprintf_r+0xa0>
 800558e:	9b03      	ldr	r3, [sp, #12]
 8005590:	1d19      	adds	r1, r3, #4
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	9103      	str	r1, [sp, #12]
 8005596:	2b00      	cmp	r3, #0
 8005598:	bfbb      	ittet	lt
 800559a:	425b      	neglt	r3, r3
 800559c:	f042 0202 	orrlt.w	r2, r2, #2
 80055a0:	9307      	strge	r3, [sp, #28]
 80055a2:	9307      	strlt	r3, [sp, #28]
 80055a4:	bfb8      	it	lt
 80055a6:	9204      	strlt	r2, [sp, #16]
 80055a8:	7823      	ldrb	r3, [r4, #0]
 80055aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80055ac:	d10a      	bne.n	80055c4 <_svfiprintf_r+0x130>
 80055ae:	7863      	ldrb	r3, [r4, #1]
 80055b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80055b2:	d132      	bne.n	800561a <_svfiprintf_r+0x186>
 80055b4:	9b03      	ldr	r3, [sp, #12]
 80055b6:	1d1a      	adds	r2, r3, #4
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	9203      	str	r2, [sp, #12]
 80055bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80055c0:	3402      	adds	r4, #2
 80055c2:	9305      	str	r3, [sp, #20]
 80055c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005688 <_svfiprintf_r+0x1f4>
 80055c8:	7821      	ldrb	r1, [r4, #0]
 80055ca:	2203      	movs	r2, #3
 80055cc:	4650      	mov	r0, sl
 80055ce:	f7fa fdff 	bl	80001d0 <memchr>
 80055d2:	b138      	cbz	r0, 80055e4 <_svfiprintf_r+0x150>
 80055d4:	9b04      	ldr	r3, [sp, #16]
 80055d6:	eba0 000a 	sub.w	r0, r0, sl
 80055da:	2240      	movs	r2, #64	@ 0x40
 80055dc:	4082      	lsls	r2, r0
 80055de:	4313      	orrs	r3, r2
 80055e0:	3401      	adds	r4, #1
 80055e2:	9304      	str	r3, [sp, #16]
 80055e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055e8:	4824      	ldr	r0, [pc, #144]	@ (800567c <_svfiprintf_r+0x1e8>)
 80055ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80055ee:	2206      	movs	r2, #6
 80055f0:	f7fa fdee 	bl	80001d0 <memchr>
 80055f4:	2800      	cmp	r0, #0
 80055f6:	d036      	beq.n	8005666 <_svfiprintf_r+0x1d2>
 80055f8:	4b21      	ldr	r3, [pc, #132]	@ (8005680 <_svfiprintf_r+0x1ec>)
 80055fa:	bb1b      	cbnz	r3, 8005644 <_svfiprintf_r+0x1b0>
 80055fc:	9b03      	ldr	r3, [sp, #12]
 80055fe:	3307      	adds	r3, #7
 8005600:	f023 0307 	bic.w	r3, r3, #7
 8005604:	3308      	adds	r3, #8
 8005606:	9303      	str	r3, [sp, #12]
 8005608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800560a:	4433      	add	r3, r6
 800560c:	9309      	str	r3, [sp, #36]	@ 0x24
 800560e:	e76a      	b.n	80054e6 <_svfiprintf_r+0x52>
 8005610:	fb0c 3202 	mla	r2, ip, r2, r3
 8005614:	460c      	mov	r4, r1
 8005616:	2001      	movs	r0, #1
 8005618:	e7a8      	b.n	800556c <_svfiprintf_r+0xd8>
 800561a:	2300      	movs	r3, #0
 800561c:	3401      	adds	r4, #1
 800561e:	9305      	str	r3, [sp, #20]
 8005620:	4619      	mov	r1, r3
 8005622:	f04f 0c0a 	mov.w	ip, #10
 8005626:	4620      	mov	r0, r4
 8005628:	f810 2b01 	ldrb.w	r2, [r0], #1
 800562c:	3a30      	subs	r2, #48	@ 0x30
 800562e:	2a09      	cmp	r2, #9
 8005630:	d903      	bls.n	800563a <_svfiprintf_r+0x1a6>
 8005632:	2b00      	cmp	r3, #0
 8005634:	d0c6      	beq.n	80055c4 <_svfiprintf_r+0x130>
 8005636:	9105      	str	r1, [sp, #20]
 8005638:	e7c4      	b.n	80055c4 <_svfiprintf_r+0x130>
 800563a:	fb0c 2101 	mla	r1, ip, r1, r2
 800563e:	4604      	mov	r4, r0
 8005640:	2301      	movs	r3, #1
 8005642:	e7f0      	b.n	8005626 <_svfiprintf_r+0x192>
 8005644:	ab03      	add	r3, sp, #12
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	462a      	mov	r2, r5
 800564a:	4b0e      	ldr	r3, [pc, #56]	@ (8005684 <_svfiprintf_r+0x1f0>)
 800564c:	a904      	add	r1, sp, #16
 800564e:	4638      	mov	r0, r7
 8005650:	f3af 8000 	nop.w
 8005654:	1c42      	adds	r2, r0, #1
 8005656:	4606      	mov	r6, r0
 8005658:	d1d6      	bne.n	8005608 <_svfiprintf_r+0x174>
 800565a:	89ab      	ldrh	r3, [r5, #12]
 800565c:	065b      	lsls	r3, r3, #25
 800565e:	f53f af2d 	bmi.w	80054bc <_svfiprintf_r+0x28>
 8005662:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005664:	e72c      	b.n	80054c0 <_svfiprintf_r+0x2c>
 8005666:	ab03      	add	r3, sp, #12
 8005668:	9300      	str	r3, [sp, #0]
 800566a:	462a      	mov	r2, r5
 800566c:	4b05      	ldr	r3, [pc, #20]	@ (8005684 <_svfiprintf_r+0x1f0>)
 800566e:	a904      	add	r1, sp, #16
 8005670:	4638      	mov	r0, r7
 8005672:	f000 f879 	bl	8005768 <_printf_i>
 8005676:	e7ed      	b.n	8005654 <_svfiprintf_r+0x1c0>
 8005678:	08008093 	.word	0x08008093
 800567c:	0800809d 	.word	0x0800809d
 8005680:	00000000 	.word	0x00000000
 8005684:	080053dd 	.word	0x080053dd
 8005688:	08008099 	.word	0x08008099

0800568c <_printf_common>:
 800568c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005690:	4616      	mov	r6, r2
 8005692:	4698      	mov	r8, r3
 8005694:	688a      	ldr	r2, [r1, #8]
 8005696:	690b      	ldr	r3, [r1, #16]
 8005698:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800569c:	4293      	cmp	r3, r2
 800569e:	bfb8      	it	lt
 80056a0:	4613      	movlt	r3, r2
 80056a2:	6033      	str	r3, [r6, #0]
 80056a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80056a8:	4607      	mov	r7, r0
 80056aa:	460c      	mov	r4, r1
 80056ac:	b10a      	cbz	r2, 80056b2 <_printf_common+0x26>
 80056ae:	3301      	adds	r3, #1
 80056b0:	6033      	str	r3, [r6, #0]
 80056b2:	6823      	ldr	r3, [r4, #0]
 80056b4:	0699      	lsls	r1, r3, #26
 80056b6:	bf42      	ittt	mi
 80056b8:	6833      	ldrmi	r3, [r6, #0]
 80056ba:	3302      	addmi	r3, #2
 80056bc:	6033      	strmi	r3, [r6, #0]
 80056be:	6825      	ldr	r5, [r4, #0]
 80056c0:	f015 0506 	ands.w	r5, r5, #6
 80056c4:	d106      	bne.n	80056d4 <_printf_common+0x48>
 80056c6:	f104 0a19 	add.w	sl, r4, #25
 80056ca:	68e3      	ldr	r3, [r4, #12]
 80056cc:	6832      	ldr	r2, [r6, #0]
 80056ce:	1a9b      	subs	r3, r3, r2
 80056d0:	42ab      	cmp	r3, r5
 80056d2:	dc26      	bgt.n	8005722 <_printf_common+0x96>
 80056d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80056d8:	6822      	ldr	r2, [r4, #0]
 80056da:	3b00      	subs	r3, #0
 80056dc:	bf18      	it	ne
 80056de:	2301      	movne	r3, #1
 80056e0:	0692      	lsls	r2, r2, #26
 80056e2:	d42b      	bmi.n	800573c <_printf_common+0xb0>
 80056e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80056e8:	4641      	mov	r1, r8
 80056ea:	4638      	mov	r0, r7
 80056ec:	47c8      	blx	r9
 80056ee:	3001      	adds	r0, #1
 80056f0:	d01e      	beq.n	8005730 <_printf_common+0xa4>
 80056f2:	6823      	ldr	r3, [r4, #0]
 80056f4:	6922      	ldr	r2, [r4, #16]
 80056f6:	f003 0306 	and.w	r3, r3, #6
 80056fa:	2b04      	cmp	r3, #4
 80056fc:	bf02      	ittt	eq
 80056fe:	68e5      	ldreq	r5, [r4, #12]
 8005700:	6833      	ldreq	r3, [r6, #0]
 8005702:	1aed      	subeq	r5, r5, r3
 8005704:	68a3      	ldr	r3, [r4, #8]
 8005706:	bf0c      	ite	eq
 8005708:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800570c:	2500      	movne	r5, #0
 800570e:	4293      	cmp	r3, r2
 8005710:	bfc4      	itt	gt
 8005712:	1a9b      	subgt	r3, r3, r2
 8005714:	18ed      	addgt	r5, r5, r3
 8005716:	2600      	movs	r6, #0
 8005718:	341a      	adds	r4, #26
 800571a:	42b5      	cmp	r5, r6
 800571c:	d11a      	bne.n	8005754 <_printf_common+0xc8>
 800571e:	2000      	movs	r0, #0
 8005720:	e008      	b.n	8005734 <_printf_common+0xa8>
 8005722:	2301      	movs	r3, #1
 8005724:	4652      	mov	r2, sl
 8005726:	4641      	mov	r1, r8
 8005728:	4638      	mov	r0, r7
 800572a:	47c8      	blx	r9
 800572c:	3001      	adds	r0, #1
 800572e:	d103      	bne.n	8005738 <_printf_common+0xac>
 8005730:	f04f 30ff 	mov.w	r0, #4294967295
 8005734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005738:	3501      	adds	r5, #1
 800573a:	e7c6      	b.n	80056ca <_printf_common+0x3e>
 800573c:	18e1      	adds	r1, r4, r3
 800573e:	1c5a      	adds	r2, r3, #1
 8005740:	2030      	movs	r0, #48	@ 0x30
 8005742:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005746:	4422      	add	r2, r4
 8005748:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800574c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005750:	3302      	adds	r3, #2
 8005752:	e7c7      	b.n	80056e4 <_printf_common+0x58>
 8005754:	2301      	movs	r3, #1
 8005756:	4622      	mov	r2, r4
 8005758:	4641      	mov	r1, r8
 800575a:	4638      	mov	r0, r7
 800575c:	47c8      	blx	r9
 800575e:	3001      	adds	r0, #1
 8005760:	d0e6      	beq.n	8005730 <_printf_common+0xa4>
 8005762:	3601      	adds	r6, #1
 8005764:	e7d9      	b.n	800571a <_printf_common+0x8e>
	...

08005768 <_printf_i>:
 8005768:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800576c:	7e0f      	ldrb	r7, [r1, #24]
 800576e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005770:	2f78      	cmp	r7, #120	@ 0x78
 8005772:	4691      	mov	r9, r2
 8005774:	4680      	mov	r8, r0
 8005776:	460c      	mov	r4, r1
 8005778:	469a      	mov	sl, r3
 800577a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800577e:	d807      	bhi.n	8005790 <_printf_i+0x28>
 8005780:	2f62      	cmp	r7, #98	@ 0x62
 8005782:	d80a      	bhi.n	800579a <_printf_i+0x32>
 8005784:	2f00      	cmp	r7, #0
 8005786:	f000 80d1 	beq.w	800592c <_printf_i+0x1c4>
 800578a:	2f58      	cmp	r7, #88	@ 0x58
 800578c:	f000 80b8 	beq.w	8005900 <_printf_i+0x198>
 8005790:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005794:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005798:	e03a      	b.n	8005810 <_printf_i+0xa8>
 800579a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800579e:	2b15      	cmp	r3, #21
 80057a0:	d8f6      	bhi.n	8005790 <_printf_i+0x28>
 80057a2:	a101      	add	r1, pc, #4	@ (adr r1, 80057a8 <_printf_i+0x40>)
 80057a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057a8:	08005801 	.word	0x08005801
 80057ac:	08005815 	.word	0x08005815
 80057b0:	08005791 	.word	0x08005791
 80057b4:	08005791 	.word	0x08005791
 80057b8:	08005791 	.word	0x08005791
 80057bc:	08005791 	.word	0x08005791
 80057c0:	08005815 	.word	0x08005815
 80057c4:	08005791 	.word	0x08005791
 80057c8:	08005791 	.word	0x08005791
 80057cc:	08005791 	.word	0x08005791
 80057d0:	08005791 	.word	0x08005791
 80057d4:	08005913 	.word	0x08005913
 80057d8:	0800583f 	.word	0x0800583f
 80057dc:	080058cd 	.word	0x080058cd
 80057e0:	08005791 	.word	0x08005791
 80057e4:	08005791 	.word	0x08005791
 80057e8:	08005935 	.word	0x08005935
 80057ec:	08005791 	.word	0x08005791
 80057f0:	0800583f 	.word	0x0800583f
 80057f4:	08005791 	.word	0x08005791
 80057f8:	08005791 	.word	0x08005791
 80057fc:	080058d5 	.word	0x080058d5
 8005800:	6833      	ldr	r3, [r6, #0]
 8005802:	1d1a      	adds	r2, r3, #4
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	6032      	str	r2, [r6, #0]
 8005808:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800580c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005810:	2301      	movs	r3, #1
 8005812:	e09c      	b.n	800594e <_printf_i+0x1e6>
 8005814:	6833      	ldr	r3, [r6, #0]
 8005816:	6820      	ldr	r0, [r4, #0]
 8005818:	1d19      	adds	r1, r3, #4
 800581a:	6031      	str	r1, [r6, #0]
 800581c:	0606      	lsls	r6, r0, #24
 800581e:	d501      	bpl.n	8005824 <_printf_i+0xbc>
 8005820:	681d      	ldr	r5, [r3, #0]
 8005822:	e003      	b.n	800582c <_printf_i+0xc4>
 8005824:	0645      	lsls	r5, r0, #25
 8005826:	d5fb      	bpl.n	8005820 <_printf_i+0xb8>
 8005828:	f9b3 5000 	ldrsh.w	r5, [r3]
 800582c:	2d00      	cmp	r5, #0
 800582e:	da03      	bge.n	8005838 <_printf_i+0xd0>
 8005830:	232d      	movs	r3, #45	@ 0x2d
 8005832:	426d      	negs	r5, r5
 8005834:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005838:	4858      	ldr	r0, [pc, #352]	@ (800599c <_printf_i+0x234>)
 800583a:	230a      	movs	r3, #10
 800583c:	e011      	b.n	8005862 <_printf_i+0xfa>
 800583e:	6821      	ldr	r1, [r4, #0]
 8005840:	6833      	ldr	r3, [r6, #0]
 8005842:	0608      	lsls	r0, r1, #24
 8005844:	f853 5b04 	ldr.w	r5, [r3], #4
 8005848:	d402      	bmi.n	8005850 <_printf_i+0xe8>
 800584a:	0649      	lsls	r1, r1, #25
 800584c:	bf48      	it	mi
 800584e:	b2ad      	uxthmi	r5, r5
 8005850:	2f6f      	cmp	r7, #111	@ 0x6f
 8005852:	4852      	ldr	r0, [pc, #328]	@ (800599c <_printf_i+0x234>)
 8005854:	6033      	str	r3, [r6, #0]
 8005856:	bf14      	ite	ne
 8005858:	230a      	movne	r3, #10
 800585a:	2308      	moveq	r3, #8
 800585c:	2100      	movs	r1, #0
 800585e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005862:	6866      	ldr	r6, [r4, #4]
 8005864:	60a6      	str	r6, [r4, #8]
 8005866:	2e00      	cmp	r6, #0
 8005868:	db05      	blt.n	8005876 <_printf_i+0x10e>
 800586a:	6821      	ldr	r1, [r4, #0]
 800586c:	432e      	orrs	r6, r5
 800586e:	f021 0104 	bic.w	r1, r1, #4
 8005872:	6021      	str	r1, [r4, #0]
 8005874:	d04b      	beq.n	800590e <_printf_i+0x1a6>
 8005876:	4616      	mov	r6, r2
 8005878:	fbb5 f1f3 	udiv	r1, r5, r3
 800587c:	fb03 5711 	mls	r7, r3, r1, r5
 8005880:	5dc7      	ldrb	r7, [r0, r7]
 8005882:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005886:	462f      	mov	r7, r5
 8005888:	42bb      	cmp	r3, r7
 800588a:	460d      	mov	r5, r1
 800588c:	d9f4      	bls.n	8005878 <_printf_i+0x110>
 800588e:	2b08      	cmp	r3, #8
 8005890:	d10b      	bne.n	80058aa <_printf_i+0x142>
 8005892:	6823      	ldr	r3, [r4, #0]
 8005894:	07df      	lsls	r7, r3, #31
 8005896:	d508      	bpl.n	80058aa <_printf_i+0x142>
 8005898:	6923      	ldr	r3, [r4, #16]
 800589a:	6861      	ldr	r1, [r4, #4]
 800589c:	4299      	cmp	r1, r3
 800589e:	bfde      	ittt	le
 80058a0:	2330      	movle	r3, #48	@ 0x30
 80058a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80058a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80058aa:	1b92      	subs	r2, r2, r6
 80058ac:	6122      	str	r2, [r4, #16]
 80058ae:	f8cd a000 	str.w	sl, [sp]
 80058b2:	464b      	mov	r3, r9
 80058b4:	aa03      	add	r2, sp, #12
 80058b6:	4621      	mov	r1, r4
 80058b8:	4640      	mov	r0, r8
 80058ba:	f7ff fee7 	bl	800568c <_printf_common>
 80058be:	3001      	adds	r0, #1
 80058c0:	d14a      	bne.n	8005958 <_printf_i+0x1f0>
 80058c2:	f04f 30ff 	mov.w	r0, #4294967295
 80058c6:	b004      	add	sp, #16
 80058c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058cc:	6823      	ldr	r3, [r4, #0]
 80058ce:	f043 0320 	orr.w	r3, r3, #32
 80058d2:	6023      	str	r3, [r4, #0]
 80058d4:	4832      	ldr	r0, [pc, #200]	@ (80059a0 <_printf_i+0x238>)
 80058d6:	2778      	movs	r7, #120	@ 0x78
 80058d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80058dc:	6823      	ldr	r3, [r4, #0]
 80058de:	6831      	ldr	r1, [r6, #0]
 80058e0:	061f      	lsls	r7, r3, #24
 80058e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80058e6:	d402      	bmi.n	80058ee <_printf_i+0x186>
 80058e8:	065f      	lsls	r7, r3, #25
 80058ea:	bf48      	it	mi
 80058ec:	b2ad      	uxthmi	r5, r5
 80058ee:	6031      	str	r1, [r6, #0]
 80058f0:	07d9      	lsls	r1, r3, #31
 80058f2:	bf44      	itt	mi
 80058f4:	f043 0320 	orrmi.w	r3, r3, #32
 80058f8:	6023      	strmi	r3, [r4, #0]
 80058fa:	b11d      	cbz	r5, 8005904 <_printf_i+0x19c>
 80058fc:	2310      	movs	r3, #16
 80058fe:	e7ad      	b.n	800585c <_printf_i+0xf4>
 8005900:	4826      	ldr	r0, [pc, #152]	@ (800599c <_printf_i+0x234>)
 8005902:	e7e9      	b.n	80058d8 <_printf_i+0x170>
 8005904:	6823      	ldr	r3, [r4, #0]
 8005906:	f023 0320 	bic.w	r3, r3, #32
 800590a:	6023      	str	r3, [r4, #0]
 800590c:	e7f6      	b.n	80058fc <_printf_i+0x194>
 800590e:	4616      	mov	r6, r2
 8005910:	e7bd      	b.n	800588e <_printf_i+0x126>
 8005912:	6833      	ldr	r3, [r6, #0]
 8005914:	6825      	ldr	r5, [r4, #0]
 8005916:	6961      	ldr	r1, [r4, #20]
 8005918:	1d18      	adds	r0, r3, #4
 800591a:	6030      	str	r0, [r6, #0]
 800591c:	062e      	lsls	r6, r5, #24
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	d501      	bpl.n	8005926 <_printf_i+0x1be>
 8005922:	6019      	str	r1, [r3, #0]
 8005924:	e002      	b.n	800592c <_printf_i+0x1c4>
 8005926:	0668      	lsls	r0, r5, #25
 8005928:	d5fb      	bpl.n	8005922 <_printf_i+0x1ba>
 800592a:	8019      	strh	r1, [r3, #0]
 800592c:	2300      	movs	r3, #0
 800592e:	6123      	str	r3, [r4, #16]
 8005930:	4616      	mov	r6, r2
 8005932:	e7bc      	b.n	80058ae <_printf_i+0x146>
 8005934:	6833      	ldr	r3, [r6, #0]
 8005936:	1d1a      	adds	r2, r3, #4
 8005938:	6032      	str	r2, [r6, #0]
 800593a:	681e      	ldr	r6, [r3, #0]
 800593c:	6862      	ldr	r2, [r4, #4]
 800593e:	2100      	movs	r1, #0
 8005940:	4630      	mov	r0, r6
 8005942:	f7fa fc45 	bl	80001d0 <memchr>
 8005946:	b108      	cbz	r0, 800594c <_printf_i+0x1e4>
 8005948:	1b80      	subs	r0, r0, r6
 800594a:	6060      	str	r0, [r4, #4]
 800594c:	6863      	ldr	r3, [r4, #4]
 800594e:	6123      	str	r3, [r4, #16]
 8005950:	2300      	movs	r3, #0
 8005952:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005956:	e7aa      	b.n	80058ae <_printf_i+0x146>
 8005958:	6923      	ldr	r3, [r4, #16]
 800595a:	4632      	mov	r2, r6
 800595c:	4649      	mov	r1, r9
 800595e:	4640      	mov	r0, r8
 8005960:	47d0      	blx	sl
 8005962:	3001      	adds	r0, #1
 8005964:	d0ad      	beq.n	80058c2 <_printf_i+0x15a>
 8005966:	6823      	ldr	r3, [r4, #0]
 8005968:	079b      	lsls	r3, r3, #30
 800596a:	d413      	bmi.n	8005994 <_printf_i+0x22c>
 800596c:	68e0      	ldr	r0, [r4, #12]
 800596e:	9b03      	ldr	r3, [sp, #12]
 8005970:	4298      	cmp	r0, r3
 8005972:	bfb8      	it	lt
 8005974:	4618      	movlt	r0, r3
 8005976:	e7a6      	b.n	80058c6 <_printf_i+0x15e>
 8005978:	2301      	movs	r3, #1
 800597a:	4632      	mov	r2, r6
 800597c:	4649      	mov	r1, r9
 800597e:	4640      	mov	r0, r8
 8005980:	47d0      	blx	sl
 8005982:	3001      	adds	r0, #1
 8005984:	d09d      	beq.n	80058c2 <_printf_i+0x15a>
 8005986:	3501      	adds	r5, #1
 8005988:	68e3      	ldr	r3, [r4, #12]
 800598a:	9903      	ldr	r1, [sp, #12]
 800598c:	1a5b      	subs	r3, r3, r1
 800598e:	42ab      	cmp	r3, r5
 8005990:	dcf2      	bgt.n	8005978 <_printf_i+0x210>
 8005992:	e7eb      	b.n	800596c <_printf_i+0x204>
 8005994:	2500      	movs	r5, #0
 8005996:	f104 0619 	add.w	r6, r4, #25
 800599a:	e7f5      	b.n	8005988 <_printf_i+0x220>
 800599c:	080080a4 	.word	0x080080a4
 80059a0:	080080b5 	.word	0x080080b5

080059a4 <__sflush_r>:
 80059a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80059a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059ac:	0716      	lsls	r6, r2, #28
 80059ae:	4605      	mov	r5, r0
 80059b0:	460c      	mov	r4, r1
 80059b2:	d454      	bmi.n	8005a5e <__sflush_r+0xba>
 80059b4:	684b      	ldr	r3, [r1, #4]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	dc02      	bgt.n	80059c0 <__sflush_r+0x1c>
 80059ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80059bc:	2b00      	cmp	r3, #0
 80059be:	dd48      	ble.n	8005a52 <__sflush_r+0xae>
 80059c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80059c2:	2e00      	cmp	r6, #0
 80059c4:	d045      	beq.n	8005a52 <__sflush_r+0xae>
 80059c6:	2300      	movs	r3, #0
 80059c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80059cc:	682f      	ldr	r7, [r5, #0]
 80059ce:	6a21      	ldr	r1, [r4, #32]
 80059d0:	602b      	str	r3, [r5, #0]
 80059d2:	d030      	beq.n	8005a36 <__sflush_r+0x92>
 80059d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80059d6:	89a3      	ldrh	r3, [r4, #12]
 80059d8:	0759      	lsls	r1, r3, #29
 80059da:	d505      	bpl.n	80059e8 <__sflush_r+0x44>
 80059dc:	6863      	ldr	r3, [r4, #4]
 80059de:	1ad2      	subs	r2, r2, r3
 80059e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80059e2:	b10b      	cbz	r3, 80059e8 <__sflush_r+0x44>
 80059e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80059e6:	1ad2      	subs	r2, r2, r3
 80059e8:	2300      	movs	r3, #0
 80059ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80059ec:	6a21      	ldr	r1, [r4, #32]
 80059ee:	4628      	mov	r0, r5
 80059f0:	47b0      	blx	r6
 80059f2:	1c43      	adds	r3, r0, #1
 80059f4:	89a3      	ldrh	r3, [r4, #12]
 80059f6:	d106      	bne.n	8005a06 <__sflush_r+0x62>
 80059f8:	6829      	ldr	r1, [r5, #0]
 80059fa:	291d      	cmp	r1, #29
 80059fc:	d82b      	bhi.n	8005a56 <__sflush_r+0xb2>
 80059fe:	4a2a      	ldr	r2, [pc, #168]	@ (8005aa8 <__sflush_r+0x104>)
 8005a00:	40ca      	lsrs	r2, r1
 8005a02:	07d6      	lsls	r6, r2, #31
 8005a04:	d527      	bpl.n	8005a56 <__sflush_r+0xb2>
 8005a06:	2200      	movs	r2, #0
 8005a08:	6062      	str	r2, [r4, #4]
 8005a0a:	04d9      	lsls	r1, r3, #19
 8005a0c:	6922      	ldr	r2, [r4, #16]
 8005a0e:	6022      	str	r2, [r4, #0]
 8005a10:	d504      	bpl.n	8005a1c <__sflush_r+0x78>
 8005a12:	1c42      	adds	r2, r0, #1
 8005a14:	d101      	bne.n	8005a1a <__sflush_r+0x76>
 8005a16:	682b      	ldr	r3, [r5, #0]
 8005a18:	b903      	cbnz	r3, 8005a1c <__sflush_r+0x78>
 8005a1a:	6560      	str	r0, [r4, #84]	@ 0x54
 8005a1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005a1e:	602f      	str	r7, [r5, #0]
 8005a20:	b1b9      	cbz	r1, 8005a52 <__sflush_r+0xae>
 8005a22:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005a26:	4299      	cmp	r1, r3
 8005a28:	d002      	beq.n	8005a30 <__sflush_r+0x8c>
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	f7ff fbd6 	bl	80051dc <_free_r>
 8005a30:	2300      	movs	r3, #0
 8005a32:	6363      	str	r3, [r4, #52]	@ 0x34
 8005a34:	e00d      	b.n	8005a52 <__sflush_r+0xae>
 8005a36:	2301      	movs	r3, #1
 8005a38:	4628      	mov	r0, r5
 8005a3a:	47b0      	blx	r6
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	1c50      	adds	r0, r2, #1
 8005a40:	d1c9      	bne.n	80059d6 <__sflush_r+0x32>
 8005a42:	682b      	ldr	r3, [r5, #0]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d0c6      	beq.n	80059d6 <__sflush_r+0x32>
 8005a48:	2b1d      	cmp	r3, #29
 8005a4a:	d001      	beq.n	8005a50 <__sflush_r+0xac>
 8005a4c:	2b16      	cmp	r3, #22
 8005a4e:	d11e      	bne.n	8005a8e <__sflush_r+0xea>
 8005a50:	602f      	str	r7, [r5, #0]
 8005a52:	2000      	movs	r0, #0
 8005a54:	e022      	b.n	8005a9c <__sflush_r+0xf8>
 8005a56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a5a:	b21b      	sxth	r3, r3
 8005a5c:	e01b      	b.n	8005a96 <__sflush_r+0xf2>
 8005a5e:	690f      	ldr	r7, [r1, #16]
 8005a60:	2f00      	cmp	r7, #0
 8005a62:	d0f6      	beq.n	8005a52 <__sflush_r+0xae>
 8005a64:	0793      	lsls	r3, r2, #30
 8005a66:	680e      	ldr	r6, [r1, #0]
 8005a68:	bf08      	it	eq
 8005a6a:	694b      	ldreq	r3, [r1, #20]
 8005a6c:	600f      	str	r7, [r1, #0]
 8005a6e:	bf18      	it	ne
 8005a70:	2300      	movne	r3, #0
 8005a72:	eba6 0807 	sub.w	r8, r6, r7
 8005a76:	608b      	str	r3, [r1, #8]
 8005a78:	f1b8 0f00 	cmp.w	r8, #0
 8005a7c:	dde9      	ble.n	8005a52 <__sflush_r+0xae>
 8005a7e:	6a21      	ldr	r1, [r4, #32]
 8005a80:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005a82:	4643      	mov	r3, r8
 8005a84:	463a      	mov	r2, r7
 8005a86:	4628      	mov	r0, r5
 8005a88:	47b0      	blx	r6
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	dc08      	bgt.n	8005aa0 <__sflush_r+0xfc>
 8005a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a96:	81a3      	strh	r3, [r4, #12]
 8005a98:	f04f 30ff 	mov.w	r0, #4294967295
 8005a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005aa0:	4407      	add	r7, r0
 8005aa2:	eba8 0800 	sub.w	r8, r8, r0
 8005aa6:	e7e7      	b.n	8005a78 <__sflush_r+0xd4>
 8005aa8:	20400001 	.word	0x20400001

08005aac <_fflush_r>:
 8005aac:	b538      	push	{r3, r4, r5, lr}
 8005aae:	690b      	ldr	r3, [r1, #16]
 8005ab0:	4605      	mov	r5, r0
 8005ab2:	460c      	mov	r4, r1
 8005ab4:	b913      	cbnz	r3, 8005abc <_fflush_r+0x10>
 8005ab6:	2500      	movs	r5, #0
 8005ab8:	4628      	mov	r0, r5
 8005aba:	bd38      	pop	{r3, r4, r5, pc}
 8005abc:	b118      	cbz	r0, 8005ac6 <_fflush_r+0x1a>
 8005abe:	6a03      	ldr	r3, [r0, #32]
 8005ac0:	b90b      	cbnz	r3, 8005ac6 <_fflush_r+0x1a>
 8005ac2:	f7ff fa2d 	bl	8004f20 <__sinit>
 8005ac6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d0f3      	beq.n	8005ab6 <_fflush_r+0xa>
 8005ace:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005ad0:	07d0      	lsls	r0, r2, #31
 8005ad2:	d404      	bmi.n	8005ade <_fflush_r+0x32>
 8005ad4:	0599      	lsls	r1, r3, #22
 8005ad6:	d402      	bmi.n	8005ade <_fflush_r+0x32>
 8005ad8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ada:	f7ff fb50 	bl	800517e <__retarget_lock_acquire_recursive>
 8005ade:	4628      	mov	r0, r5
 8005ae0:	4621      	mov	r1, r4
 8005ae2:	f7ff ff5f 	bl	80059a4 <__sflush_r>
 8005ae6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ae8:	07da      	lsls	r2, r3, #31
 8005aea:	4605      	mov	r5, r0
 8005aec:	d4e4      	bmi.n	8005ab8 <_fflush_r+0xc>
 8005aee:	89a3      	ldrh	r3, [r4, #12]
 8005af0:	059b      	lsls	r3, r3, #22
 8005af2:	d4e1      	bmi.n	8005ab8 <_fflush_r+0xc>
 8005af4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005af6:	f7ff fb43 	bl	8005180 <__retarget_lock_release_recursive>
 8005afa:	e7dd      	b.n	8005ab8 <_fflush_r+0xc>

08005afc <fiprintf>:
 8005afc:	b40e      	push	{r1, r2, r3}
 8005afe:	b503      	push	{r0, r1, lr}
 8005b00:	4601      	mov	r1, r0
 8005b02:	ab03      	add	r3, sp, #12
 8005b04:	4805      	ldr	r0, [pc, #20]	@ (8005b1c <fiprintf+0x20>)
 8005b06:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b0a:	6800      	ldr	r0, [r0, #0]
 8005b0c:	9301      	str	r3, [sp, #4]
 8005b0e:	f000 f875 	bl	8005bfc <_vfiprintf_r>
 8005b12:	b002      	add	sp, #8
 8005b14:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b18:	b003      	add	sp, #12
 8005b1a:	4770      	bx	lr
 8005b1c:	20000088 	.word	0x20000088

08005b20 <_sbrk_r>:
 8005b20:	b538      	push	{r3, r4, r5, lr}
 8005b22:	4d06      	ldr	r5, [pc, #24]	@ (8005b3c <_sbrk_r+0x1c>)
 8005b24:	2300      	movs	r3, #0
 8005b26:	4604      	mov	r4, r0
 8005b28:	4608      	mov	r0, r1
 8005b2a:	602b      	str	r3, [r5, #0]
 8005b2c:	f7fb febe 	bl	80018ac <_sbrk>
 8005b30:	1c43      	adds	r3, r0, #1
 8005b32:	d102      	bne.n	8005b3a <_sbrk_r+0x1a>
 8005b34:	682b      	ldr	r3, [r5, #0]
 8005b36:	b103      	cbz	r3, 8005b3a <_sbrk_r+0x1a>
 8005b38:	6023      	str	r3, [r4, #0]
 8005b3a:	bd38      	pop	{r3, r4, r5, pc}
 8005b3c:	200007a4 	.word	0x200007a4

08005b40 <abort>:
 8005b40:	b508      	push	{r3, lr}
 8005b42:	2006      	movs	r0, #6
 8005b44:	f000 fa2e 	bl	8005fa4 <raise>
 8005b48:	2001      	movs	r0, #1
 8005b4a:	f7fb fe36 	bl	80017ba <_exit>

08005b4e <_realloc_r>:
 8005b4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b52:	4607      	mov	r7, r0
 8005b54:	4614      	mov	r4, r2
 8005b56:	460d      	mov	r5, r1
 8005b58:	b921      	cbnz	r1, 8005b64 <_realloc_r+0x16>
 8005b5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b5e:	4611      	mov	r1, r2
 8005b60:	f7ff bbb0 	b.w	80052c4 <_malloc_r>
 8005b64:	b92a      	cbnz	r2, 8005b72 <_realloc_r+0x24>
 8005b66:	f7ff fb39 	bl	80051dc <_free_r>
 8005b6a:	4625      	mov	r5, r4
 8005b6c:	4628      	mov	r0, r5
 8005b6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b72:	f000 fa33 	bl	8005fdc <_malloc_usable_size_r>
 8005b76:	4284      	cmp	r4, r0
 8005b78:	4606      	mov	r6, r0
 8005b7a:	d802      	bhi.n	8005b82 <_realloc_r+0x34>
 8005b7c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005b80:	d8f4      	bhi.n	8005b6c <_realloc_r+0x1e>
 8005b82:	4621      	mov	r1, r4
 8005b84:	4638      	mov	r0, r7
 8005b86:	f7ff fb9d 	bl	80052c4 <_malloc_r>
 8005b8a:	4680      	mov	r8, r0
 8005b8c:	b908      	cbnz	r0, 8005b92 <_realloc_r+0x44>
 8005b8e:	4645      	mov	r5, r8
 8005b90:	e7ec      	b.n	8005b6c <_realloc_r+0x1e>
 8005b92:	42b4      	cmp	r4, r6
 8005b94:	4622      	mov	r2, r4
 8005b96:	4629      	mov	r1, r5
 8005b98:	bf28      	it	cs
 8005b9a:	4632      	movcs	r2, r6
 8005b9c:	f7ff faf1 	bl	8005182 <memcpy>
 8005ba0:	4629      	mov	r1, r5
 8005ba2:	4638      	mov	r0, r7
 8005ba4:	f7ff fb1a 	bl	80051dc <_free_r>
 8005ba8:	e7f1      	b.n	8005b8e <_realloc_r+0x40>

08005baa <__sfputc_r>:
 8005baa:	6893      	ldr	r3, [r2, #8]
 8005bac:	3b01      	subs	r3, #1
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	b410      	push	{r4}
 8005bb2:	6093      	str	r3, [r2, #8]
 8005bb4:	da08      	bge.n	8005bc8 <__sfputc_r+0x1e>
 8005bb6:	6994      	ldr	r4, [r2, #24]
 8005bb8:	42a3      	cmp	r3, r4
 8005bba:	db01      	blt.n	8005bc0 <__sfputc_r+0x16>
 8005bbc:	290a      	cmp	r1, #10
 8005bbe:	d103      	bne.n	8005bc8 <__sfputc_r+0x1e>
 8005bc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005bc4:	f000 b932 	b.w	8005e2c <__swbuf_r>
 8005bc8:	6813      	ldr	r3, [r2, #0]
 8005bca:	1c58      	adds	r0, r3, #1
 8005bcc:	6010      	str	r0, [r2, #0]
 8005bce:	7019      	strb	r1, [r3, #0]
 8005bd0:	4608      	mov	r0, r1
 8005bd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005bd6:	4770      	bx	lr

08005bd8 <__sfputs_r>:
 8005bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bda:	4606      	mov	r6, r0
 8005bdc:	460f      	mov	r7, r1
 8005bde:	4614      	mov	r4, r2
 8005be0:	18d5      	adds	r5, r2, r3
 8005be2:	42ac      	cmp	r4, r5
 8005be4:	d101      	bne.n	8005bea <__sfputs_r+0x12>
 8005be6:	2000      	movs	r0, #0
 8005be8:	e007      	b.n	8005bfa <__sfputs_r+0x22>
 8005bea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bee:	463a      	mov	r2, r7
 8005bf0:	4630      	mov	r0, r6
 8005bf2:	f7ff ffda 	bl	8005baa <__sfputc_r>
 8005bf6:	1c43      	adds	r3, r0, #1
 8005bf8:	d1f3      	bne.n	8005be2 <__sfputs_r+0xa>
 8005bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005bfc <_vfiprintf_r>:
 8005bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c00:	460d      	mov	r5, r1
 8005c02:	b09d      	sub	sp, #116	@ 0x74
 8005c04:	4614      	mov	r4, r2
 8005c06:	4698      	mov	r8, r3
 8005c08:	4606      	mov	r6, r0
 8005c0a:	b118      	cbz	r0, 8005c14 <_vfiprintf_r+0x18>
 8005c0c:	6a03      	ldr	r3, [r0, #32]
 8005c0e:	b90b      	cbnz	r3, 8005c14 <_vfiprintf_r+0x18>
 8005c10:	f7ff f986 	bl	8004f20 <__sinit>
 8005c14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c16:	07d9      	lsls	r1, r3, #31
 8005c18:	d405      	bmi.n	8005c26 <_vfiprintf_r+0x2a>
 8005c1a:	89ab      	ldrh	r3, [r5, #12]
 8005c1c:	059a      	lsls	r2, r3, #22
 8005c1e:	d402      	bmi.n	8005c26 <_vfiprintf_r+0x2a>
 8005c20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c22:	f7ff faac 	bl	800517e <__retarget_lock_acquire_recursive>
 8005c26:	89ab      	ldrh	r3, [r5, #12]
 8005c28:	071b      	lsls	r3, r3, #28
 8005c2a:	d501      	bpl.n	8005c30 <_vfiprintf_r+0x34>
 8005c2c:	692b      	ldr	r3, [r5, #16]
 8005c2e:	b99b      	cbnz	r3, 8005c58 <_vfiprintf_r+0x5c>
 8005c30:	4629      	mov	r1, r5
 8005c32:	4630      	mov	r0, r6
 8005c34:	f000 f938 	bl	8005ea8 <__swsetup_r>
 8005c38:	b170      	cbz	r0, 8005c58 <_vfiprintf_r+0x5c>
 8005c3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c3c:	07dc      	lsls	r4, r3, #31
 8005c3e:	d504      	bpl.n	8005c4a <_vfiprintf_r+0x4e>
 8005c40:	f04f 30ff 	mov.w	r0, #4294967295
 8005c44:	b01d      	add	sp, #116	@ 0x74
 8005c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c4a:	89ab      	ldrh	r3, [r5, #12]
 8005c4c:	0598      	lsls	r0, r3, #22
 8005c4e:	d4f7      	bmi.n	8005c40 <_vfiprintf_r+0x44>
 8005c50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c52:	f7ff fa95 	bl	8005180 <__retarget_lock_release_recursive>
 8005c56:	e7f3      	b.n	8005c40 <_vfiprintf_r+0x44>
 8005c58:	2300      	movs	r3, #0
 8005c5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c5c:	2320      	movs	r3, #32
 8005c5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005c62:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c66:	2330      	movs	r3, #48	@ 0x30
 8005c68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005e18 <_vfiprintf_r+0x21c>
 8005c6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005c70:	f04f 0901 	mov.w	r9, #1
 8005c74:	4623      	mov	r3, r4
 8005c76:	469a      	mov	sl, r3
 8005c78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c7c:	b10a      	cbz	r2, 8005c82 <_vfiprintf_r+0x86>
 8005c7e:	2a25      	cmp	r2, #37	@ 0x25
 8005c80:	d1f9      	bne.n	8005c76 <_vfiprintf_r+0x7a>
 8005c82:	ebba 0b04 	subs.w	fp, sl, r4
 8005c86:	d00b      	beq.n	8005ca0 <_vfiprintf_r+0xa4>
 8005c88:	465b      	mov	r3, fp
 8005c8a:	4622      	mov	r2, r4
 8005c8c:	4629      	mov	r1, r5
 8005c8e:	4630      	mov	r0, r6
 8005c90:	f7ff ffa2 	bl	8005bd8 <__sfputs_r>
 8005c94:	3001      	adds	r0, #1
 8005c96:	f000 80a7 	beq.w	8005de8 <_vfiprintf_r+0x1ec>
 8005c9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c9c:	445a      	add	r2, fp
 8005c9e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ca0:	f89a 3000 	ldrb.w	r3, [sl]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	f000 809f 	beq.w	8005de8 <_vfiprintf_r+0x1ec>
 8005caa:	2300      	movs	r3, #0
 8005cac:	f04f 32ff 	mov.w	r2, #4294967295
 8005cb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005cb4:	f10a 0a01 	add.w	sl, sl, #1
 8005cb8:	9304      	str	r3, [sp, #16]
 8005cba:	9307      	str	r3, [sp, #28]
 8005cbc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005cc0:	931a      	str	r3, [sp, #104]	@ 0x68
 8005cc2:	4654      	mov	r4, sl
 8005cc4:	2205      	movs	r2, #5
 8005cc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cca:	4853      	ldr	r0, [pc, #332]	@ (8005e18 <_vfiprintf_r+0x21c>)
 8005ccc:	f7fa fa80 	bl	80001d0 <memchr>
 8005cd0:	9a04      	ldr	r2, [sp, #16]
 8005cd2:	b9d8      	cbnz	r0, 8005d0c <_vfiprintf_r+0x110>
 8005cd4:	06d1      	lsls	r1, r2, #27
 8005cd6:	bf44      	itt	mi
 8005cd8:	2320      	movmi	r3, #32
 8005cda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005cde:	0713      	lsls	r3, r2, #28
 8005ce0:	bf44      	itt	mi
 8005ce2:	232b      	movmi	r3, #43	@ 0x2b
 8005ce4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ce8:	f89a 3000 	ldrb.w	r3, [sl]
 8005cec:	2b2a      	cmp	r3, #42	@ 0x2a
 8005cee:	d015      	beq.n	8005d1c <_vfiprintf_r+0x120>
 8005cf0:	9a07      	ldr	r2, [sp, #28]
 8005cf2:	4654      	mov	r4, sl
 8005cf4:	2000      	movs	r0, #0
 8005cf6:	f04f 0c0a 	mov.w	ip, #10
 8005cfa:	4621      	mov	r1, r4
 8005cfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d00:	3b30      	subs	r3, #48	@ 0x30
 8005d02:	2b09      	cmp	r3, #9
 8005d04:	d94b      	bls.n	8005d9e <_vfiprintf_r+0x1a2>
 8005d06:	b1b0      	cbz	r0, 8005d36 <_vfiprintf_r+0x13a>
 8005d08:	9207      	str	r2, [sp, #28]
 8005d0a:	e014      	b.n	8005d36 <_vfiprintf_r+0x13a>
 8005d0c:	eba0 0308 	sub.w	r3, r0, r8
 8005d10:	fa09 f303 	lsl.w	r3, r9, r3
 8005d14:	4313      	orrs	r3, r2
 8005d16:	9304      	str	r3, [sp, #16]
 8005d18:	46a2      	mov	sl, r4
 8005d1a:	e7d2      	b.n	8005cc2 <_vfiprintf_r+0xc6>
 8005d1c:	9b03      	ldr	r3, [sp, #12]
 8005d1e:	1d19      	adds	r1, r3, #4
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	9103      	str	r1, [sp, #12]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	bfbb      	ittet	lt
 8005d28:	425b      	neglt	r3, r3
 8005d2a:	f042 0202 	orrlt.w	r2, r2, #2
 8005d2e:	9307      	strge	r3, [sp, #28]
 8005d30:	9307      	strlt	r3, [sp, #28]
 8005d32:	bfb8      	it	lt
 8005d34:	9204      	strlt	r2, [sp, #16]
 8005d36:	7823      	ldrb	r3, [r4, #0]
 8005d38:	2b2e      	cmp	r3, #46	@ 0x2e
 8005d3a:	d10a      	bne.n	8005d52 <_vfiprintf_r+0x156>
 8005d3c:	7863      	ldrb	r3, [r4, #1]
 8005d3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d40:	d132      	bne.n	8005da8 <_vfiprintf_r+0x1ac>
 8005d42:	9b03      	ldr	r3, [sp, #12]
 8005d44:	1d1a      	adds	r2, r3, #4
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	9203      	str	r2, [sp, #12]
 8005d4a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005d4e:	3402      	adds	r4, #2
 8005d50:	9305      	str	r3, [sp, #20]
 8005d52:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005e28 <_vfiprintf_r+0x22c>
 8005d56:	7821      	ldrb	r1, [r4, #0]
 8005d58:	2203      	movs	r2, #3
 8005d5a:	4650      	mov	r0, sl
 8005d5c:	f7fa fa38 	bl	80001d0 <memchr>
 8005d60:	b138      	cbz	r0, 8005d72 <_vfiprintf_r+0x176>
 8005d62:	9b04      	ldr	r3, [sp, #16]
 8005d64:	eba0 000a 	sub.w	r0, r0, sl
 8005d68:	2240      	movs	r2, #64	@ 0x40
 8005d6a:	4082      	lsls	r2, r0
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	3401      	adds	r4, #1
 8005d70:	9304      	str	r3, [sp, #16]
 8005d72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d76:	4829      	ldr	r0, [pc, #164]	@ (8005e1c <_vfiprintf_r+0x220>)
 8005d78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005d7c:	2206      	movs	r2, #6
 8005d7e:	f7fa fa27 	bl	80001d0 <memchr>
 8005d82:	2800      	cmp	r0, #0
 8005d84:	d03f      	beq.n	8005e06 <_vfiprintf_r+0x20a>
 8005d86:	4b26      	ldr	r3, [pc, #152]	@ (8005e20 <_vfiprintf_r+0x224>)
 8005d88:	bb1b      	cbnz	r3, 8005dd2 <_vfiprintf_r+0x1d6>
 8005d8a:	9b03      	ldr	r3, [sp, #12]
 8005d8c:	3307      	adds	r3, #7
 8005d8e:	f023 0307 	bic.w	r3, r3, #7
 8005d92:	3308      	adds	r3, #8
 8005d94:	9303      	str	r3, [sp, #12]
 8005d96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d98:	443b      	add	r3, r7
 8005d9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d9c:	e76a      	b.n	8005c74 <_vfiprintf_r+0x78>
 8005d9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005da2:	460c      	mov	r4, r1
 8005da4:	2001      	movs	r0, #1
 8005da6:	e7a8      	b.n	8005cfa <_vfiprintf_r+0xfe>
 8005da8:	2300      	movs	r3, #0
 8005daa:	3401      	adds	r4, #1
 8005dac:	9305      	str	r3, [sp, #20]
 8005dae:	4619      	mov	r1, r3
 8005db0:	f04f 0c0a 	mov.w	ip, #10
 8005db4:	4620      	mov	r0, r4
 8005db6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005dba:	3a30      	subs	r2, #48	@ 0x30
 8005dbc:	2a09      	cmp	r2, #9
 8005dbe:	d903      	bls.n	8005dc8 <_vfiprintf_r+0x1cc>
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d0c6      	beq.n	8005d52 <_vfiprintf_r+0x156>
 8005dc4:	9105      	str	r1, [sp, #20]
 8005dc6:	e7c4      	b.n	8005d52 <_vfiprintf_r+0x156>
 8005dc8:	fb0c 2101 	mla	r1, ip, r1, r2
 8005dcc:	4604      	mov	r4, r0
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e7f0      	b.n	8005db4 <_vfiprintf_r+0x1b8>
 8005dd2:	ab03      	add	r3, sp, #12
 8005dd4:	9300      	str	r3, [sp, #0]
 8005dd6:	462a      	mov	r2, r5
 8005dd8:	4b12      	ldr	r3, [pc, #72]	@ (8005e24 <_vfiprintf_r+0x228>)
 8005dda:	a904      	add	r1, sp, #16
 8005ddc:	4630      	mov	r0, r6
 8005dde:	f3af 8000 	nop.w
 8005de2:	4607      	mov	r7, r0
 8005de4:	1c78      	adds	r0, r7, #1
 8005de6:	d1d6      	bne.n	8005d96 <_vfiprintf_r+0x19a>
 8005de8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005dea:	07d9      	lsls	r1, r3, #31
 8005dec:	d405      	bmi.n	8005dfa <_vfiprintf_r+0x1fe>
 8005dee:	89ab      	ldrh	r3, [r5, #12]
 8005df0:	059a      	lsls	r2, r3, #22
 8005df2:	d402      	bmi.n	8005dfa <_vfiprintf_r+0x1fe>
 8005df4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005df6:	f7ff f9c3 	bl	8005180 <__retarget_lock_release_recursive>
 8005dfa:	89ab      	ldrh	r3, [r5, #12]
 8005dfc:	065b      	lsls	r3, r3, #25
 8005dfe:	f53f af1f 	bmi.w	8005c40 <_vfiprintf_r+0x44>
 8005e02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e04:	e71e      	b.n	8005c44 <_vfiprintf_r+0x48>
 8005e06:	ab03      	add	r3, sp, #12
 8005e08:	9300      	str	r3, [sp, #0]
 8005e0a:	462a      	mov	r2, r5
 8005e0c:	4b05      	ldr	r3, [pc, #20]	@ (8005e24 <_vfiprintf_r+0x228>)
 8005e0e:	a904      	add	r1, sp, #16
 8005e10:	4630      	mov	r0, r6
 8005e12:	f7ff fca9 	bl	8005768 <_printf_i>
 8005e16:	e7e4      	b.n	8005de2 <_vfiprintf_r+0x1e6>
 8005e18:	08008093 	.word	0x08008093
 8005e1c:	0800809d 	.word	0x0800809d
 8005e20:	00000000 	.word	0x00000000
 8005e24:	08005bd9 	.word	0x08005bd9
 8005e28:	08008099 	.word	0x08008099

08005e2c <__swbuf_r>:
 8005e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e2e:	460e      	mov	r6, r1
 8005e30:	4614      	mov	r4, r2
 8005e32:	4605      	mov	r5, r0
 8005e34:	b118      	cbz	r0, 8005e3e <__swbuf_r+0x12>
 8005e36:	6a03      	ldr	r3, [r0, #32]
 8005e38:	b90b      	cbnz	r3, 8005e3e <__swbuf_r+0x12>
 8005e3a:	f7ff f871 	bl	8004f20 <__sinit>
 8005e3e:	69a3      	ldr	r3, [r4, #24]
 8005e40:	60a3      	str	r3, [r4, #8]
 8005e42:	89a3      	ldrh	r3, [r4, #12]
 8005e44:	071a      	lsls	r2, r3, #28
 8005e46:	d501      	bpl.n	8005e4c <__swbuf_r+0x20>
 8005e48:	6923      	ldr	r3, [r4, #16]
 8005e4a:	b943      	cbnz	r3, 8005e5e <__swbuf_r+0x32>
 8005e4c:	4621      	mov	r1, r4
 8005e4e:	4628      	mov	r0, r5
 8005e50:	f000 f82a 	bl	8005ea8 <__swsetup_r>
 8005e54:	b118      	cbz	r0, 8005e5e <__swbuf_r+0x32>
 8005e56:	f04f 37ff 	mov.w	r7, #4294967295
 8005e5a:	4638      	mov	r0, r7
 8005e5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e5e:	6823      	ldr	r3, [r4, #0]
 8005e60:	6922      	ldr	r2, [r4, #16]
 8005e62:	1a98      	subs	r0, r3, r2
 8005e64:	6963      	ldr	r3, [r4, #20]
 8005e66:	b2f6      	uxtb	r6, r6
 8005e68:	4283      	cmp	r3, r0
 8005e6a:	4637      	mov	r7, r6
 8005e6c:	dc05      	bgt.n	8005e7a <__swbuf_r+0x4e>
 8005e6e:	4621      	mov	r1, r4
 8005e70:	4628      	mov	r0, r5
 8005e72:	f7ff fe1b 	bl	8005aac <_fflush_r>
 8005e76:	2800      	cmp	r0, #0
 8005e78:	d1ed      	bne.n	8005e56 <__swbuf_r+0x2a>
 8005e7a:	68a3      	ldr	r3, [r4, #8]
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	60a3      	str	r3, [r4, #8]
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	1c5a      	adds	r2, r3, #1
 8005e84:	6022      	str	r2, [r4, #0]
 8005e86:	701e      	strb	r6, [r3, #0]
 8005e88:	6962      	ldr	r2, [r4, #20]
 8005e8a:	1c43      	adds	r3, r0, #1
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d004      	beq.n	8005e9a <__swbuf_r+0x6e>
 8005e90:	89a3      	ldrh	r3, [r4, #12]
 8005e92:	07db      	lsls	r3, r3, #31
 8005e94:	d5e1      	bpl.n	8005e5a <__swbuf_r+0x2e>
 8005e96:	2e0a      	cmp	r6, #10
 8005e98:	d1df      	bne.n	8005e5a <__swbuf_r+0x2e>
 8005e9a:	4621      	mov	r1, r4
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	f7ff fe05 	bl	8005aac <_fflush_r>
 8005ea2:	2800      	cmp	r0, #0
 8005ea4:	d0d9      	beq.n	8005e5a <__swbuf_r+0x2e>
 8005ea6:	e7d6      	b.n	8005e56 <__swbuf_r+0x2a>

08005ea8 <__swsetup_r>:
 8005ea8:	b538      	push	{r3, r4, r5, lr}
 8005eaa:	4b29      	ldr	r3, [pc, #164]	@ (8005f50 <__swsetup_r+0xa8>)
 8005eac:	4605      	mov	r5, r0
 8005eae:	6818      	ldr	r0, [r3, #0]
 8005eb0:	460c      	mov	r4, r1
 8005eb2:	b118      	cbz	r0, 8005ebc <__swsetup_r+0x14>
 8005eb4:	6a03      	ldr	r3, [r0, #32]
 8005eb6:	b90b      	cbnz	r3, 8005ebc <__swsetup_r+0x14>
 8005eb8:	f7ff f832 	bl	8004f20 <__sinit>
 8005ebc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ec0:	0719      	lsls	r1, r3, #28
 8005ec2:	d422      	bmi.n	8005f0a <__swsetup_r+0x62>
 8005ec4:	06da      	lsls	r2, r3, #27
 8005ec6:	d407      	bmi.n	8005ed8 <__swsetup_r+0x30>
 8005ec8:	2209      	movs	r2, #9
 8005eca:	602a      	str	r2, [r5, #0]
 8005ecc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ed0:	81a3      	strh	r3, [r4, #12]
 8005ed2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ed6:	e033      	b.n	8005f40 <__swsetup_r+0x98>
 8005ed8:	0758      	lsls	r0, r3, #29
 8005eda:	d512      	bpl.n	8005f02 <__swsetup_r+0x5a>
 8005edc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ede:	b141      	cbz	r1, 8005ef2 <__swsetup_r+0x4a>
 8005ee0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ee4:	4299      	cmp	r1, r3
 8005ee6:	d002      	beq.n	8005eee <__swsetup_r+0x46>
 8005ee8:	4628      	mov	r0, r5
 8005eea:	f7ff f977 	bl	80051dc <_free_r>
 8005eee:	2300      	movs	r3, #0
 8005ef0:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ef2:	89a3      	ldrh	r3, [r4, #12]
 8005ef4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005ef8:	81a3      	strh	r3, [r4, #12]
 8005efa:	2300      	movs	r3, #0
 8005efc:	6063      	str	r3, [r4, #4]
 8005efe:	6923      	ldr	r3, [r4, #16]
 8005f00:	6023      	str	r3, [r4, #0]
 8005f02:	89a3      	ldrh	r3, [r4, #12]
 8005f04:	f043 0308 	orr.w	r3, r3, #8
 8005f08:	81a3      	strh	r3, [r4, #12]
 8005f0a:	6923      	ldr	r3, [r4, #16]
 8005f0c:	b94b      	cbnz	r3, 8005f22 <__swsetup_r+0x7a>
 8005f0e:	89a3      	ldrh	r3, [r4, #12]
 8005f10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005f14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f18:	d003      	beq.n	8005f22 <__swsetup_r+0x7a>
 8005f1a:	4621      	mov	r1, r4
 8005f1c:	4628      	mov	r0, r5
 8005f1e:	f000 f88b 	bl	8006038 <__smakebuf_r>
 8005f22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f26:	f013 0201 	ands.w	r2, r3, #1
 8005f2a:	d00a      	beq.n	8005f42 <__swsetup_r+0x9a>
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	60a2      	str	r2, [r4, #8]
 8005f30:	6962      	ldr	r2, [r4, #20]
 8005f32:	4252      	negs	r2, r2
 8005f34:	61a2      	str	r2, [r4, #24]
 8005f36:	6922      	ldr	r2, [r4, #16]
 8005f38:	b942      	cbnz	r2, 8005f4c <__swsetup_r+0xa4>
 8005f3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005f3e:	d1c5      	bne.n	8005ecc <__swsetup_r+0x24>
 8005f40:	bd38      	pop	{r3, r4, r5, pc}
 8005f42:	0799      	lsls	r1, r3, #30
 8005f44:	bf58      	it	pl
 8005f46:	6962      	ldrpl	r2, [r4, #20]
 8005f48:	60a2      	str	r2, [r4, #8]
 8005f4a:	e7f4      	b.n	8005f36 <__swsetup_r+0x8e>
 8005f4c:	2000      	movs	r0, #0
 8005f4e:	e7f7      	b.n	8005f40 <__swsetup_r+0x98>
 8005f50:	20000088 	.word	0x20000088

08005f54 <_raise_r>:
 8005f54:	291f      	cmp	r1, #31
 8005f56:	b538      	push	{r3, r4, r5, lr}
 8005f58:	4605      	mov	r5, r0
 8005f5a:	460c      	mov	r4, r1
 8005f5c:	d904      	bls.n	8005f68 <_raise_r+0x14>
 8005f5e:	2316      	movs	r3, #22
 8005f60:	6003      	str	r3, [r0, #0]
 8005f62:	f04f 30ff 	mov.w	r0, #4294967295
 8005f66:	bd38      	pop	{r3, r4, r5, pc}
 8005f68:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005f6a:	b112      	cbz	r2, 8005f72 <_raise_r+0x1e>
 8005f6c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005f70:	b94b      	cbnz	r3, 8005f86 <_raise_r+0x32>
 8005f72:	4628      	mov	r0, r5
 8005f74:	f000 f830 	bl	8005fd8 <_getpid_r>
 8005f78:	4622      	mov	r2, r4
 8005f7a:	4601      	mov	r1, r0
 8005f7c:	4628      	mov	r0, r5
 8005f7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f82:	f000 b817 	b.w	8005fb4 <_kill_r>
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d00a      	beq.n	8005fa0 <_raise_r+0x4c>
 8005f8a:	1c59      	adds	r1, r3, #1
 8005f8c:	d103      	bne.n	8005f96 <_raise_r+0x42>
 8005f8e:	2316      	movs	r3, #22
 8005f90:	6003      	str	r3, [r0, #0]
 8005f92:	2001      	movs	r0, #1
 8005f94:	e7e7      	b.n	8005f66 <_raise_r+0x12>
 8005f96:	2100      	movs	r1, #0
 8005f98:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005f9c:	4620      	mov	r0, r4
 8005f9e:	4798      	blx	r3
 8005fa0:	2000      	movs	r0, #0
 8005fa2:	e7e0      	b.n	8005f66 <_raise_r+0x12>

08005fa4 <raise>:
 8005fa4:	4b02      	ldr	r3, [pc, #8]	@ (8005fb0 <raise+0xc>)
 8005fa6:	4601      	mov	r1, r0
 8005fa8:	6818      	ldr	r0, [r3, #0]
 8005faa:	f7ff bfd3 	b.w	8005f54 <_raise_r>
 8005fae:	bf00      	nop
 8005fb0:	20000088 	.word	0x20000088

08005fb4 <_kill_r>:
 8005fb4:	b538      	push	{r3, r4, r5, lr}
 8005fb6:	4d07      	ldr	r5, [pc, #28]	@ (8005fd4 <_kill_r+0x20>)
 8005fb8:	2300      	movs	r3, #0
 8005fba:	4604      	mov	r4, r0
 8005fbc:	4608      	mov	r0, r1
 8005fbe:	4611      	mov	r1, r2
 8005fc0:	602b      	str	r3, [r5, #0]
 8005fc2:	f7fb fbea 	bl	800179a <_kill>
 8005fc6:	1c43      	adds	r3, r0, #1
 8005fc8:	d102      	bne.n	8005fd0 <_kill_r+0x1c>
 8005fca:	682b      	ldr	r3, [r5, #0]
 8005fcc:	b103      	cbz	r3, 8005fd0 <_kill_r+0x1c>
 8005fce:	6023      	str	r3, [r4, #0]
 8005fd0:	bd38      	pop	{r3, r4, r5, pc}
 8005fd2:	bf00      	nop
 8005fd4:	200007a4 	.word	0x200007a4

08005fd8 <_getpid_r>:
 8005fd8:	f7fb bbd7 	b.w	800178a <_getpid>

08005fdc <_malloc_usable_size_r>:
 8005fdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fe0:	1f18      	subs	r0, r3, #4
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	bfbc      	itt	lt
 8005fe6:	580b      	ldrlt	r3, [r1, r0]
 8005fe8:	18c0      	addlt	r0, r0, r3
 8005fea:	4770      	bx	lr

08005fec <__swhatbuf_r>:
 8005fec:	b570      	push	{r4, r5, r6, lr}
 8005fee:	460c      	mov	r4, r1
 8005ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ff4:	2900      	cmp	r1, #0
 8005ff6:	b096      	sub	sp, #88	@ 0x58
 8005ff8:	4615      	mov	r5, r2
 8005ffa:	461e      	mov	r6, r3
 8005ffc:	da0d      	bge.n	800601a <__swhatbuf_r+0x2e>
 8005ffe:	89a3      	ldrh	r3, [r4, #12]
 8006000:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006004:	f04f 0100 	mov.w	r1, #0
 8006008:	bf14      	ite	ne
 800600a:	2340      	movne	r3, #64	@ 0x40
 800600c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006010:	2000      	movs	r0, #0
 8006012:	6031      	str	r1, [r6, #0]
 8006014:	602b      	str	r3, [r5, #0]
 8006016:	b016      	add	sp, #88	@ 0x58
 8006018:	bd70      	pop	{r4, r5, r6, pc}
 800601a:	466a      	mov	r2, sp
 800601c:	f000 f848 	bl	80060b0 <_fstat_r>
 8006020:	2800      	cmp	r0, #0
 8006022:	dbec      	blt.n	8005ffe <__swhatbuf_r+0x12>
 8006024:	9901      	ldr	r1, [sp, #4]
 8006026:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800602a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800602e:	4259      	negs	r1, r3
 8006030:	4159      	adcs	r1, r3
 8006032:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006036:	e7eb      	b.n	8006010 <__swhatbuf_r+0x24>

08006038 <__smakebuf_r>:
 8006038:	898b      	ldrh	r3, [r1, #12]
 800603a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800603c:	079d      	lsls	r5, r3, #30
 800603e:	4606      	mov	r6, r0
 8006040:	460c      	mov	r4, r1
 8006042:	d507      	bpl.n	8006054 <__smakebuf_r+0x1c>
 8006044:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006048:	6023      	str	r3, [r4, #0]
 800604a:	6123      	str	r3, [r4, #16]
 800604c:	2301      	movs	r3, #1
 800604e:	6163      	str	r3, [r4, #20]
 8006050:	b003      	add	sp, #12
 8006052:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006054:	ab01      	add	r3, sp, #4
 8006056:	466a      	mov	r2, sp
 8006058:	f7ff ffc8 	bl	8005fec <__swhatbuf_r>
 800605c:	9f00      	ldr	r7, [sp, #0]
 800605e:	4605      	mov	r5, r0
 8006060:	4639      	mov	r1, r7
 8006062:	4630      	mov	r0, r6
 8006064:	f7ff f92e 	bl	80052c4 <_malloc_r>
 8006068:	b948      	cbnz	r0, 800607e <__smakebuf_r+0x46>
 800606a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800606e:	059a      	lsls	r2, r3, #22
 8006070:	d4ee      	bmi.n	8006050 <__smakebuf_r+0x18>
 8006072:	f023 0303 	bic.w	r3, r3, #3
 8006076:	f043 0302 	orr.w	r3, r3, #2
 800607a:	81a3      	strh	r3, [r4, #12]
 800607c:	e7e2      	b.n	8006044 <__smakebuf_r+0xc>
 800607e:	89a3      	ldrh	r3, [r4, #12]
 8006080:	6020      	str	r0, [r4, #0]
 8006082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006086:	81a3      	strh	r3, [r4, #12]
 8006088:	9b01      	ldr	r3, [sp, #4]
 800608a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800608e:	b15b      	cbz	r3, 80060a8 <__smakebuf_r+0x70>
 8006090:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006094:	4630      	mov	r0, r6
 8006096:	f000 f81d 	bl	80060d4 <_isatty_r>
 800609a:	b128      	cbz	r0, 80060a8 <__smakebuf_r+0x70>
 800609c:	89a3      	ldrh	r3, [r4, #12]
 800609e:	f023 0303 	bic.w	r3, r3, #3
 80060a2:	f043 0301 	orr.w	r3, r3, #1
 80060a6:	81a3      	strh	r3, [r4, #12]
 80060a8:	89a3      	ldrh	r3, [r4, #12]
 80060aa:	431d      	orrs	r5, r3
 80060ac:	81a5      	strh	r5, [r4, #12]
 80060ae:	e7cf      	b.n	8006050 <__smakebuf_r+0x18>

080060b0 <_fstat_r>:
 80060b0:	b538      	push	{r3, r4, r5, lr}
 80060b2:	4d07      	ldr	r5, [pc, #28]	@ (80060d0 <_fstat_r+0x20>)
 80060b4:	2300      	movs	r3, #0
 80060b6:	4604      	mov	r4, r0
 80060b8:	4608      	mov	r0, r1
 80060ba:	4611      	mov	r1, r2
 80060bc:	602b      	str	r3, [r5, #0]
 80060be:	f7fb fbcc 	bl	800185a <_fstat>
 80060c2:	1c43      	adds	r3, r0, #1
 80060c4:	d102      	bne.n	80060cc <_fstat_r+0x1c>
 80060c6:	682b      	ldr	r3, [r5, #0]
 80060c8:	b103      	cbz	r3, 80060cc <_fstat_r+0x1c>
 80060ca:	6023      	str	r3, [r4, #0]
 80060cc:	bd38      	pop	{r3, r4, r5, pc}
 80060ce:	bf00      	nop
 80060d0:	200007a4 	.word	0x200007a4

080060d4 <_isatty_r>:
 80060d4:	b538      	push	{r3, r4, r5, lr}
 80060d6:	4d06      	ldr	r5, [pc, #24]	@ (80060f0 <_isatty_r+0x1c>)
 80060d8:	2300      	movs	r3, #0
 80060da:	4604      	mov	r4, r0
 80060dc:	4608      	mov	r0, r1
 80060de:	602b      	str	r3, [r5, #0]
 80060e0:	f7fb fbcb 	bl	800187a <_isatty>
 80060e4:	1c43      	adds	r3, r0, #1
 80060e6:	d102      	bne.n	80060ee <_isatty_r+0x1a>
 80060e8:	682b      	ldr	r3, [r5, #0]
 80060ea:	b103      	cbz	r3, 80060ee <_isatty_r+0x1a>
 80060ec:	6023      	str	r3, [r4, #0]
 80060ee:	bd38      	pop	{r3, r4, r5, pc}
 80060f0:	200007a4 	.word	0x200007a4

080060f4 <_init>:
 80060f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060f6:	bf00      	nop
 80060f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060fa:	bc08      	pop	{r3}
 80060fc:	469e      	mov	lr, r3
 80060fe:	4770      	bx	lr

08006100 <_fini>:
 8006100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006102:	bf00      	nop
 8006104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006106:	bc08      	pop	{r3}
 8006108:	469e      	mov	lr, r3
 800610a:	4770      	bx	lr
