
*** Running vivado
    with args -log uart_led.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_led.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source uart_led.tcl -notrace
Command: synth_design -top uart_led -part xc7z020clg484-1 -no_iobuf
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1140 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 430.605 ; gain = 97.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_led' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:71]
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_rst_i0' to cell 'IBUF' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:147]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_rxd_i0' to cell 'IBUF' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:148]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFG_clk_i0' to cell 'IBUFGDS' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:150]
INFO: [Synth 8-113] binding component instance 'BUFG_clk_rx_i0' to cell 'BUFG' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:156]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_sel_i0' to cell 'IBUF' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:158]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:168]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:168]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:168]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:168]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:168]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:168]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:168]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_led_i' to cell 'OBUF' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:168]
INFO: [Synth 8-3491] module 'reset_bridge' declared at 'L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/reset_bridge.vhd:24' bound to instance 'meta_harden_rst_i0' of component 'reset_bridge' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:176]
INFO: [Synth 8-638] synthesizing module 'reset_bridge' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/reset_bridge.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'reset_bridge' (1#1) [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/reset_bridge.vhd:30]
INFO: [Synth 8-3491] module 'meta_harden' declared at 'L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/meta_harden.vhd:58' bound to instance 'meta_harden_sel_i0' of component 'meta_harden' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:187]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/meta_harden.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (2#1) [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/meta_harden.vhd:66]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_rx.vhd:73' bound to instance 'uart_rx_i0' of component 'uart_rx' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:191]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_rx.vhd:88]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at 'L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/meta_harden.vhd:58' bound to instance 'meta_harden_rxd_i0' of component 'meta_harden' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_rx.vhd:128]
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud_gen' declared at 'L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_baud_gen.vhd:63' bound to instance 'uart_baud_gen_rx_i0' of component 'uart_baud_gen' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_rx.vhd:136]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_baud_gen.vhd:74]
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (3#1) [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_baud_gen.vhd:74]
INFO: [Synth 8-3491] module 'uart_rx_ctl' declared at 'L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_rx_ctl.vhd:86' bound to instance 'uart_rx_ctl_i0' of component 'uart_rx_ctl' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_rx.vhd:146]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_rx_ctl.vhd:98]
INFO: [Synth 8-226] default block is never used [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_rx_ctl.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (4#1) [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_rx_ctl.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (5#1) [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_rx.vhd:88]
INFO: [Synth 8-3491] module 'LED_manager' declared at 'L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/Xilinx_Training/Lab2/concurrency.srcs/sources_1/new/LED_manager.vhd:37' bound to instance 'LEDman' of component 'LED_manager' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:207]
INFO: [Synth 8-638] synthesizing module 'LED_manager' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/Xilinx_Training/Lab2/concurrency.srcs/sources_1/new/LED_manager.vhd:51]
	Parameter CHAN_SEL bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'register8' declared at 'L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/Xilinx_Training/Lab1/useTools.srcs/sources_1/new/register8.vhd:34' bound to instance 'regCh1' of component 'register8' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/Xilinx_Training/Lab2/concurrency.srcs/sources_1/new/LED_manager.vhd:78]
INFO: [Synth 8-638] synthesizing module 'register8' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/Xilinx_Training/Lab1/useTools.srcs/sources_1/new/register8.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'register8' (6#1) [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/Xilinx_Training/Lab1/useTools.srcs/sources_1/new/register8.vhd:42]
INFO: [Synth 8-3491] module 'register8' declared at 'L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/Xilinx_Training/Lab1/useTools.srcs/sources_1/new/register8.vhd:34' bound to instance 'regCh2' of component 'register8' [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/Xilinx_Training/Lab2/concurrency.srcs/sources_1/new/LED_manager.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'LED_manager' (7#1) [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/Xilinx_Training/Lab2/concurrency.srcs/sources_1/new/LED_manager.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'uart_led' (8#1) [L:/Xilinx_Training/Lab5/genLoops.srcs/sources_1/imports/KCU105/uart_led.vhd:71]
WARNING: [Synth 8-3331] design LED_manager has unconnected port selector
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 486.578 ; gain = 153.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 486.578 ; gain = 153.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 486.578 ; gain = 153.539
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "internal_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-5544] ROM "over_sample_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 619.008 ; gain = 285.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reset_bridge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module register8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module LED_manager 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (IBUF_sel_i0) is unused and will be removed from module uart_led.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:02:11 . Memory (MB): peak = 653.023 ; gain = 319.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:02:12 . Memory (MB): peak = 653.023 ; gain = 319.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:02:13 . Memory (MB): peak = 653.543 ; gain = 320.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:02:19 . Memory (MB): peak = 653.543 ; gain = 320.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:02:20 . Memory (MB): peak = 653.543 ; gain = 320.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:02:21 . Memory (MB): peak = 653.543 ; gain = 320.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:02:22 . Memory (MB): peak = 653.543 ; gain = 320.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:02:23 . Memory (MB): peak = 653.543 ; gain = 320.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:02:24 . Memory (MB): peak = 653.543 ; gain = 320.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |LUT1    |     2|
|3     |LUT2    |     4|
|4     |LUT3    |     4|
|5     |LUT4    |     6|
|6     |LUT5    |    13|
|7     |LUT6    |    15|
|8     |FDPE    |     2|
|9     |FDRE    |    44|
|10    |FDSE    |     3|
|11    |IBUF    |     2|
|12    |IBUFGDS |     1|
|13    |OBUF    |     8|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+--------------+------+
|      |Instance                |Module        |Cells |
+------+------------------------+--------------+------+
|1     |top                     |              |   105|
|2     |  LEDman                |LED_manager   |    16|
|3     |    regCh1              |register8     |     8|
|4     |  meta_harden_rst_i0    |reset_bridge  |     2|
|5     |  uart_rx_i0            |uart_rx       |    75|
|6     |    meta_harden_rxd_i0  |meta_harden   |     2|
|7     |    uart_baud_gen_rx_i0 |uart_baud_gen |    14|
|8     |    uart_rx_ctl_i0      |uart_rx_ctl   |    59|
+------+------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:02:28 . Memory (MB): peak = 653.543 ; gain = 320.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:02:28 . Memory (MB): peak = 653.543 ; gain = 320.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:02:28 . Memory (MB): peak = 653.543 ; gain = 320.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 759.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:02:54 . Memory (MB): peak = 759.309 ; gain = 439.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 759.309 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'L:/Xilinx_Training/Lab5/genLoops.runs/synth_1/uart_led.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 759.309 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file uart_led_utilization_synth.rpt -pb uart_led_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 15 17:02:28 2022...
