// EL1 monitor. Runs inside the VM beside translated x86 code, which stays at EL0 in both x86 rings: guest kernel code never
// holds EL1, so a wild kernel store cannot reach this monitor's tables. Fast x86 paths (syscall, faults, iret, CR3, page-table
// writes) finish here; only translation misses, devices and unknown MSRs reach the host through mon_hvc.
#include <stdbool.h>
#include <stddef.h>
#include <stdint.h>
#include "engine_abi.h"

typedef uint8_t u8;
typedef uint16_t u16;
typedef uint32_t u32;
typedef uint64_t u64;
typedef int64_t i64;

register EngineCtx *c __asm__("x18");

void mon_hvc(void);
void mon_fp_save(void *);
void mon_fp_restore(void *);
void mon_enter_guest(void);
_Noreturn void mon_restart(void);

static inline void sysreg_isb(void) { __asm__ volatile("isb"); }
#define RSR(name) ({ u64 v_; __asm__ volatile("mrs %0, " #name : "=r"(v_)); v_; })
#define WSR(name, v) __asm__ volatile("msr " #name ", %0" : : "r"((u64)(v)))

void *memset(void *d, int v, unsigned long n) {
    u8 *p = d;
    while (n--)
        *p++ = (u8)v;
    return d;
}
void *memcpy(void *d, const void *s, unsigned long n) {
    u8 *p = d;
    const u8 *q = s;
    while (n--)
        *p++ = *q++;
    return d;
}

// ---- One vCPU's own state ----
// x18 picks the vCPU. EngineCtx is reachable from EL0, so what the monitor keeps for itself sits at a fixed distance from it, in EL1 memory, with the stack at the
// slot's top. The defines keep the old names: this state was statics, and a static in this file is now shared by every vCPU, so it must either move here or be locked.
typedef struct {
    bool mon_resync, walk_any_tables, evicting, event_delivered, code_cache_reset;
    u32 zap_why, deliver_depth;
    u64 pt_step_slot, *pt_step_pte, pt_step_va;
    u64 note_wait_cr3, note_wait_status;
    u64 rs_saved[MAX_VIEWS]; // where this vCPU's return stack stood when it left each view. 0: not been there yet
    u32 lock_depth, rs_epoch;
    u64 smc_held; // frame + 1: this vCPU's one-off store to a code frame hasn't run yet, so nobody may protect that frame again
    bool tracked_new; // a fill just started protecting a guest table, so what it read of that table may predate the protection
    u32 pin[2]; // view index + 1 of the current address space, by CPL 0 or 3. Eviction leaves these alone, so a CPL change needs no lock
    u32 xfl;
    u8 fx_area[512] __attribute__((aligned(16))); // the x87 save formats, one at a time
} MonCpu;
_Static_assert(sizeof(MonCpu) <= CTX_SLOT / 2, "the rest of the slot is the stack");
_Static_assert(sizeof(EngineCtx) <= CTX_SLOT, "EngineCtx outgrew its slot");
_Static_assert(OFF_MON_CPU + MAX_VCPUS * CTX_SLOT <= OFF_STUBS, "per-vCPU slots run past monitor data");
_Static_assert(OFF_CTX + MAX_VCPUS * CTX_SLOT <= OFF_RSTACKS, "contexts run past their region");
#define me ((MonCpu *)((u64)c + (OFF_MON_CPU - OFF_CTX)))
#define c0 ((EngineCtx *)(PRIV_VA + OFF_CTX)) // what the host publishes once for the VM lives in the first context
#define cpu_index() ((u32)(((u64)c - (PRIV_VA + OFF_CTX)) / CTX_SLOT))
#define mon_resync (me->mon_resync)
#define walk_any_tables (me->walk_any_tables)
#define evicting (me->evicting)
#define event_delivered (me->event_delivered)
#define code_cache_reset (me->code_cache_reset)
#define zap_why (me->zap_why)
#define deliver_depth (me->deliver_depth)
#define pt_step_slot (me->pt_step_slot)
#define pt_step_pte (me->pt_step_pte)
#define pt_step_va (me->pt_step_va)
#define note_wait_cr3 (me->note_wait_cr3)
#define note_wait_status (me->note_wait_status)
#define xfl (me->xfl)

// ---- Shared state ----
// One lock over views, the shadow pool, rmap, mirrors and page_info, with no cost beyond a load at one vCPU. See "Multi-vCPU" in DESIGN.md, which has the measurements
// that justify holding it on a shadow fill or a page-table store. Nested takers just count, and `stop` lets go, since it abandons the stack that took it.
static u32 mon_lock_word;
#define smp (c0->vcpu_count > 1)
static inline void mon_lock(void) {
    if (!smp || me->lock_depth++)
        return;
    for (;;) {
        if (!__atomic_load_n(&mon_lock_word, __ATOMIC_RELAXED) && !__atomic_exchange_n(&mon_lock_word, 1, __ATOMIC_ACQUIRE))
            return;
        __asm__ volatile("yield"); // shortcut: no limit, so a holder that loses its core makes others spin. A limit and an hvc to yield, if a boot on a full machine shows it
    }
}
static inline void mon_unlock(void) {
    if (smp && me->lock_depth && !--me->lock_depth)
        __atomic_store_n(&mon_lock_word, 0, __ATOMIC_RELEASE);
}
static inline void mon_unlock_all(void) {
    if (smp && me->lock_depth) {
        me->lock_depth = 0;
        __atomic_store_n(&mon_lock_word, 0, __ATOMIC_RELEASE);
    }
}
// Bumped when blocks die, so that every other vCPU drops its return stacks at its next way out of the monitor, which any x86 serialising event or interrupt passes through.
static u32 rs_epoch_shared;

// ---- Host calls ----
_Noreturn static void stop(u64 reason, u64 rip, u64 a, u64 b, u64 d);

static inline void hostcall(u64 code) {
    register u64 x0 __asm__("x0") = code;
    __asm__ volatile("hvc #1" : : "r"(x0) : "memory");
}

// ---- Layout ----
#define PRIV(off) ((void *)(PRIV_VA + (off)))
#define RAM(gpa) ((void *)(RAM_ALIAS_VA + (gpa)))
#define IPA_TO_VA(ipa) (PRIV_VA + ((ipa) - PRIV_IPA))
#define VA_TO_IPA(va) (PRIV_IPA + ((va) - PRIV_VA))
#define SPSR_NZCV_C (1ULL << 29)
#define SPSR_SS (1ULL << 21)

#define PTE_VALID 3ULL
#define PTE_AF (1ULL << 10)
#define PTE_SH (3ULL << 8)
#define PTE_NG (1ULL << 11)
#define PTE_UXN (1ULL << 54)
#define PTE_PXN (1ULL << 53)
#define AP_RW (1ULL << 6) // EL0 and EL1 read/write
#define AP_RO (3ULL << 6) // EL0 and EL1 read only
#define PTE_X_MARK (1ULL << 55) // software: code was translated from this page in this view. Valid in invalid entries too.
#define PTE_ADDR 0x0000FFFFFFFFF000ULL

#define X_P 1ULL
#define X_RW 2ULL
#define X_US 4ULL
#define X_A 0x20ULL
#define X_D 0x40ULL
#define X_PS 0x80ULL
#define X_NX (1ULL << 63)
#define X_ADDR 0x000FFFFFFFFFF000ULL

#define RFLAGS_FIXED 2ULL
#define RF_CF 1ULL
#define RF_PF 4ULL
#define RF_AF 0x10ULL
#define RF_ZF 0x40ULL
#define RF_SF 0x80ULL
#define RF_TF 0x100ULL
#define RF_IF 0x200ULL
#define RF_DF 0x400ULL
#define RF_OF 0x800ULL
#define RF_IOPL 0x3000ULL
#define RF_NT 0x4000ULL
#define RF_RF 0x10000ULL
#define RF_VM 0x20000ULL
#define RF_AC 0x40000ULL
#define RF_ARITH (RF_CF | RF_PF | RF_AF | RF_ZF | RF_SF | RF_OF)

// ---- Views: an x86 address space seen from one privilege level ----
typedef struct {
    u64 cr3; // masked: table address and PCID
    u32 cpl, valid; // cpl: 4 added in compatibility mode, whose code at any rip decodes differently
    u32 sees_shared, pad_shared; // sees_shared: its lookup table may hold blocks of a shared domain
    u64 root0, root1; // VA of shadow roots
    u64 ttbr0, ttbr1;
    u64 hash_va;
    u64 last_used;
    u32 keeper, pad;
} View;
static View views[MAX_VIEWS];
static u32 view_count;
// Each view has a return stack per vCPU: two vCPUs can run one address space at once.
static inline u64 view_rs_top(u32 idx) { return PRIV_VA + engine_off_rstacks(cpu_index()) + (u64)(idx + 1) * RSTACK_SLOT - 16; }

// ---- Shadow page pool ----
typedef struct {
    u64 guest_table; // GPA of the guest table this mirrors; ~0 for a fracture of a large page
    u64 va_base;
    u32 view;
    u32 level; // 3 root .. 0 leaf table
    u32 next_mirror; // pool index + 1: next shadow table mirroring the same guest frame
    u32 writes; // guest writes since the last walk through this table
    u64 *parent; // the shadow entry pointing here; null for roots
} ShadowDesc;

#define POOL_PAGES (SHADOW_POOL_BYTES / 4096)
#define POOL_VA (PRIV_VA + OFF_PT + PT_STATIC_BYTES)
static ShadowDesc *const desc = (ShadowDesc *)PRIV(OFF_SHADOW_META);
#define MIRROR_HEAD_OFF (OFF_SHADOW_META + (16ULL << 20)) // u32 per guest frame
#define RMAP_HEAD_OFF (OFF_SHADOW_META + (48ULL << 20)) // u32 per guest frame
#define RMAP_NODES_OFF (OFF_SHADOW_META + (80ULL << 20))
#define RMAP_NODES ((64ULL << 20) / 8)
typedef struct {
    u32 pte; // pool byte offset / 8
    u32 next;
} RmapNode;
static u32 *const mirror_head = (u32 *)PRIV(MIRROR_HEAD_OFF);
static u32 *const rmap_head = (u32 *)PRIV(RMAP_HEAD_OFF);
static RmapNode *const rmap_nodes = (RmapNode *)PRIV(RMAP_NODES_OFF);
static u8 *const page_info = (u8 *)PRIV(OFF_PAGEINFO);
static u32 pool_next, pool_free_head, pool_free_count, rmap_next = 1, rmap_free;
static u64 hole_entry_priv, hole_entry_ram; // root-level descriptors for the private slots

static inline u64 *pool_page(u32 idx) { return (u64 *)(POOL_VA + (u64)idx * 4096); }
static inline u32 pool_index(const void *p) { return (u32)(((u64)p - POOL_VA) >> 12); }
// ram_size is the top of RAM: below it there can be holes, which belong to devices.
static inline bool is_ram(u64 gpa) { return gpa < c->ram_size && (page_info[gpa >> 12] & PI_RAM); }
static inline bool is_direct(u64 gpa) { return gpa < c->ram_size && (page_info[gpa >> 12] & PI_DIRECT); }


static u32 pool_alloc(u32 view, u32 level, u64 guest_table, u64 va_base) {
    u32 idx;
    if (pool_free_head) {
        idx = pool_free_head - 1;
        pool_free_head = *(u32 *)pool_page(idx);
        pool_free_count--;
    } else if (pool_next < (c->pool_limit ? c->pool_limit : POOL_PAGES)) {
        idx = pool_next++;
    } else {
        stop(STOP_SHADOW_FULL, 0, 1, pool_next, 0); // pool_reclaim runs first on every path that allocates
    }
    memset(pool_page(idx), 0, 4096);
    ShadowDesc *d = &desc[idx];
    d->guest_table = guest_table;
    d->va_base = va_base;
    d->view = view;
    d->level = level;
    d->next_mirror = 0;
    d->writes = 0;
    d->parent = 0;
    if (guest_table != ~0ULL && guest_table < c->ram_size) {
        u32 fr = (u32)(guest_table >> 12);
        d->next_mirror = mirror_head[fr];
        mirror_head[fr] = idx + 1;
    }
    return idx;
}

// ---- TLB ----
static inline void tlbi_va(u32 asid, u64 va) {
    u64 op = (u64)asid << 48 | ((va >> 12) & 0xFFFFFFFFFFFULL);
    __asm__ volatile("dsb ishst\n tlbi vae1is, %0\n dsb ish\n isb" : : "r"(op));
}
static inline void tlbi_all(void) { __asm__ volatile("dsb ishst\n tlbi vmalle1is\n dsb ish\n isb"); }
static inline u32 view_asid(u32 v) { return v + 1; }

// ---- x86 page walk ----
typedef struct {
    bool ok;
    u32 fault_err; // x86 page-fault error code when !ok
    u64 gpa; // of the addressed byte
    u64 *leaf; // alias pointer to the leaf entry
    u64 *chain[4]; // alias pointers to the entries used, chain[3] is the PML4E
    u64 read[4]; // what each held
    int leaf_level;
    bool user, write, nx; // effective permissions
    bool dirty;
} Walk;

static inline bool canonical(u64 va) { return (u64)((i64)(va << 16) >> 16) == va; }

// Permission logic mirrors the SDM for CR0.WP=1 (enforced at CR0 writes) without SMAP (not advertised, stopped at CR4 writes).
// access: bit 1 write, bit 2 user, bit 4 fetch.
static void track_root(View *v, u64 va, const Walk *w);
// walk_any_tables: the tables may be a dead process's, freed and poisoned: a slot pointing outside RAM just ends the walk

static Walk x86_walk(u64 cr3, u64 va, u32 access, bool set_ad) {
    Walk w = {0};
    w.user = true;
    w.write = true;
    w.fault_err = access & (2 | 4 | 16);
    if (!canonical(va)) {
        w.fault_err = ~0u; // #GP, not #PF
        return w;
    }
    u64 table = cr3 & X_ADDR;
    bool nxe = c->efer & (1ULL << 11);
    for (int level = 3; level >= 0; level--) {
        if (!is_ram(table)) {
            if (walk_any_tables)
                return w;
            stop(STOP_UNSUPPORTED, 0, 1, table, va); // x86 page table outside RAM
        }
        u64 *ep = (u64 *)RAM(table + ((va >> (12 + 9 * level)) & 0x1ff) * 8);
        u64 e = *ep;
        w.chain[level] = ep;
        w.read[level] = e;
        if (!(e & X_P))
            return w;
        w.user = w.user && (e & X_US);
        w.write = w.write && (e & X_RW);
        if (nxe && (e & X_NX))
            w.nx = true;
        if (level == 0 || (level < 3 && (e & X_PS))) {
            u64 size = 1ULL << (12 + 9 * level);
            u64 base = level ? (e & X_ADDR & ~(size - 1) & ~(1ULL << 12)) : (e & X_ADDR);
            w.gpa = base | (va & (size - 1));
            w.leaf = ep;
            w.leaf_level = level;
            w.dirty = e & X_D;
            w.fault_err |= 1; // present from here on
            if ((access & 4) && !w.user)
                return w;
            if ((access & 2) && !w.write)
                return w;
            if ((access & 16) && w.nx)
                return w;
            if ((access & 16) && !(access & 4) && w.user && (c->cr4 & (1ULL << 20)))
                return w; // SMEP
            if (set_ad) {
                for (int l = 3; l >= level; l--) {
                    u64 want = w.read[l] | X_A | (l == level && (access & 2) ? X_D : 0);
                    if (want != w.read[l] && !__atomic_compare_exchange_n(w.chain[l], &w.read[l], want, false, __ATOMIC_RELAXED, __ATOMIC_RELAXED))
                        return x86_walk(cr3, va, access, set_ad);
                }
                w.dirty = w.dirty || (access & 2);
            }
            w.ok = true;
            return w;
        }
        table = e & X_ADDR;
    }
    return w;
}

// Guest memory through the walker, for frames and descriptor tables. Returns false on a fault.
static bool guest_read(u64 va, void *out, u32 n, u32 access) {
    u8 *o = out;
    while (n) {
        Walk w = x86_walk(c->cr3, va, access, true);
        if (!w.ok || !is_ram(w.gpa))
            return false;
        u32 chunk = 4096 - (u32)(va & 0xfff);
        if (chunk > n)
            chunk = n;
        memcpy(o, RAM(w.gpa), chunk);
        o += chunk;
        va += chunk;
        n -= chunk;
    }
    return true;
}
static bool guest_write(u64 va, const void *in, u32 n, u32 access) {
    const u8 *o = in;
    while (n) {
        Walk w = x86_walk(c->cr3, va, access | 2, true);
        if (!w.ok || !is_ram(w.gpa))
            return false;
        u32 chunk = 4096 - (u32)(va & 0xfff);
        if (chunk > n)
            chunk = n;
        memcpy(RAM(w.gpa), o, chunk);
        o += chunk;
        va += chunk;
        n -= chunk;
    }
    return true;
}

// ---- rmap: who maps this frame writable ----
static void rmap_add(u64 gpa, u64 *pte) {
    u32 node;
    if (rmap_free) {
        node = rmap_free;
        rmap_free = rmap_nodes[node].next;
    } else {
        if (rmap_next >= RMAP_NODES)
            stop(STOP_SHADOW_FULL, 0, 2, 0, 0);
        node = rmap_next++;
    }
    u32 fr = (u32)(gpa >> 12);
    rmap_nodes[node].pte = (u32)(((u64)pte - POOL_VA) >> 3);
    rmap_nodes[node].next = rmap_head[fr];
    rmap_head[fr] = node;
}
static void rmap_remove(u64 gpa, u64 *pte) {
    u32 fr = (u32)(gpa >> 12), want = (u32)(((u64)pte - POOL_VA) >> 3);
    u32 *link = &rmap_head[fr];
    while (*link) {
        RmapNode *n = &rmap_nodes[*link];
        if (n->pte == want) {
            u32 dead = *link;
            *link = n->next;
            n->next = rmap_free;
            rmap_free = dead;
            return;
        }
        link = &n->next;
    }
}

static inline u64 *rmap_pte(u32 v) { return (u64 *)(POOL_VA + (u64)v * 8); }
static u64 pte_va(const u64 *pte, const ShadowDesc *d) {
    u64 idx = ((u64)pte & 0xfff) >> 3;
    u64 va = d->va_base + (idx << (12 + 9 * d->level));
    return va;
}

// Clears writability of every shadow mapping of this frame.
static void write_protect_frame(u64 gpa) {
    u32 fr = (u32)(gpa >> 12);
    u32 it = rmap_head[fr];
    rmap_head[fr] = 0;
    while (it) {
        RmapNode *n = &rmap_nodes[it];
        u64 *pte = rmap_pte(n->pte);
        u32 next = n->next;
        n->next = rmap_free;
        rmap_free = it;
        ShadowDesc *d = &desc[pool_index(pte)];
        u64 e = *pte;
        if ((e & 1) && (e & AP_RO) == AP_RW) {
            *pte = (e & ~AP_RW) | AP_RO;
            tlbi_va(view_asid(d->view), pte_va(pte, d));
        }
        it = next;
    }
}

// ---- Boundary lookup: ARM pc to x86 rip ----
static BlockEntry *find_block(u64 pc) {
    u64 cc = PRIV_VA + OFF_CC;
    if (pc < cc || pc >= cc + CC_SIZE)
        return 0;
    u32 word = (u32)((pc - cc) >> 2);
    BlockEntry *t = (BlockEntry *)PRIV(OFF_BLOCKS);
    u64 lo = 0, hi = c0->block_count;
    while (lo < hi) {
        u64 mid = (lo + hi) / 2;
        if (t[mid].arm_off <= word)
            lo = mid + 1;
        else
            hi = mid;
    }
    if (!lo)
        return 0;
    BlockEntry *b = &t[lo - 1];
    return word < b->arm_off + b->arm_words ? b : 0;
}

// x86 rip of the instruction containing pc. exact is set when pc is its first word.
static inline bool in_rep_stub(u64 pc) {
    u64 s = PRIV_VA + OFF_STUBS;
    return pc >= s + STUB_OFF_REP_MOVS && pc < s + STUB_OFF_REP_END;
}

static u64 rip_of_pc(u64 pc, bool *exact, bool *found) {
    if (in_rep_stub(pc)) { // inside a rep instruction, called from its block; the loop heads are boundaries
        bool e;
        u64 s = PRIV_VA + OFF_STUBS, rip = rip_of_pc(c->x[R_LR] - 4, &e, found);
        *exact = pc == s + STUB_OFF_REP_MOVS_HEAD || pc == s + STUB_OFF_REP_STOS_HEAD;
        return rip;
    }
    BlockEntry *b = find_block(pc);
    *exact = false;
    *found = b != 0;
    if (!b)
        return 0;
    PcMap *m = (PcMap *)PRIV(OFF_PCMAP) + b->map_off;
    u32 word = (u32)((pc - (PRIV_VA + OFF_CC)) >> 2) - b->arm_off;
    u32 best = 0;
    for (u32 i = 0; i < b->map_count; i++) {
        if (m[i].arm_word <= word)
            best = i;
        else
            break;
    }
    *exact = m[best].arm_word == word;
    return b->rip + m[best].rip_off;
}

static u64 rip_here(u64 pc) {
    bool e, f;
    u64 rip = rip_of_pc(pc, &e, &f);
    if (!f)
        stop(STOP_MONITOR_FAULT, 0, c->esr, c->far, pc);
    return rip;
}

// ---- Stops ----
// A stop this instruction can come back from, in hybrid mode. The state is precise at every rip passed to stop: nothing guest-visible changes
// before an instruction's last access. Stops with no rip are about the engine's own limits, and stay final.
static void irq_deliver_now(u64 rip, u32 apic_vector);
_Noreturn static void stop(u64 reason, u64 rip, u64 a, u64 b, u64 d) {
    mon_unlock_all();
    bool resumable = c->hybrid && rip && (reason == STOP_UNTRANSLATED || reason == STOP_UNSUPPORTED || reason == STOP_FALLBACK);
    // A vector already taken from QEMU's APIC goes first. The instruction restarts on return from the handler, and the host never sits on
    // an interrupt it cannot see through a long stay on TCG.
    if (resumable && c->irq_pending && (c->rflags_sys & RF_IF) && rip != c->irq_shadow_rip) {
        irq_deliver_now(rip, 0);
        mon_restart();
    }
    c->req_a[0] = reason;
    c->req_a[1] = rip;
    c->req_a[2] = a;
    c->req_a[3] = b;
    c->req_a[4] = d;
    if (resumable) {
        c->req_r[0] = rip;
        hostcall(HC_FALLBACK);
        mon_resync = true;
        mon_restart();
    }
    for (;;)
        hostcall(HC_STOP);
}

void mon_bug(void) {
    stop(STOP_MONITOR_FAULT, 0, RSR(esr_el1), RSR(far_el1), RSR(elr_el1));
}

// ---- RFLAGS ----
static inline u32 parity_even(u64 v) { return !(__builtin_popcountll(v & 0xff) & 1); }

static u64 rflags_get(void) {
    u64 nz = c->spsr, r = c->rflags_sys;
    if (!(nz & SPSR_NZCV_C))
        r |= RF_CF;
    if (nz & (1ULL << 30))
        r |= RF_ZF;
    if (nz & (1ULL << 31))
        r |= RF_SF;
    if (nz & (1ULL << 28))
        r |= RF_OF;
    if (parity_even(c->x[R_PF]))
        r |= RF_PF;
    if ((c->x[R_AF] ^ c->x[R_PF]) & 0x10)
        r |= RF_AF;
    if (c->df < 0)
        r |= RF_DF;
    return r;
}

static void rflags_set(u64 r) {
    u64 s = c->spsr & ~(0xFULL << 28);
    if (!(r & RF_CF))
        s |= SPSR_NZCV_C;
    if (r & RF_ZF)
        s |= 1ULL << 30;
    if (r & RF_SF)
        s |= 1ULL << 31;
    if (r & RF_OF)
        s |= 1ULL << 28;
    c->spsr = s;
    c->x[R_PF] = (r & RF_PF) ? 0 : 1;
    c->x[R_AF] = c->x[R_PF] ^ (r & RF_AF);
    c->df = (r & RF_DF) ? -1 : 1;
    c->rflags_sys = (r & ~(RF_ARITH | RF_DF)) | RFLAGS_FIXED;
}

// ---- Views ----
static void view_rs_prepare(u32 idx) {
    me->rs_saved[idx] = view_rs_top(idx);
    u64 *sent = (u64 *)view_rs_top(idx);
    sent[0] = ~0ULL; // never equals a canonical return address, so popping the sentinel misses
    sent[1] = 0;
}

static void view_build(u32 idx, u64 key, u32 cpl) {
    View *v = &views[idx];
    v->cr3 = key;
    v->cpl = cpl;
    u32 r0 = pool_alloc(idx, 3, key & X_ADDR, 0);
    u32 r1 = pool_alloc(idx, 3, key & X_ADDR, 0xFFFF000000000000ULL); // upper half of the same guest table
    v->root0 = (u64)pool_page(r0);
    v->root1 = (u64)pool_page(r1);
    ((u64 *)v->root0)[(PRIV_VA >> 39) & 0x1ff] = hole_entry_priv;
    ((u64 *)v->root0)[(RAM_ALIAS_VA >> 39) & 0x1ff] = hole_entry_ram;
    v->ttbr0 = VA_TO_IPA(v->root0) | (u64)view_asid(idx) << 48;
    v->ttbr1 = VA_TO_IPA(v->root1);
    v->hash_va = PRIV_VA + OFF_HASH + (u64)idx * HASH_BYTES;
    view_rs_prepare(idx);
    // The monitor is about to fetch through this root. Unlike a guest access, a walk that sees the private slot before these stores reach memory can't refault
    // and retry: it is a fatal instruction abort at EL1.
    __asm__ volatile("dsb ishst");
    v->valid = 1;
}


static void zap_table(u32 idx);
static void reset_all_return_stacks(void);
static inline u32 view_asid(u32 v);

// Takes the least recently used view for reuse, or returns MAX_VIEWS if none may go. A view that keeps a shared kernel domain's marks stays.
static bool view_pinned(u32 idx) {
    for (u32 cpu = 0; cpu < c0->vcpu_count; cpu++) {
        MonCpu *m = (MonCpu *)(PRIV_VA + OFF_MON_CPU + cpu * CTX_SLOT);
        if (m->pin[0] == idx + 1 || m->pin[1] == idx + 1)
            return true;
    }
    return false;
}

static u32 view_evict(void) {
    u32 best = MAX_VIEWS;
    for (u32 i = 0; i < view_count; i++)
        if (views[i].valid && !views[i].keeper && i != c->view && !view_pinned(i) && (best == MAX_VIEWS || views[i].last_used < views[best].last_used))
            best = i;
    if (best == MAX_VIEWS)
        return best;
    View *v = &views[best];
    c->stat_view_evictions++;
    // Code marks need no invalidation one by one: the host drops all the view's own blocks together.
    evicting = true;
    zap_table(pool_index((void *)v->root0));
    zap_table(pool_index((void *)v->root1));
    evicting = false;
    __asm__ volatile("dsb ishst\n tlbi aside1is, %0\n dsb ish\n isb" : : "r"((u64)view_asid(best) << 48));
    c->req_a[0] = best;
    hostcall(HC_VIEW_DROP);
    v->valid = 0;
    if (smp)
        reset_all_return_stacks();
    return best;
}

// zap_why, for the tally: what the next zaps are for
static void zap_entry(u64 *e, const ShadowDesc *d);

// Every path that allocates shadow tables comes through here first, while it holds no pointer into them. Old views go first; if the running
// view and the keepers fill the pool alone, their shadows are dropped and refill on demand, and their translations go with their marks.
#define POOL_MARGIN 16
static void shadow_drop_all(void) {
    for (u32 i = 0; i < view_count; i++) {
        if (!views[i].valid)
            continue;
        ShadowDesc *d0 = &desc[pool_index((void *)views[i].root0)], *d1 = &desc[pool_index((void *)views[i].root1)];
        for (int n = 0; n < 256; n++) {
            u64 *r0 = (u64 *)views[i].root0 + n, *r1 = (u64 *)views[i].root1 + 256 + n;
            if (*r0)
                zap_entry(r0, d0);
            if (*r1)
                zap_entry(r1, d1);
        }
    }
    tlbi_all();
    reset_all_return_stacks();
}

static void pool_reclaim(void) {
    u32 limit = c->pool_limit ? c->pool_limit : POOL_PAGES;
    while (pool_free_count + (limit > pool_next ? limit - pool_next : 0) < POOL_MARGIN) {
        c->stat_pool_reclaim++;
        zap_why = KILL_RECLAIM;
        if (view_evict() != MAX_VIEWS)
            continue;
        shadow_drop_all();
        if (pool_free_count + (limit > pool_next ? limit - pool_next : 0) < POOL_MARGIN)
            stop(STOP_SHADOW_FULL, 0, 2, pool_free_count, 0);
    }
}

static View *view_find_locked(u64 cr3_key, u32 cpl) {
    for (u32 i = 0; i < view_count; i++)
        if (views[i].cr3 == cr3_key && views[i].cpl == cpl && views[i].valid)
            return &views[i];
    pool_reclaim();
    u32 idx = MAX_VIEWS;
    for (u32 i = 0; i < view_count; i++)
        if (!views[i].valid)
            idx = i;
    if (idx == MAX_VIEWS) {
        if (view_count < MAX_VIEWS)
            idx = view_count++;
        else if ((idx = view_evict()) == MAX_VIEWS)
            stop(STOP_UNSUPPORTED, 0, 2, 0, 0); // every view is a keeper or running
    }
    view_build(idx, cr3_key, cpl);
    return &views[idx];
}

// A pinned view can't go away, so a CPL change in the same address space touches nothing shared: syscalls and iret stay off the lock.
static View *view_find(u64 cr3_key, u32 cpl) {
    u32 *pin = &me->pin[cpl == 3];
    if (*pin) {
        View *p = &views[*pin - 1];
        if (p->cr3 == cr3_key && p->cpl == cpl)
            return p;
    }
    mon_lock();
    if (*pin) { // out of this CPL's old address space. The other CPL's pin moves when that CPL next comes through
        static u64 unpin_stamp;
        views[*pin - 1].last_used = ++unpin_stamp;
    }
    View *v = view_find_locked(cr3_key, cpl);
    *pin = (u32)(v - views) + 1;
    mon_unlock();
    return v;
}

// The view that keeps code marks for a shared kernel domain: whichever view first translated from it. It is not evicted, so a write to a
// kernel PTE always meets a mark, however many views have come and gone. Shortcut: a fixed table, more slots than kernels use.
static View *domain_keeper(u64 pml4e_target, View *requester) {
    static struct {
        u64 target;
        u32 view;
    } keepers[16];
    static u32 count;
    for (u32 i = 0; i < count; i++)
        if (keepers[i].target == pml4e_target)
            return &views[keepers[i].view];
    if (count == 16)
        stop(STOP_UNSUPPORTED, 0, 16, pml4e_target, 0);
    keepers[count].target = pml4e_target;
    keepers[count].view = (u32)(requester - views);
    count++;
    requester->keeper = 1;
    return requester;
}

static inline u32 view_mode(void) { return c->cpl | (c->compat ? 4 : 0); }
static inline u64 cr3_key(u64 cr3) { return (c->cr4 & (1ULL << 17)) ? (cr3 & (X_ADDR | 0xfff)) : (cr3 & X_ADDR); }

static View *view_current(void) { return &views[c->view]; }

static void view_activate(View *v) {
    View *old = view_current();
    if (old == v)
        return;
    if (((u64 *)v->root0)[(PRIV_VA >> 39) & 0x1ff] != hole_entry_priv) // caught here, a stomped root is a stop with a name and not an abort at EL1
        stop(STOP_UNSUPPORTED, 0, 17, v - views, ((u64 *)v->root0)[(PRIV_VA >> 39) & 0x1ff]);
    me->rs_saved[old - views] = c->x[R_RS];
    if (!me->rs_saved[v - views]) // built by another vCPU
        view_rs_prepare((u32)(v - views));
    c->x[R_RS] = me->rs_saved[v - views];
    c->rs_top = view_rs_top((u32)(v - views));
    c->x[R_HASH] = v->hash_va;
    c->view = (u32)(v - views);
    WSR(ttbr0_el1, v->ttbr0);
    WSR(ttbr1_el1, v->ttbr1);
    __asm__ volatile("isb");
}

static void reset_my_return_stacks(void) {
    for (u32 i = 0; i < view_count; i++)
        if (me->rs_saved[i])
            me->rs_saved[i] = view_rs_top(i);
    c->x[R_RS] = c->rs_top;
}
static void reset_all_return_stacks(void) {
    reset_my_return_stacks();
    if (smp)
        me->rs_epoch = __atomic_add_fetch(&rs_epoch_shared, 1, __ATOMIC_RELAXED);
}

// ---- Shadow fill ----
static u64 *shadow_slot(View *v, u64 va, const Walk *w, int leaf_level_target, u64 **parent_out) {
    bool high = va >> 47;
    u64 table_va = high ? v->root1 : v->root0;
    u32 vi = (u32)(v - views);
    (void)parent_out;
    for (int level = 3; level > leaf_level_target; level--) {
        u64 *t = (u64 *)table_va;
        u64 *e = &t[(va >> (12 + 9 * level)) & 0x1ff];
        if (!(*e & 1)) {
            int child = level - 1;
            // The child mirrors the guest table this entry points at. Below a large page there is none: it is a fracture.
            u64 gt = level > w->leaf_level ? (*w->chain[level] & X_ADDR) : ~0ULL;
            u64 mask = ~((1ULL << (12 + 9 * (child + 1))) - 1);
            u64 base = va & mask;
            u32 idx = pool_alloc(vi, (u32)child, gt, base);
            desc[idx].parent = e;
            desc[idx].writes = 0;
            if (gt != ~0ULL && gt < c->ram_size && !(page_info[gt >> 12] & PI_PT)) {
                page_info[gt >> 12] |= PI_PT;
                write_protect_frame(gt);
                me->tracked_new = true;
            }
            *e = VA_TO_IPA((u64)pool_page(idx)) | PTE_VALID;
        }
        table_va = IPA_TO_VA(*e & PTE_ADDR);
        desc[pool_index((void *)table_va)].writes = 0;
    }
    return &((u64 *)table_va)[(va >> (12 + 9 * leaf_level_target)) & 0x1ff];
}

static void track_root(View *v, u64 va, const Walk *w);

// Installs a 4 KB entry for va. A large x86 page fractures into shadow leaves, each still honouring A/D at the x86 leaf.
static u64 *shadow_install(View *v, u64 va, const Walk *w, bool want_write) {
    track_root(v, va, w);
    u64 *slot = shadow_slot(v, va, w, 0, 0);
    u64 old = *slot;
    u64 gpa = w->gpa & ~0xfffULL;
    u64 pte = gpa | PTE_VALID | PTE_AF | PTE_SH | PTE_NG | PTE_PXN | PTE_UXN | (old & PTE_X_MARK);
    bool writable = want_write && w->write && w->dirty;
    u8 pi = gpa < c->ram_size ? page_info[gpa >> 12] : 0;
    if (writable && (pi & (PI_CODE | PI_PT)))
        writable = false;
    pte |= writable ? AP_RW : AP_RO;
    if ((old & 1) && (old & AP_RO) == AP_RW && (old & PTE_ADDR) != gpa)
        rmap_remove(old & PTE_ADDR, slot);
    bool was_rw = (old & 1) && (old & AP_RO) == AP_RW && (old & PTE_ADDR) == gpa;
    *slot = pte;
    if (writable && !was_rw && gpa < c->ram_size && !(pi & PI_DIRECT)) // nothing write-protects these, and there can be far more than rmap holds
        rmap_add(gpa, slot);
    return slot;
}

static void track_root(View *v, u64 va, const Walk *w) {
    (void)va;
    (void)w;
    u64 gt = v->cr3 & X_ADDR;
    if (gt < c->ram_size && !(page_info[gt >> 12] & PI_PT)) {
        page_info[gt >> 12] |= PI_PT;
        write_protect_frame(gt);
        me->tracked_new = true;
    }
}

// ---- Delivering x86 events ----
// For the tally: what processes start, how they end, and their faults. Rare, so a host call each. shortcut: one wait4 tracked per address space, and the next
// return in that space counts as its return, which another thread of the same process could get wrong.
static void note_process_syscall(u64 next) {
    u64 n = c->x[0];
    bool console_write = (n == 0x2000004 || n == 0x200018d) && c->x[7] <= 2;
    if (!c->hybrid || (!console_write && n != 0x2000001 && n != 0x2000007 && n != 0x2000190 && n != 0x200003b && n != 0x20000f4 && n != 0x2000037))
        return;
    c->req_a[0] = 1;
    c->req_a[1] = next;
    hostcall(HC_NOTE);
    if (n == 0x2000007 || n == 0x2000190) {
        note_wait_cr3 = c->cr3;
        note_wait_status = c->x[6];
    }
}
static void note_wait_returned(u64 rip, u64 user_flags) {
    if (!note_wait_cr3 || note_wait_cr3 != c->cr3)
        return;
    c->req_a[0] = 2;
    c->req_a[1] = rip;
    c->req_a[2] = note_wait_status;
    c->req_a[3] = user_flags & 1; // CF: Darwin's way of saying rax is an errno
    note_wait_cr3 = 0;
    hostcall(HC_NOTE);
}

static inline void note_event(u32 kind, u64 rip, u64 a, u32 vector) {
    if (!c->hybrid)
        return;
    EngineEvent *e = &c->events[c->event_next++ % EVENT_RING];
    e->kind = kind;
    e->vector = vector;
    e->rip = rip;
    e->a = a;
    e->cr3 = c->cr3;
}

static u64 translate_here(u64 rip, u64 site, u32 kind, bool single);
static void reset_all_return_stacks(void);
static void deliver(u32 vector, u32 err, bool has_err, u64 ret_rip, bool sw_int);

static void raise_gp(u32 err, u64 rip) { deliver(13, err, true, rip, false); }

static void shim_fault(u32 vector, u32 err, u64 rip, u64 cr2) {
    c->req_a[5] = cr2;
    stop(STOP_GUEST_FAULT_NO_IDT, rip, vector, err, cr2);
}

static void raise_pf(u64 va, u32 err, u64 rip) {
    if (!c->model_kernel)
        shim_fault(14, err, rip, va);
    c->cr2 = va;
    c->stat_pf_delivered++;
    deliver(14, err, true, rip, false);
}

// ---- Translation requests ----
// The view's indirect-branch table answers for control transfers made here too: a hit was validated at translation time, and any later
// change to that mapping invalidates the entry (PTE_X_MARK). No host exit, no walk.
static u64 view_lookup(u64 rip) {
    u64 *t = (u64 *)c->x[R_HASH];
    u32 h;
    __asm__ volatile(".arch_extension crc\n crc32cx %w0, wzr, %x1" : "=r"(h) : "r"(rip));
    h &= HASH_ENTRIES - 1;
    for (;;) {
        u64 key = t[h * 2];
        if (!key)
            return 0;
        if (key == rip)
            return t[h * 2 + 1];
        h = (h + 1) & (HASH_ENTRIES - 1);
    }
}

static inline void code_changed(u32 *word) {
    __asm__ volatile("dc cvau, %0\n dsb ish\n ic ivau, %0\n dsb ish\n isb" : : "r"(word));
}

// tr_link, for a target this view already knows, with no way out of the VM. Half of all host calls in a fork loop did only this.
static void link_here(u64 site, u32 kind, u64 arm) {
    BlockEntry *from = find_block(site), *to = find_block(arm);
    if (!from || !to || from->key != to->key)
        return; // a link is forever, so it may only join blocks of one domain
    u32 *s = (u32 *)site;
    i64 d = ((i64)arm - (i64)site) >> 2;
    *s = (kind == SVC_CALL ? 0x94000000u : 0x14000000u) | ((u32)d & 0x3ffffff);
    code_changed(s);
    if (kind == SVC_JCC) { // as in tr_link: straight from the conditional branch if it reaches
        u32 *cond = s - s[3];
        i64 off = ((i64)arm - (i64)cond) >> 2;
        if (off >= -(1 << 18) && off < (1 << 18)) {
            *cond = (*cond & ~(0x7ffffu << 5)) | ((u32)off & 0x7ffff) << 5;
            code_changed(cond);
        }
    }
    c->stat_links_here++;
}

// ---- Shared user domains. See "Sharing user translations" in DESIGN.md ----
// A view may look up a shared block only while its own tables lead to the shared directory: zap_entry has it forget them when that slot changes. The directory's
// contents can change for every view at once, and only the keeper sees that: its shadow carries the code marks, and it stays while it maps the directory.
static struct {
    u64 directory, first_cr3;
    u32 first_view, keeper; // keeper is valid once shared
} shared_seen[8];
static u32 shared_seen_next;

// Whether the rip's directory is shared, deciding it now if a second address space has just reached it. Returns its row, or -1.
static int shared_row(const Walk *w, const View *v, u64 rip) {
    if (!c->share_user || c->cpl != 3 || rip < SHARED_USER_BASE || rip >= SHARED_USER_END - 4096 || w->leaf_level == 2)
        return -1;
    u64 directory = *w->chain[2] & X_ADDR;
    for (u32 i = 0; i < 8; i++) {
        if (shared_seen[i].directory != directory)
            continue;
        for (u32 d = 0; d < c0->shared_dir_count; d++)
            if (c0->shared_dirs[d] == directory)
                return (int)i;
        if (shared_seen[i].first_cr3 == v->cr3 || c0->shared_dir_count == SHARED_USER_DIRS)
            return -1;
        c0->shared_dirs[c0->shared_dir_count++] = directory;
        View *first = &views[shared_seen[i].first_view];
        shared_seen[i].keeper = first->valid && first->cr3 == shared_seen[i].first_cr3 ? shared_seen[i].first_view : (u32)(v - views);
        views[shared_seen[i].keeper].keeper = 1;
        return (int)i;
    }
    for (u32 n = 0; n < 8; n++, shared_seen_next = (shared_seen_next + 1) % 8) { // a row in use as shared stays
        bool in_use = false;
        for (u32 d = 0; d < c0->shared_dir_count; d++)
            in_use = in_use || c0->shared_dirs[d] == shared_seen[shared_seen_next].directory;
        if (!in_use)
            break;
    }
    shared_seen[shared_seen_next].directory = directory;
    shared_seen[shared_seen_next].first_cr3 = v->cr3;
    shared_seen[shared_seen_next].first_view = (u32)(v - views);
    shared_seen_next = (shared_seen_next + 1) % 8;
    return -1;
}

// Puts the code mark for a shared page on the keeper, choosing a new one if this one has stopped mapping the directory. Its zap then killed what it marked.
static void shared_mark(int row, u64 va, View *v) {
    u64 directory = shared_seen[row].directory;
    View *k = &views[shared_seen[row].keeper];
    walk_any_tables = true; // it may be a dead process's, with its tables freed and poisoned
    Walk own = x86_walk(k->cr3, va, 0, false);
    walk_any_tables = false;
    if (!k->valid || !own.ok || (*own.chain[2] & X_ADDR) != directory) {
        k->keeper = 0;
        shared_seen[row].keeper = (u32)(v - views);
        k = v;
        k->keeper = 1;
        own = x86_walk(k->cr3, va, 0, false);
        if (!own.ok)
            return; // the block's own page is gone from under it: its next use faults
    }
    track_root(k, va, &own);
    *shadow_slot(k, va, &own, 0, 0) |= PTE_X_MARK;
}

static u64 translate_here(u64 rip, u64 site, u32 kind, bool single) {
    View *v = view_current();
    if (!single) {
        u64 hit = view_lookup(rip);
        if (hit) {
            if (site && kind)
                link_here(site, kind, hit);
            return hit;
        }
        if (!site && !kind)
            kind = SVC_LOOKUP_MISS;
    }
    Walk w = x86_walk(c->cr3, rip, 16 | (c->cpl == 3 ? 4 : 0), true);
    if (!w.ok) {
        if (w.fault_err == ~0u) {
            if (!c->model_kernel)
                shim_fault(13, 0, rip, rip);
            raise_gp(0, rip);
        } else
            raise_pf(rip, w.fault_err, rip);
        return c->elr;
    }
    if (c->hybrid && !is_ram(w.gpa))
        stop(STOP_FALLBACK, rip, FB_FETCH_NOT_RAM, w.gpa, 0);
    mon_lock();
    int shared = single ? -1 : shared_row(&w, v, rip);
    mon_unlock();
    c->req_a[0] = c->view;
    c->req_a[1] = rip;
    c->req_a[2] = site;
    c->req_a[3] = kind;
    c->req_a[4] = single;
    c->req_a[5] = c->cr3;
    hostcall(HC_TRANSLATE);
    u64 fault = c->req_r[1];
    if (fault) {
        if (!c->model_kernel)
            shim_fault(14, 0x10, rip, fault - 1);
        Walk f = x86_walk(c->cr3, fault - 1, 16 | (c->cpl == 3 ? 4 : 0), false);
        if (c->hybrid && f.ok) // mapped, but the rest of the instruction is not in RAM
            stop(STOP_FALLBACK, rip, FB_FETCH_NOT_RAM, f.gpa, 0);
        raise_pf(fault - 1, f.fault_err, rip);
        return c->elr;
    }
    if (c->tr_flushed) {
        c->tr_flushed = 0;
        code_cache_reset = true;
        reset_all_return_stacks();
    }
    if (single)
        return c->req_r[0]; // runs once and stays unregistered: nothing to protect, and its page must stay writable
    mon_lock();
    // A vCPU writing a code frame gets to finish first. Otherwise another calling into that frame translates and protects it again before the one-off store runs, and the
    // store faults for ever. It lets go at its next monitor entry, one instruction away, so this is short and needs nothing from here.
    for (u32 cpu = 0; smp && cpu < c0->vcpu_count; cpu++) {
        MonCpu *m = (MonCpu *)(PRIV_VA + OFF_MON_CPU + cpu * CTX_SLOT);
        u64 held = __atomic_load_n(&m->smc_held, __ATOMIC_ACQUIRE);
        if (m != me && held && (held == (c->req_r[2] & ~1ULL) + 1 || held == (c->req_r[3] & ~1ULL) + 1)) {
            mon_unlock();
            __asm__ volatile("yield");
            if (c->stop_requested) // that vCPU may itself be waiting for this one to leave the code cache, which it can do here
                hostcall(HC_PARK);
            if (c->tr_flushed) { // and what the host translated above went with it
                c->tr_flushed = 0;
                code_cache_reset = true;
                reset_all_return_stacks();
                return translate_here(rip, 0, 0, false);
            }
            mon_lock();
            cpu = ~0u; // and look at them all again
        }
    }
    pool_reclaim();
    bool newly_code = false;
    // Every frame code was read from is write-protected, so a later store invalidates it, and every page-table entry on the
    // way is tracked by marking the leaf slot.
    for (int i = 2; i < 4; i++) {
        u64 fr = c->req_r[i];
        if (!(fr & 1))
            continue;
        u64 gpa = fr & ~1ULL;
        if (!(page_info[gpa >> 12] & PI_CODE)) {
            page_info[gpa >> 12] |= PI_CODE;
            write_protect_frame(gpa);
            newly_code = true;
        }
    }
    track_root(v, rip, &w);
    if (shared >= 0) { // this view just needs its own path built, so that a change to its slot above the directory reaches zap_entry
        shadow_slot(v, rip, &w, 0, 0);
        v->sees_shared = 1;
        shared_mark(shared, rip, v);
        if (c->req_r[3])
            shared_mark(shared, (rip & ~0xfffULL) + 4096, v);
    } else if (c->share_user && c->cpl == 0 && (rip >> 47)) {
        // As for a shared user domain: only the keeper's marks kill, as this view may well be a process about to exit, which would take the kernel's translations with it.
        shadow_slot(v, rip, &w, 0, 0);
        v->sees_shared = 1;
        View *keeper = domain_keeper(*w.chain[3] & X_ADDR, v);
        *shadow_slot(keeper, rip, &w, 0, 0) |= PTE_X_MARK;
        if (c->req_r[3]) {
            u64 next = (rip & ~0xfffULL) + 4096;
            Walk w2 = x86_walk(c->cr3, next, 0, false);
            if (w2.ok)
                *shadow_slot(keeper, next, &w2, 0, 0) |= PTE_X_MARK;
        }
    } else {
        *shadow_slot(v, rip, &w, 0, 0) |= PTE_X_MARK;
        if (c->cpl == 0 && (rip >> 47)) { // shared with other views: the domain's keeper must see writes to this mapping too
            View *keeper = domain_keeper(*w.chain[3] & X_ADDR, v);
            if (keeper != v)
                *shadow_slot(keeper, rip, &w, 0, 0) |= PTE_X_MARK;
        }
        if (c->req_r[3]) { // a straddling instruction: a change to the next page's mapping must invalidate this block as well
            u64 next = (rip & ~0xfffULL) + 4096;
            Walk w2 = x86_walk(c->cr3, next, 0, false);
            if (w2.ok)
                *shadow_slot(v, next, &w2, 0, 0) |= PTE_X_MARK;
        }
    }
    if (smp) {
        // The host read code and tables with nothing protecting them. From here a store or remap finds this block, and anything earlier shows now: look again, and if
        // it moved or the frame was not protected when read, what was translated may be stale. shortcut: a first block on a frame is translated twice; marking its first
        // frame before the host call would save that, if cold code shows up in a profile.
        Walk now = x86_walk(c->cr3, rip, 16 | (c->cpl == 3 ? 4 : 0), true);
        if (newly_code || !now.ok || (now.gpa & ~0xfffULL) != (c->req_r[2] & ~1ULL)) {
            u64 r2 = c->req_r[2], r3 = c->req_r[3];
            mon_unlock();
            c->req_a[1] = KILL_STORE;
            c->req_a[0] = r2 & ~1ULL;
            hostcall(HC_SMC);
            if (r3 & 1) {
                c->req_a[0] = r3 & ~1ULL;
                hostcall(HC_SMC);
            }
            reset_all_return_stacks();
            return translate_here(rip, 0, 0, false);
        }
    }
    mon_unlock();
    return c->req_r[0];
}

// ---- Page-table writes ----


static void zap_entry(u64 *e, const ShadowDesc *d) {
    u64 v = *e;
    if (!v)
        return;
    *e = 0;
    if (d->level == 0) {
        u64 va = pte_va(e, d);
        if (v & 1) {
            if ((v & AP_RO) == AP_RW && (v & PTE_ADDR) < c->ram_size)
                rmap_remove(v & PTE_ADDR, e);
            if (!evicting)
                tlbi_va(view_asid(d->view), va);
        }
        if ((v & PTE_X_MARK) && !evicting) {
            walk_any_tables = true;
            Walk now = (v & 1) ? x86_walk(views[d->view].cr3, va, 0, false) : (Walk){0};
            walk_any_tables = false;
            c->req_a[0] = d->view;
            c->req_a[1] = va;
            c->req_a[2] = zap_why;
            c->req_a[3] = now.ok && (now.gpa & ~0xfffULL) == (v & PTE_ADDR); // the guest's mapping of this page has not moved
            c->req_a[4] = views[d->view].keeper || !c->share_user;
            hostcall(HC_VIEW_INVALIDATE_VA);
            reset_all_return_stacks();
        }
    } else if (v & 1) {
        bool kernel_slot = d->level == 3 && (((u64)e & 0xfff) >> 3) >= 256;
        if ((kernel_slot || (d->level == 2 && pte_va(e, d) == SHARED_USER_BASE)) && views[d->view].sees_shared && !evicting) { // what its lookups mean may have changed
            views[d->view].sees_shared = 0;
            c->req_a[0] = d->view;
            hostcall(HC_VIEW_FORGET);
            reset_all_return_stacks(); // a return needs no lookup, and it could land on one of those blocks
        }
        zap_table(pool_index((void *)IPA_TO_VA(v & PTE_ADDR)));
    }
}

static void zap_table(u32 idx) {
    ShadowDesc *d = &desc[idx];
    u64 *t = pool_page(idx);
    for (int i = 0; i < 512; i++) {
        if (d->level == 3 && (u64)i == ((PRIV_VA >> 39) & 0x1ff))
            continue; // the private slots of a root are not shadows
        if (d->level == 3 && (u64)i == ((RAM_ALIAS_VA >> 39) & 0x1ff))
            continue;
        if (t[i])
            zap_entry(&t[i], d);
    }
    if (d->guest_table != ~0ULL && d->guest_table < c->ram_size) {
        u32 *link = &mirror_head[d->guest_table >> 12];
        while (*link) {
            if (*link == idx + 1) {
                *link = d->next_mirror;
                break;
            }
            link = &desc[*link - 1].next_mirror;
        }
    }

    *(u32 *)t = pool_free_head;
    pool_free_head = idx + 1;
    pool_free_count++;
    __asm__ volatile("dsb ishst");
}

// A guest wrote a tracked table: drop every shadow entry that mirrors the slot. The next access refaults and refills.
// A frame written many times with no walk through it in between has stopped being a page table (a freed one reused as data, say). Unshadow
// it, or every store to it would trap for as long as the frame lives.
#define PT_FLOOD_WRITES 64
static void pt_slot_changed(u64 gpa_slot) {
    u32 fr = (u32)(gpa_slot >> 12), i = (u32)((gpa_slot & 0xfff) >> 3);
    zap_why = KILL_PT_LEAF;
    for (u32 it = mirror_head[fr], next; it; it = next) {
        ShadowDesc *d = &desc[it - 1];
        u64 *t = pool_page(it - 1);
        next = d->next_mirror;
        if (d->level < 3 && d->parent && ++d->writes > PT_FLOOD_WRITES) {
            u64 *parent = d->parent;
            ShadowDesc pd = desc[pool_index(parent)];
            u32 view = d->view;
            c->stat_pt_unshadow++;
            zap_why = KILL_PT_FLOOD;
            zap_entry(parent, &pd);
            zap_why = KILL_PT_LEAF;
            __asm__ volatile("dsb ishst\n tlbi aside1is, %0\n dsb ish\n isb" : : "r"((u64)view_asid(view) << 48));
            next = mirror_head[fr]; // the list changed; anything still on it restarts, each has a bounded counter
            if (!next)
                page_info[fr] &= ~PI_PT;
            continue;
        }
        if (d->level == 3) {
            View *v = &views[d->view];
            u64 *r = (i < 256) ? (u64 *)v->root0 : (u64 *)v->root1;
            if (i == ((PRIV_VA >> 39) & 0x1ff) || i == ((RAM_ALIAS_VA >> 39) & 0x1ff))
                continue;
            if (r[i]) {
                ShadowDesc rd = *d;
                rd.level = 3;
                zap_why = KILL_PT_TABLE;
                zap_entry(&r[i], &rd);
                zap_why = KILL_PT_LEAF;
                __asm__ volatile("dsb ishst\n tlbi aside1is, %0\n dsb ish\n isb" : : "r"((u64)view_asid(d->view) << 48));
            }
            continue;
        }
        if (t[i]) {
            bool table = d->level > 0;
            zap_why = table ? KILL_PT_TABLE : KILL_PT_LEAF;
            zap_entry(&t[i], d);
            if (table) {
                __asm__ volatile("dsb ishst\n tlbi aside1is, %0\n dsb ish\n isb" : : "r"((u64)view_asid(d->view) << 48));
                c->stat_pt_writes_zap++;
            }
        }
    }
}

// ---- ARM load and store decode, for the forms the translator emits ----
typedef struct {
    u8 bytes, rt, rn;
    bool load, sign, sign32, writeback;
    i64 wb_delta;
} ArmAccess;

static bool arm_decode(u32 w, ArmAccess *a) {
    if ((w & 0x3F000000u) != 0x38000000u && (w & 0x3F000000u) != 0x39000000u)
        return false; // bit 26 set is SIMD; pairs and exclusives live elsewhere
    u32 opc = (w >> 22) & 3, size = w >> 30;
    a->bytes = (u8)(1u << size);
    a->rt = w & 31;
    a->rn = (w >> 5) & 31;
    a->load = opc != 0;
    a->sign = opc >= 2;
    a->sign32 = opc == 3;
    a->writeback = false;
    a->wb_delta = 0;
    if (w & (1u << 24))
        return true; // unsigned immediate
    if (w & (1u << 21)) {
        // Atomics share this space with register offset: only option bits 10 = 2 means a register offset.
        return ((w >> 10) & 3) == 2;
    }
    u32 kind = (w >> 10) & 3;
    if (kind == 2)
        return false; // unprivileged forms are never emitted
    if (kind != 0) {
        a->writeback = true;
        a->wb_delta = (i64)(int32_t)(w << 11) >> 23;
    }
    return true;
}

// Finishes an emulated access: load value into the register, writeback, skip the word.
static void arm_finish(const ArmAccess *a, u64 r) {
    if (a->load && a->rt != 31) {
        if (a->sign) {
            u32 bits = a->bytes * 8u;
            r = (u64)((i64)(r << (64 - bits)) >> (64 - bits));
            if (a->sign32)
                r &= 0xffffffffULL;
        }
        c->x[a->rt] = r;
    }
    if (a->writeback)
        c->x[a->rn] += (u64)a->wb_delta;
    c->elr += 4;
}

// When only the second page refuses a split access, FAR is that page's start, so FAR can't say whether an access is split: work out its real address.
static u64 arm_address(u32 w, const ArmAccess *a) {
    u64 ea = c->x[a->rn]; // rn is never sp: the translator reaches guest memory through general registers
    if (w & (1u << 24)) {
        ea += (u64)((w >> 10) & 0xfff) << (w >> 30);
    } else if (w & (1u << 21)) {
        u32 rm = (w >> 16) & 31, option = (w >> 13) & 7;
        u64 off = rm == 31 ? 0 : c->x[rm];
        if (option == 2)
            off = (u32)off;
        else if (option == 6)
            off = (u64)(i64)(int32_t)off;
        ea += (w & (1u << 12)) ? off << (w >> 30) : off;
    } else if (((w >> 10) & 3) != 1) { // post-index accesses the base as it stands
        ea += (u64)((i64)(int32_t)(w << 11) >> 23);
    }
    return ea;
}
static bool arm_splits(u64 ea, const ArmAccess *a) { return (ea & 0xfff) + a->bytes > 4096; }

static bool is_ram(u64 gpa);
static void pt_slot_changed(u64 gpa);

// A store across a page boundary with a tracked frame on either side. Boots do hundreds of these, mostly file data landing on frames once
// used as tables. Both pages are checked first, so a fault leaves memory as it was.
static void pt_split_store(u64 ea, const ArmAccess *a, u64 val) {
    u64 here = rip_here(c->elr), second = (ea | 0xfff) + 1;
    u32 access = 2 | (c->cpl == 3 ? 4 : 0), first = 4096 - (u32)(ea & 0xfff);
    Walk w1 = x86_walk(c->cr3, ea, access, true);
    if (w1.ok) {
        Walk w2 = x86_walk(c->cr3, second, access, true);
        if (w2.ok && is_ram(w1.gpa) && is_ram(w2.gpa) && !((page_info[w1.gpa >> 12] | page_info[w2.gpa >> 12]) & PI_CODE)) {
            memcpy(RAM(w1.gpa), &val, first);
            memcpy(RAM(w2.gpa), (u8 *)&val + first, a->bytes - first);
            if (page_info[w1.gpa >> 12] & PI_PT)
                pt_slot_changed(w1.gpa & ~7ULL);
            if (page_info[w2.gpa >> 12] & PI_PT)
                pt_slot_changed(w2.gpa & ~7ULL);
            arm_finish(a, 0);
            return;
        }
        if (!w2.ok && w2.fault_err != ~0u) {
            raise_pf(second, w2.fault_err, here);
            return;
        }
    } else if (w1.fault_err != ~0u) {
        raise_pf(ea, w1.fault_err, here);
        return;
    }
    stop(STOP_UNSUPPORTED, here, 5, ea, c->esr); // code on one side, a device or a non-canonical address: TCG has the whole of it
}

// ---- Virtual local APIC ----
// The hot registers answer here without leaving the VM. Registers that need another CPU or a level-triggered EOI go to the host.
static inline bool vapic_owns(u64 gpa) { return c->apic_enabled && (gpa & ~0xfffULL) == c->apic_base; }

static inline u32 apic_highest(const u32 *bits) {
    for (int i = 7; i >= 0; i--)
        if (bits[i])
            return (u32)i * 32 + 31 - (u32)__builtin_clz(bits[i]);
    return 0;
}

static u32 apic_ppr(void) {
    u32 isr = apic_highest(c->apic_isr), tpr = c->apic_tpr;
    return (tpr >> 4) >= (isr >> 4) ? tpr : (isr & 0xf0);
}

static void apic_merge_host(void) {
    for (int i = 0; i < 8; i++) {
        if (c->apic_host_irr[i]) {
            u32 bits = __atomic_exchange_n(&c->apic_host_irr[i], 0, __ATOMIC_ACQ_REL);
            c->apic_irr[i] |= bits;
        }
    }
}

// The vector that may be delivered now, or 0.
static u32 apic_ready_vector(void) {
    if (!c->apic_enabled || !(c->apic_svr & 0x100))
        return 0;
    u32 v = apic_highest(c->apic_irr);
    if (!v || (v & 0xf0) <= (apic_ppr() & 0xf0))
        return 0;
    return v;
}

static inline void apic_set_irr(u32 vector) { c->apic_irr[vector / 32] |= 1u << (vector & 31); }

static inline u64 apic_cnt(void) { return RSR(cntvct_el0); }
// The APIC timer runs at 1 GHz before its divider, like the TSC here: 125/3 of the 24 MHz counter.
static inline u64 apic_ticks_to_cnt(u64 ticks) { return ticks * 3 / 125; }

static void apic_timer_arm(void) {
    if (c->apic_deadline_cnt) {
        WSR(cntv_cval_el0, c->apic_deadline_cnt);
        WSR(cntv_ctl_el0, 1);
    } else
        WSR(cntv_ctl_el0, 2);
}

static void apic_timer_start(void) {
    u32 div = c->apic_tdcr & 0xb;
    u32 shift = ((div & 3) | ((div >> 1) & 4));
    shift = shift == 7 ? 0 : shift + 1;
    c->apic_timer_shift = shift;
    c->apic_timer_start_cnt = apic_cnt();
    c->apic_deadline_cnt = c->apic_tmict ? c->apic_timer_start_cnt + (apic_ticks_to_cnt((u64)c->apic_tmict << shift) | 1) : 0;
    apic_timer_arm();
}

// Called when the counter passed the deadline. Sets the vector and rearms a periodic timer.
static void apic_timer_check(void) {
    if (!c->apic_deadline_cnt || apic_cnt() < c->apic_deadline_cnt)
        return;
    u32 lvt = c->apic_lvt_timer;
    if (!(lvt & 0x10000))
        apic_set_irr(lvt & 0xff);
    c->stat_apic_timer++;
    if (((lvt >> 17) & 3) == 1 && c->apic_tmict) {
        u64 period = apic_ticks_to_cnt((u64)c->apic_tmict << c->apic_timer_shift) | 1;
        u64 next = c->apic_deadline_cnt + period, now = apic_cnt();
        if (next <= now) // missed ticks do not queue, as on hardware a period only fires once per IRR
            next = now + period;
        c->apic_timer_start_cnt = next - period;
        c->apic_deadline_cnt = next;
    } else
        c->apic_deadline_cnt = 0;
    apic_timer_arm();
}

static u32 vapic_read(u32 off) {
    u32 reg = off & 0xff0;
    if (reg >= 0x100 && reg < 0x180)
        return c->apic_isr[(reg - 0x100) >> 4];
    if (reg >= 0x180 && reg < 0x200)
        return c->apic_tmr[(reg - 0x180) >> 4];
    if (reg >= 0x200 && reg < 0x280) {
        apic_merge_host();
        return c->apic_irr[(reg - 0x200) >> 4];
    }
    switch (reg) {
        case 0x20:
            return c->apic_id;
        case 0x30:
            return 0x00050014;
        case 0x80:
            return c->apic_tpr;
        case 0xA0:
            return apic_ppr();
        case 0xD0:
            return c->apic_ldr;
        case 0xE0:
            return c->apic_dfr;
        case 0xF0:
            return c->apic_svr;
        case 0x280:
            return 0;
        case 0x300:
            return c->apic_icr_lo;
        case 0x310:
            return c->apic_icr_hi;
        case 0x320:
            return c->apic_lvt_timer;
        case 0x330:
        case 0x340:
        case 0x350:
        case 0x360:
        case 0x370:
            return c->apic_lvt[(reg - 0x330) >> 4];
        case 0x380:
            return c->apic_tmict;
        case 0x390: {
            if (!c->apic_deadline_cnt)
                return 0;
            u64 now = apic_cnt();
            if (now >= c->apic_deadline_cnt)
                return 0;
            return (u32)((c->apic_deadline_cnt - now) * 125 / 3 >> c->apic_timer_shift);
        }
        case 0x3E0:
            return c->apic_tdcr;
        default:
            return 0;
    }
}

static void vapic_write(u32 off, u32 v) {
    u32 reg = off & 0xff0;
    switch (reg) {
        case 0x20:
            c->apic_id = v;
            break;
        case 0x80:
            c->apic_tpr = v & 0xff;
            break;
        case 0xB0: { // EOI
            u32 vec = apic_highest(c->apic_isr);
            if (vec) {
                c->apic_isr[vec / 32] &= ~(1u << (vec & 31));
                if (c->apic_tmr[vec / 32] & (1u << (vec & 31))) { // a level-triggered source lives in the host's IO-APIC
                    c->apic_tmr[vec / 32] &= ~(1u << (vec & 31));
                    c->req_a[0] = vec;
                    hostcall(HC_APIC_EOI);
                }
            }
            break;
        }
        case 0xD0:
            c->apic_ldr = v;
            break;
        case 0xE0:
            c->apic_dfr = v;
            break;
        case 0xF0:
            c->apic_svr = v;
            break;
        case 0x300: {
            c->apic_icr_lo = v & ~0x1000u; // delivery status always idle
            u32 mode = (v >> 8) & 7, shorthand = (v >> 18) & 3, vec = v & 0xff;
            bool self = shorthand == 1 || (shorthand == 0 && (c->apic_icr_hi >> 24) == (c->apic_id >> 24));
            if (mode == 0 && self) {
                apic_set_irr(vec);
                c->stat_ipi_self++;
            } else {
                c->req_a[0] = (u64)c->apic_icr_hi << 32 | v;
                hostcall(HC_APIC_ICR);
            }
            break;
        }
        case 0x310:
            c->apic_icr_hi = v;
            break;
        case 0x320:
            c->apic_lvt_timer = v;
            break;
        case 0x330:
        case 0x340:
        case 0x350:
        case 0x360:
        case 0x370:
            c->apic_lvt[(reg - 0x330) >> 4] = v;
            break;
        case 0x380:
            c->apic_tmict = v;
            apic_timer_start();
            break;
        case 0x3E0:
            c->apic_tdcr = v;
            break;
        default:
            break;
    }
}

// ---- Faults ----
static void step_on(void) {
    c->spsr |= SPSR_SS;
    if (!c->stepping) { // MDSCR_EL1.SS with SPSR.SS clear would trap at once, so it is only on while stepping
        WSR(mdscr_el1, 1);
        c->stepping = 1;
    }
}
static void step_off(void) {
    c->spsr &= ~SPSR_SS;
    if (c->stepping) {
        WSR(mdscr_el1, 0);
        c->stepping = 0;
    }
}

// pt_step_slot: nonzero while one store runs on a temporarily writable page-table page

static void shadow_write_finish(void);

static void handle_data_abort(bool lower) {
    (void)lower;
    u64 far = c->far, esr = c->esr;
    u32 dfsc = esr & 0x3f;
    bool write = esr & (1 << 6);
    View *v = view_current();
    if ((dfsc & 0x3c) == 0x20 || dfsc == 0x21)
        stop(STOP_UNSUPPORTED, rip_here(c->elr), 3, far, esr); // an alignment fault: split locked access
    // The return-stack guard: drop all the entries and retry the one ARM store.
    u64 rs_base = PRIV_VA + engine_off_rstacks(cpu_index());
    if (far >= rs_base && far < rs_base + MAX_VIEWS * RSTACK_SLOT) {
        c->x[R_RS] = c->rs_top;
        return;
    }
    if (!canonical(far)) {
        if (!c->model_kernel)
            shim_fault(13, 0, rip_here(c->elr), far);
        raise_gp(0, rip_here(c->elr));
        return;
    }
    u32 access = (write ? 2 : 0) | (c->cpl == 3 ? 4 : 0);
    Walk w = x86_walk(c->cr3, far, access, true);
    if (!w.ok) {
        raise_pf(far, w.fault_err, rip_here(c->elr));
        return;
    }
    if (!is_ram(w.gpa) && !is_direct(w.gpa)) { // device hole: emulate the ARM access itself, so all x86 forms of a move or RMW work
        if (in_rep_stub(c->elr)) { // string instruction on a device: back to the plain per-element loop
            c->elr = c->x[R_LR];
            return;
        }
        ArmAccess a;
        if (!arm_decode(*(u32 *)c->elr, &a))
            stop(STOP_UNSUPPORTED, rip_here(c->elr), 4, far, esr); // pair, atomic or SIMD access to a device
        if (arm_splits(arm_address(*(u32 *)c->elr, &a), &a))
            stop(STOP_UNSUPPORTED, rip_here(c->elr), 15, far, esr); // part of it is on another page
        u64 val = a.rt == 31 ? 0 : c->x[a.rt];
        u64 r = 0;
        if (vapic_owns(w.gpa)) {
            if (a.load)
                r = vapic_read((u32)(w.gpa & 0xfff));
            else
                vapic_write((u32)(w.gpa & 0xfff), (u32)val);
            c->stat_mmio_vm++;
        } else {
            c->req_a[0] = w.gpa;
            c->req_a[1] = a.bytes;
            c->req_a[2] = !a.load;
            c->req_a[3] = val;
            c->req_a[4] = (c->stat_mmio & 255) ? 0 : rip_here(c->elr); // a sample for the tally: finding the rip costs a search
            c->stat_mmio++;
            hostcall(HC_MMIO);
            r = c->req_r[0];
        }
        arm_finish(&a, r);
        return;
    }
    mon_lock();
    pool_reclaim();
    if (smp) { // The walk above took no lock, so nothing kept the entry from changing since. Under the lock every page-table store waits for this fill.
        w = x86_walk(c->cr3, far, access, true);
        if (!w.ok || !is_ram(w.gpa)) {
            mon_unlock();
            return; // retry the access, which sorts out which of the above it is now
        }
    }
    u64 gpa = w.gpa & ~0xfffULL;
    u8 pi = page_info[gpa >> 12];
    if (write && (pi & PI_CODE)) {
        // A store to a frame holding translated code. Kill those translations, run the store from a one-off block so that later
        // instructions in the same block see the new bytes, and leave the page writable until code runs from it again.
        c->req_a[0] = gpa;
        c->req_a[1] = KILL_STORE;
        c->stat_smc++;
        hostcall(HC_SMC);
        page_info[gpa >> 12] = pi & ~PI_CODE;
        reset_all_return_stacks();
        shadow_install(v, far, &w, true);
        tlbi_va(view_asid(c->view), far);
        if (smp)
            __atomic_store_n(&me->smc_held, gpa + 1, __ATOMIC_RELEASE);
        mon_unlock();
        c->elr = translate_here(rip_here(c->elr), 0, 0, true);
        return;
    }
    if (write && (pi & PI_PT) && !mirror_head[gpa >> 12]) { // no shadow mirrors it any more: an old table now holding data, which need not trap
        pi &= ~PI_PT;
        page_info[gpa >> 12] = pi;
        c->stat_pt_stale++;
    }
    if (write && (pi & PI_PT)) {
        if (in_rep_stub(c->elr)) { // 32 bytes at a time is more slots than the one-step path below resyncs: on with the plain loop, one element per store
            c->elr = c->x[R_LR];
            mon_unlock();
            return;
        }
        c->stat_pt_writes++;
        ArmAccess a;
        if (arm_decode(*(u32 *)c->elr, &a) && !a.load) { // a stage-1 fault has no register syndrome here, so decode the word
            u64 val = a.rt == 31 ? 0 : c->x[a.rt];
            u32 n = a.bytes;
            u64 ea = arm_address(*(u32 *)c->elr, &a);
            if (arm_splits(ea, &a)) {
                pt_split_store(ea, &a, val);
                mon_unlock();
                return;
            }
            if (n == 8)
                *(u64 *)RAM(w.gpa) = val;
            else if (n == 4 && !(w.gpa & 3)) // one piece: another vCPU can read the table while this runs
                *(u32 *)RAM(w.gpa) = (u32)val;
            else
                memcpy(RAM(w.gpa), &val, n);
            pt_slot_changed(w.gpa & ~7ULL);
            if (((w.gpa & 7) + n) > 8)
                pt_slot_changed((w.gpa & ~7ULL) + 8);
            arm_finish(&a, 0);
            mon_unlock();
            return;
        }
        // Compare-and-swap and swap are how kernels update live PTEs: emulate the two forms the translator emits for them, 64-bit only.
        u32 word = *(u32 *)c->elr;
        if ((far & 7) == 0 && ((word & 0xFFE0FC00u) == 0xC8E0FC00u || (word & 0xFFE0FC00u) == 0xF8E08000u)) {
            u32 rs = (word >> 16) & 31, rt = word & 31;
            u64 *slot = (u64 *)RAM(w.gpa), old = *slot;
            u64 rs_v = rs == 31 ? 0 : c->x[rs], rt_v = rt == 31 ? 0 : c->x[rt];
            bool is_cas = (word & 0xFFE0FC00u) == 0xC8E0FC00u;
            u64 next = is_cas ? (old == rs_v ? rt_v : old) : rs_v;
            if (next != old) {
                *slot = next;
                pt_slot_changed(w.gpa & ~7ULL);
            }
            if (is_cas) {
                if (rs != 31)
                    c->x[rs] = old;
            } else if (rt != 31)
                c->x[rt] = old;
            c->elr += 4;
            mon_unlock();
            return;
        }
        // Other atomics and pairs: let the instruction itself run on a writable mapping for exactly one step, then resync.
        if (pt_step_slot) { // split across two tracked frames, and one step opens one: close it, or the first stays writable and its later writes go unseen
            shadow_write_finish();
            step_off();
            stop(STOP_UNSUPPORTED, rip_here(c->elr), 5, far, esr);
        }
        if (smp)
            stop(STOP_UNSUPPORTED, rip_here(c->elr), 5, far, esr); // shortcut: one step opens the page to every vCPU in this view; the monitor should emulate these atomics before a guest can reach it
        c->stat_pt_step++;
        Walk w2 = w;
        w2.write = true;
        u64 *slot = shadow_slot(v, far, &w, 0, 0);
        u64 old = *slot;
        *slot = (w.gpa & ~0xfffULL) | PTE_VALID | PTE_AF | PTE_SH | PTE_NG | PTE_PXN | PTE_UXN | (old & PTE_X_MARK) | AP_RW;
        tlbi_va(view_asid(c->view), far);
        pt_step_slot = w.gpa | 1;
        pt_step_pte = slot;
        pt_step_va = far;
        step_on();
        mon_unlock();
        return;
    }
    bool perm = (dfsc & 0x3c) == 0x0c;
    me->tracked_new = false;
    u64 *installed = shadow_install(v, far, &w, write);
    if (smp && me->tracked_new) { // Protected now: drop what was read before it and let the access fault again, which reads the table again.
        u64 old = *installed;
        if ((old & 1) && (old & AP_RO) == AP_RW)
            rmap_remove(old & PTE_ADDR, installed);
        *installed = old & PTE_X_MARK;
        tlbi_va(view_asid(c->view), far);
        mon_unlock();
        return;
    }
    if (perm) {
        c->stat_dirty++;
        tlbi_va(view_asid(c->view), far);
    } else {
        c->stat_fills++;
        __asm__ volatile("dsb ishst");
    }
    mon_unlock();
}

static void shadow_write_finish(void) {
    u64 gpa = pt_step_slot & ~1ULL;
    pt_step_slot = 0;
    u64 e = *pt_step_pte;
    *pt_step_pte = (e & ~AP_RW) | AP_RO;
    tlbi_va(view_asid(c->view), pt_step_va);
    for (int i = 0; i < 3; i++) { // the slot, and any further slots a 16-byte store reached
        u64 g = (gpa & ~7ULL) + (u64)i * 8;
        if ((g >> 12) == (gpa >> 12))
            pt_slot_changed(g);
    }
}

// ---- Event delivery ----
typedef struct {
    u32 lo, hi;
} Desc32;

// XNU's 32-bit user selectors are in the LDT.
static bool desc_read(u32 sel, u64 *out) {
    u32 idx = sel & ~7u;
    if (idx + 7 > ((sel & 4) ? c->ldt_limit : c->gdtr_limit))
        return false;
    return guest_read(((sel & 4) ? c->ldt_base : c->gdtr_base) + idx, out, 8, 0);
}

static inline u64 desc_base(u64 d) { return ((d >> 16) & 0xffffff) | ((d >> 32) & 0xff000000ULL); }
static inline u64 desc_limit(u64 d) {
    u64 limit = (d & 0xffff) | ((d >> 32) & 0xf0000);
    return (d >> 55) & 1 ? limit << 12 | 0xfff : limit;
}
static inline u32 desc_dpl(u64 d) { return (u32)(d >> 45) & 3; }
static inline bool desc_flat(u64 d) { return !desc_base(d) && desc_limit(d) == 0xffffffffULL; }
#define DESC_P (1ULL << 47)
#define DESC_S (1ULL << 44)
#define DESC_CODE (1ULL << 43)
#define DESC_CONFORMING (1ULL << 42) // expand-down in a data segment
#define DESC_RW (1ULL << 41) // readable code, writable data
#define DESC_L (1ULL << 53)
#define DESC_D (1ULL << 54)
#define SEG_ES 0
#define SEG_SS 2
#define SEG_DS 3
#define SEG_FS 4
#define SEG_GS 5

// Translated 32-bit code uses es, ds, cs and ss as flat, and fs and gs by base alone, with no limit check: XNU's cthread segment is 8 KB and its users stay inside.
// A register holding anything else sets its bit in seg_bad, and while one is set compatibility mode runs on TCG, which also does the nulling of ring-0 selectors on
// the way out to ring 3. Noted at the load, as a CPU caches a descriptor, and from CPUX86State at each hand-back: hvdbt_seg_bad in hvdbt.c has to agree.
static void seg_note(u32 sr, u64 d, bool null) {
    bool ok = null ? sr >= SEG_FS : (d & DESC_S) && (d & DESC_P) && !(d & DESC_CODE) && desc_dpl(d) == 3;
    if (ok && !null && sr < SEG_FS)
        ok = desc_flat(d) && !(d & DESC_CONFORMING);
    if (ok)
        c->seg_bad &= ~(1u << sr);
    else
        c->seg_bad |= 1u << sr;
}

static void set_mode(u32 cpl, bool compat) {
    if (compat) // what every 32-bit emitter counts on. The SDM leaves these undefined across the switch.
        for (int i = 0; i < 8; i++)
            c->x[i] = (u32)c->x[i];
    if (c->cpl == cpl && c->compat == compat)
        return;
    c->cpl = cpl;
    c->compat = compat;
    view_activate(view_find(cr3_key(c->cr3), view_mode()));
}

// Whether entering compatibility mode with this CS and SS can stay here. False: it raised #GP or #SS, or it never returns because TCG takes the instruction at `here`.
static bool compat_entry_ok(u64 cd, u32 ss, u32 cpl, u64 here) {
    if (cpl != 3 || !(cd & DESC_D) || !desc_flat(cd) || (c->seg_bad & (1u << SEG_ES | 1u << SEG_DS | 1u << SEG_FS | 1u << SEG_GS)))
        stop(STOP_UNSUPPORTED, here, 8, ss, cd);
    u64 sd;
    if (!(ss & ~3u)) {
        raise_gp(0, here);
        return false;
    }
    if (!desc_read(ss, &sd) || (ss & 3) != cpl || desc_dpl(sd) != cpl || !(sd & DESC_S) || (sd & DESC_CODE) || !(sd & DESC_RW)) {
        raise_gp(ss & ~3u, here);
        return false;
    }
    if (!(sd & DESC_P)) {
        deliver(12, ss & ~3u, true, here, false);
        return false;
    }
    if (!desc_flat(sd) || !(sd & DESC_D) || (sd & DESC_CONFORMING))
        stop(STOP_UNSUPPORTED, here, 8, ss, sd);
    return true;
}

static void deliver(u32 vector, u32 err, bool has_err, u64 ret_rip, bool sw_int) {
    if (!c->model_kernel) {
        shim_fault(vector, err, ret_rip, c->far);
        return;
    }
    event_delivered = true;
    c->stat_vector[vector & 255]++;
    c->vector_last_rip[vector & 255] = ret_rip;
    c->vector_last_err[vector & 255] = err;
    c->vector_last_cr3[vector & 255] = c->cr3;
    note_event('E', ret_rip, err, vector);
    if (c->hybrid && c->cpl == 3 && vector < 32 && vector != 7) {
        if (vector == 14) {
            EngineEvent *e = &c->user_pf[c->user_pf_next++ % 32];
            e->rip = ret_rip;
            e->a = c->cr2;
            e->vector = err;
            e->cr3 = c->cr3;
        } else {
            c->req_a[0] = 3;
            c->req_a[1] = ret_rip;
            c->req_a[2] = vector;
            c->req_a[3] = err;
            hostcall(HC_NOTE);
        }
    }
    if (deliver_depth >= 3)
        stop(STOP_TRIPLE_FAULT, ret_rip, vector, err, c->cr2);
    deliver_depth++;
    u64 gate[2];
    if ((vector * 16 + 15) > c->idtr_limit || !guest_read(c->idtr_base + vector * 16, gate, 16, 0)) {
        deliver(vector == 8 ? 8 : 8, 0, true, ret_rip, false); // an unreadable or short IDT goes to #DF, then triple
        deliver_depth--;
        return;
    }
    u32 attr = (u32)(gate[0] >> 32);
    u32 type = (attr >> 8) & 15, dpl = (attr >> 13) & 3, ist = attr & 7;
    if (!(attr & 0x8000) || (type != 14 && type != 15)) {
        deliver(13, vector * 8 + 2, true, ret_rip, false);
        deliver_depth--;
        return;
    }
    if (sw_int && dpl < c->cpl) {
        deliver(13, vector * 8 + 2, true, ret_rip, false);
        deliver_depth--;
        return;
    }
    u64 target = (gate[0] & 0xffff) | ((gate[0] >> 32) & 0xffff0000ULL) | (gate[1] << 32);
    u32 sel = (u32)(gate[0] >> 16) & 0xffff;
    u64 cdesc;
    if (!desc_read(sel, &cdesc) || !(cdesc & (1ULL << 47)) || !(cdesc & (1ULL << 53))) {
        deliver(13, sel & ~3u, true, ret_rip, false);
        deliver_depth--;
        return;
    }
    u32 new_cpl = (u32)(cdesc >> 45) & 3;
    u64 rsp = c->x[4], old_rsp = rsp;
    u64 rflags = rflags_get();
    u32 old_cs = c->seg_sel[1], old_ss = c->seg_sel[2];
    bool switched = new_cpl < c->cpl;
    if (new_cpl > c->cpl) {
        deliver(13, sel & ~3u, true, ret_rip, false);
        deliver_depth--;
        return;
    }
    if (switched || ist) {
        u32 off = ist ? 36 + 8 * (ist - 1) : 4 + 8 * new_cpl;
        if (off + 7 > c->tss_limit || !guest_read(c->tss_base + off, &rsp, 8, 0)) {
            deliver(10, c->tr & ~3u, true, ret_rip, false);
            deliver_depth--;
            return;
        }
    }
    rsp &= ~0xFULL;
    u64 frame[6];
    int n = 0;
    if (has_err)
        frame[n++] = err;
    frame[n++] = ret_rip;
    frame[n++] = old_cs;
    frame[n++] = rflags;
    frame[n++] = old_rsp;
    frame[n++] = old_ss;
    rsp -= (u64)n * 8;
    // Frames are written with supervisor rights on the handler's stack. If that faults, the event becomes a double fault.
    if (!guest_write(rsp, frame, (u32)n * 8, 0)) {
        if (vector == 8)
            stop(STOP_TRIPLE_FAULT, ret_rip, vector, err, rsp);
        c->cr2 = rsp;
        deliver(8, 0, true, ret_rip, false);
        deliver_depth--;
        return;
    }
    c->seg_sel[1] = (u16)((sel & ~3u) | new_cpl);
    if (switched)
        c->seg_sel[2] = (u16)new_cpl;
    c->x[4] = rsp;
    u64 keep = rflags & ~(RF_TF | RF_NT | RF_RF | RF_VM);
    if (type == 14)
        keep &= ~RF_IF;
    rflags_set(keep);
    set_mode(new_cpl, false);
    c->halted = 0;
    deliver_depth--;
    c->elr = translate_here(target, 0, 0, false);
}

static void irq_deliver_now(u64 rip, u32 apic_vector) {
    u32 vector;
    if (apic_vector) {
        vector = apic_vector;
        c->apic_irr[vector / 32] &= ~(1u << (vector & 31));
        c->apic_isr[vector / 32] |= 1u << (vector & 31);
        if (c->apic_host_level[vector / 32] & (1u << (vector & 31)))
            c->apic_tmr[vector / 32] |= 1u << (vector & 31);
    } else {
        vector = c->irq_pending - 1;
        c->irq_pending = 0;
    }
    c->stat_irq++;
    deliver(vector, 0, false, rip, false);
}

// Frames written behind the monitor's back. Same treatment as a store that traps, except that nothing has to be re-run.
static void note_apply(u32 fr) {
    u8 pi = page_info[fr];
    if (pi & PI_CODE) {
        c->req_a[0] = (u64)fr << 12;
        c->req_a[1] = KILL_NOTE;
        c->stat_note_code++;
        hostcall(HC_SMC);
        page_info[fr] &= ~PI_CODE;
        reset_all_return_stacks();
    }
    if (pi & PI_PT) {
        c->stat_note_pt++;
        for (u32 i = 0; i < 512; i++)
            pt_slot_changed(((u64)fr << 12) + i * 8);
    }
}

// One ring for the VM, in the first context, and any vCPU may drain it. A note is only looked at on the way out of the monitor, and what reaches the monitor first is not
// a guest that has acted on the write: that takes an interrupt or a serialising instruction, which come through here.
static void notes_drain(void) {
    if (__atomic_load_n(&c0->note_head, __ATOMIC_ACQUIRE) == __atomic_load_n(&c0->note_tail, __ATOMIC_ACQUIRE) &&
        !__atomic_load_n(&c0->note_overflow, __ATOMIC_ACQUIRE))
        return;
    mon_lock();
    // Overflow: rescan. The write came before the note, so a producer still storing its slot is covered, and its note, seen later, costs nothing.
    if (__atomic_load_n(&c0->note_overflow, __ATOMIC_ACQUIRE)) {
        __atomic_store_n(&c0->note_overflow, 0, __ATOMIC_RELEASE);
        for (u32 fr = 0; fr < c->ram_size >> 12; fr++)
            if (page_info[fr] & (PI_CODE | PI_PT))
                note_apply(fr);
        __atomic_store_n(&c0->note_tail, __atomic_load_n(&c0->note_head, __ATOMIC_ACQUIRE), __ATOMIC_RELEASE);
        mon_unlock();
        return;
    }
    u32 head = __atomic_load_n(&c0->note_head, __ATOMIC_ACQUIRE);
    while (c0->note_tail != head) {
        u32 v = __atomic_exchange_n(&c0->note_ring[c0->note_tail % 256], 0, __ATOMIC_ACQ_REL);
        if (!v)
            break; // reserved, not stored yet: its kick comes after the store
        note_apply(v - 1);
        __atomic_store_n(&c0->note_tail, c0->note_tail + 1, __ATOMIC_RELEASE);
    }
    mon_unlock();
}

static void fp_trap_sync(void);
static void mxcsr_apply(u32 v);

// The host may have run instructions: anything the monitor derives from x86 state is stale.
static void host_resync(void) {
    mxcsr_apply(c->resume_mxcsr);
    fp_trap_sync();
    if (c->compat) // TCG leaves the top halves as it found them
        for (int i = 0; i < 8; i++)
            c->x[i] = (u32)c->x[i];
    view_activate(view_find(cr3_key(c->cr3), view_mode()));
    c->irq_shadow_rip = ~0ULL;
    deliver_depth = 0;
    if (c->tr_flushed) { // the code cache was reset while this vCPU was out: its return stacks hold old addresses
        c->tr_flushed = 0;
        code_cache_reset = true;
        reset_all_return_stacks();
    }
    c->elr = translate_here(c->req_r[0], 0, 0, false);
}

static void exit_check(void);

// Reached through mon_restart with the monitor's stack reset: a stop abandons whatever called it.
void mon_after_stop(void) {
    if (mon_resync) {
        mon_resync = false;
        host_resync();
    }
    deliver_depth = 0;
    exit_check();
}

// Called on every way out of the monitor. If an interrupt is due and the pc is at an x86 boundary, take it. Otherwise step ARM
// instructions until it is: one trap per ARM word, only while an interrupt waits. Costs nothing when none does.
static void exit_check(void) {
    if (__atomic_load_n(&rs_epoch_shared, __ATOMIC_RELAXED) != me->rs_epoch) { // shortcut: one load, and at one vCPU it never differs
        me->rs_epoch = __atomic_load_n(&rs_epoch_shared, __ATOMIC_RELAXED);
        reset_my_return_stacks();
    }
    step_off();
    if (pt_step_slot) {
        step_on();
        return;
    }
    if (c->direct_flush) {
        c->direct_flush = 0;
        zap_why = KILL_DEVICE_MOVED;
        shadow_drop_all();
    }
    if (c->hybrid) {
        notes_drain();
        if (c->irq_line && !c->irq_pending && (c->rflags_sys & RF_IF)) {
            hostcall(HC_IRQ); // level-triggered in QEMU's APIC: IF has opened since the line rose
            if (c->req_r[0] != ~0ULL)
                c->irq_pending = (u32)c->req_r[0] + 1;
        }
    }
    bool stop_now = c->stop_requested;
    u32 apic_vector = 0;
    if (c->rflags_sys & RF_IF)
        apic_vector = apic_ready_vector();
    if (!stop_now && !apic_vector && (!c->irq_pending || !(c->rflags_sys & RF_IF)))
        return; // none waiting, or masked: sti, popf and iret come back through here
    bool exact, found;
    u64 rip = rip_of_pc(c->elr, &exact, &found);
    if (found && exact) {
        if (stop_now) { // the host wants the vCPU at an x86 boundary, with all state in place
            c->stop_requested = 0;
            c->req_a[0] = rip;
            c->req_r[0] = rip;
            hostcall(HC_BOUNDARY);
            if (c->hybrid)
                host_resync();
            else if (c->req_r[0] != rip || c->tr_flushed) { // the host moved the x86 pc, or reset the code cache this pc is in
                event_delivered = false;
                c->elr = translate_here(c->req_r[0], 0, 0, false);
            }
            exit_check();
            return;
        }
        if (rip != c->irq_shadow_rip) {
            irq_deliver_now(rip, apic_vector);
            exit_check();
            return;
        }
        c->irq_shadow_rip = ~0ULL; // the instruction after sti runs first
    }
    c->stat_steps++;
    step_on();
}

// ---- SVC dispatch ----
static inline u64 *lit(u64 elr) { return (u64 *)elr; }

static inline u64 next_rip_lit(void) { return *lit(c->elr + 4); } // the fall-through stub's literal after the svc

static void x86_ud(void) {
    u64 rip = rip_here(c->elr - 4);
    deliver(6, 0, false, rip, false);
}
static void x86_gp0(void) { raise_gp(0, rip_here(c->elr - 4)); }


static void do_syscall(void) {
    u64 next = next_rip_lit();
    if (!c->model_kernel) {
        // User-mode shim: the host plays the kernel. rcx and r11 are clobbered as the instruction defines.
        c->x[1] = next;
        c->x[11] = rflags_get();
        c->req_a[0] = next;
        hostcall(HC_SYSCALL);
        return;
    }
    if (!(c->efer & 1)) {
        x86_ud();
        return;
    }
    c->stat_syscall++;
    note_event('S', next, c->x[0], 0);
    note_process_syscall(next);
    c->x[1] = next;
    u64 fl = rflags_get();
    c->x[11] = fl;
    rflags_set((fl & ~c->sfmask) & ~RF_RF);
    u16 cs = (u16)((c->star >> 32) & 0xfffc);
    c->seg_sel[1] = cs;
    c->seg_sel[2] = (u16)(cs + 8);
    set_mode(0, false);
    c->elr = translate_here(c->lstar, 0, 0, false);
}

// The 32-bit fast path XNU's libsystem takes. The hidden parts of CS and SS come from the instruction, not a table: hvdbt.c forces CS's size bits to match.
static void do_sysenter(void) {
    u64 here = rip_here(c->elr - 4);
    u16 cs = (u16)(c->sysenter_cs & 0xfffc);
    if (!cs) {
        raise_gp(0, here);
        return;
    }
    note_event('S', here, c->x[0], 1);
    c->rflags_sys &= ~(RF_IF | RF_RF | RF_VM);
    c->seg_sel[1] = cs;
    c->seg_sel[2] = (u16)(cs + 8);
    c->x[4] = c->sysenter_esp;
    set_mode(0, false);
    c->elr = translate_here(c->sysenter_eip, 0, 0, false);
}

// From a 64-bit kernel, normally to 32-bit code. The selectors follow from IA32_SYSENTER_CS, and no table is read.
static void do_sysexit(void) {
    u64 here = rip_here(c->elr - 4);
    bool op64 = c->x[R_S0];
    u16 cs = (u16)c->sysenter_cs;
    if (!(cs & 0xfffc)) {
        raise_gp(0, here);
        return;
    }
    if (!op64 && (c->seg_bad & (1u << SEG_ES | 1u << SEG_DS | 1u << SEG_FS | 1u << SEG_GS)))
        stop(STOP_UNSUPPORTED, here, 8, cs, 0);
    u64 rip = op64 ? c->x[2] : (u32)c->x[2], rsp = op64 ? c->x[1] : (u32)c->x[1];
    if (!canonical(rip)) {
        raise_gp(0, here);
        return;
    }
    note_event('R', rip, c->x[0], 1);
    note_wait_returned(rip, rflags_get());
    c->seg_sel[1] = (u16)(((cs + (op64 ? 32 : 16)) & 0xfffc) | 3);
    c->seg_sel[2] = (u16)(((cs + (op64 ? 40 : 24)) & 0xfffc) | 3);
    c->x[4] = rsp;
    set_mode(3, !op64);
    c->elr = translate_here(rip, 0, 0, false);
}

static void do_sysret(void) {
    u64 rip = c->x[1];
    u64 op64 = c->x[R_S0];
    if (!(c->efer & 1)) {
        x86_ud();
        return;
    }
    if (!op64 && (c->seg_bad & (1u << SEG_ES | 1u << SEG_DS | 1u << SEG_FS | 1u << SEG_GS)))
        stop(STOP_UNSUPPORTED, rip_here(c->elr - 4), 8, 0, 0);
    if (!op64)
        rip = (u32)rip;
    if (!canonical(rip)) {
        x86_gp0();
        return;
    }
    note_event('R', rip, c->x[0], 0);
    note_wait_returned(rip, c->x[11]);
    u64 fl = (c->x[11] & 0x3C7FD7ULL) | RFLAGS_FIXED;
    rflags_set(fl);
    u16 base = (u16)((c->star >> 48) & 0xffff);
    c->seg_sel[1] = (u16)((op64 ? base + 16 : base) | 3);
    c->seg_sel[2] = (u16)((base + 8) | 3);
    set_mode(3, !op64);
    c->elr = translate_here(rip, 0, 0, false);
}

static void do_iret(void) {
    u64 here = rip_here(c->elr - 4);
    if (c->compat && c->x[R_S0] == 4) { // 32-bit code's own: no change of ring or mode here, or TCG has it
        u32 f[3];
        if (!guest_read(c->x[4], f, 12, 4)) {
            Walk w = x86_walk(c->cr3, c->x[4], 4, false);
            if (w.ok) // the second page of the frame
                w = x86_walk(c->cr3, (c->x[4] | 0xfff) + 1, 4, false), raise_pf((c->x[4] | 0xfff) + 1, w.fault_err, here);
            else
                raise_pf(c->x[4], w.fault_err, here);
            return;
        }
        u32 cs = f[1] & 0xffff;
        u64 cd;
        if (!(cs & ~3u) || !desc_read(cs, &cd) || !(cd & DESC_S) || !(cd & DESC_CODE) || (cs & 3) != 3 || desc_dpl(cd) != 3 || !(cd & DESC_P)) {
            raise_gp(cs & ~3u, here);
            return;
        }
        if ((cd & DESC_L) || !(cd & DESC_D) || !desc_flat(cd) || (f[2] & RF_VM))
            stop(STOP_UNSUPPORTED, here, 7, cs, cd);
        u64 cur = rflags_get(), mask = RF_ARITH | RF_DF | RF_TF | RF_NT | RF_RF | RF_AC | (1ULL << 21);
        if (((cur >> 12) & 3) == 3)
            mask |= RF_IF;
        u64 fl = (cur & ~mask) | (f[2] & mask) | RFLAGS_FIXED;
        if (fl & RF_TF)
            stop(STOP_UNSUPPORTED, here, 9, fl, 0);
        rflags_set(fl);
        c->x[4] = (u32)(c->x[4] + 12);
        c->seg_sel[1] = (u16)cs;
        c->elr = translate_here(f[0], 0, 0, false);
        return;
    }
    if (c->x[R_S0] != 8)
        stop(STOP_UNSUPPORTED, here, 7, c->x[R_S0], 0); // 16 or 32-bit iret
    c->stat_iret++;
    u64 f[5];
    if (!guest_read(c->x[4], f, 40, c->cpl == 3 ? 4 : 0)) {
        Walk w = x86_walk(c->cr3, c->x[4], c->cpl == 3 ? 4 : 0, false);
        raise_pf(c->x[4], w.fault_err, here);
        return;
    }
    u64 rip = f[0], rfl = f[2], rsp = f[3];
    note_event('I', here, rip, (u32)f[1] & 0xffff);
    u32 cs = (u32)f[1] & 0xffff, ss = (u32)f[4] & 0xffff;
    u32 new_cpl = cs & 3;
    if (new_cpl == 3)
        note_wait_returned(rip, rfl);
    if (new_cpl < c->cpl) {
        raise_gp(cs & ~3u, here);
        return;
    }
    u64 cd;
    if (!desc_read(cs, &cd) || !(cd & (1ULL << 47)) || !(cd & (1ULL << 44)) || !(cd & (1ULL << 43))) {
        raise_gp(cs & ~3u, here);
        return;
    }
    bool to_compat = !(cd & DESC_L);
    if (to_compat) {
        if (!compat_entry_ok(cd, ss, new_cpl, here))
            return;
        rip = (u32)rip;
    }
    if (!canonical(rip)) {
        raise_gp(0, here);
        return;
    }
    u64 mask = RF_ARITH | RF_DF | RF_TF | RF_NT | RF_RF | RF_AC | (1ULL << 21);
    u64 cur = rflags_get();
    u32 iopl = (u32)(cur >> 12) & 3;
    if (c->cpl == 0)
        mask |= RF_IOPL | RF_IF;
    else if (c->cpl <= iopl)
        mask |= RF_IF;
    u64 fl = (cur & ~mask) | (rfl & mask) | RFLAGS_FIXED;
    if (fl & RF_TF)
        stop(STOP_UNSUPPORTED, here, 9, fl, 0); // single-step trap flag
    rflags_set(fl);
    c->x[4] = rsp;
    c->seg_sel[1] = (u16)cs;
    c->seg_sel[2] = (u16)ss;
    set_mode(new_cpl, to_compat);
    c->elr = translate_here(rip, 0, 0, false);
}

// The page of [va, va + n) that refused the access, as the fault it is.
static void raise_range_fault(u64 va, u32 n, u32 access, u64 here) {
    Walk w = x86_walk(c->cr3, va, access, false);
    if (w.ok) {
        va = (va | 0xfff) + 1;
        w = x86_walk(c->cr3, va, access, false);
    }
    if (w.ok)
        stop(STOP_UNSUPPORTED, here, 19, va, n);
    if (w.fault_err == ~0u)
        raise_gp(0, here);
    else
        raise_pf(va, w.fault_err, here);
}

// Far returns, calls and jumps at ring 3, between code segments of the same privilege: into and out of compatibility mode, or within it. Gates, other rings and
// 16-bit code or operands are TCG's. The translator sends ring 0's back before they get here.
static void do_far(void) {
    u64 here = rip_here(c->elr - 4), off = c->x[R_S0], arg = c->x[R_S2], sp = c->x[4];
    u32 kind = arg & 3, opsz = (arg >> 8) & 15, imm = (u32)(arg >> 16) & 0xffff, sel = (u32)c->x[R_S1] & 0xffff, access = c->cpl == 3 ? 4 : 0;
    u64 cd;
    u8 mem[16];
    if (opsz == 2 || c->cpl != 3)
        stop(STOP_UNSUPPORTED, here, 18, sel, opsz);
    if (kind == 0) { // retf: selector and offset from the stack, which moves last
        if (!guest_read(sp, mem, opsz * 2, access)) {
            raise_range_fault(sp, opsz * 2, access, here);
            return;
        }
        off = 0;
        memcpy(&off, mem, opsz);
        sel = *(u16 *)(mem + opsz);
    }
    if (!(sel & ~3u)) {
        raise_gp(0, here);
        return;
    }
    if (!desc_read(sel, &cd)) {
        raise_gp(sel & ~3u, here);
        return;
    }
    if (!(cd & DESC_S))
        stop(STOP_UNSUPPORTED, here, 18, sel, cd); // a call gate
    u32 rpl = sel & 3, dpl = desc_dpl(cd);
    bool conforming = cd & DESC_CONFORMING;
    bool allowed = kind == 0 ? rpl == 3 && (conforming ? dpl <= 3 : dpl == 3) : (conforming ? dpl <= 3 : dpl == 3);
    if (!(cd & DESC_CODE) || !allowed) {
        raise_gp(sel & ~3u, here);
        return;
    }
    if (!(cd & DESC_P)) {
        deliver(11, sel & ~3u, true, here, false);
        return;
    }
    bool to_compat = !(cd & DESC_L);
    if (to_compat && !(cd & DESC_D))
        stop(STOP_UNSUPPORTED, here, 18, sel, cd);
    if (to_compat) {
        if (!compat_entry_ok(cd, c->seg_sel[SEG_SS], 3, here))
            return;
        off = (u32)off;
    } else if (!canonical(off)) {
        raise_gp(0, here);
        return;
    }
    if (kind == 1) { // call: the old CS above the old rip, at the old width
        u64 at = sp - opsz * 2, ret = next_rip_lit(), old_cs = c->seg_sel[1];
        if (c->compat)
            at = (u32)at;
        memcpy(mem, &ret, opsz);
        memset(mem + opsz, 0, opsz);
        memcpy(mem + opsz, &old_cs, 2);
        if (!guest_write(at, mem, opsz * 2, access)) {
            raise_range_fault(at, opsz * 2, access | 2, here);
            return;
        }
        sp = at;
    } else if (kind == 0)
        sp += opsz * 2 + imm;
    c->x[4] = c->compat ? (u32)sp : sp;
    c->seg_sel[1] = (u16)((sel & ~3u) | 3);
    set_mode(3, to_compat);
    c->elr = translate_here(off, 0, 0, false);
}

// mov to a segment register, or pop. In 64-bit mode es, ds and ss do nothing but be noted; fs and gs take their base. In compatibility mode these are the
// checks of a real load, since nothing else will make them.
static void do_mov_seg(void) {
    u32 sr = (u32)c->x[R_S0] & 7, pop = (u32)(c->x[R_S0] >> 8) & 15, sel = (u32)c->x[R_S1] & 0xffff;
    u64 here = rip_here(c->elr - 4), d = 0;
    bool null = !(sel & ~3u);
    if (sr == 1) {
        x86_ud();
        return;
    }
    bool got = !null && desc_read(sel, &d);
    if (!null && !got && (c->compat || sr >= SEG_FS)) {
        raise_gp(sel & ~3u, here);
        return;
    }
    if (c->compat) {
        u32 rpl = sel & 3, dpl = desc_dpl(d), err = sel & ~3u;
        if (sr == SEG_SS) {
            if (null || rpl != 3 || dpl != 3 || !(d & DESC_S) || (d & DESC_CODE) || !(d & DESC_RW)) {
                raise_gp(err, here);
                return;
            }
            if (!(d & DESC_P)) {
                deliver(12, err, true, here, false);
                return;
            }
            if (!desc_flat(d) || !(d & DESC_D) || (d & DESC_CONFORMING))
                stop(STOP_UNSUPPORTED, here, 13, sel, d);
        } else if (!null) {
            bool code = d & DESC_CODE, conforming = code && (d & DESC_CONFORMING);
            if (!(d & DESC_S) || (code && !(d & DESC_RW)) || (!conforming && dpl < 3)) {
                raise_gp(err, here);
                return;
            }
            if (!(d & DESC_P)) {
                deliver(11, err, true, here, false);
                return;
            }
        }
        if (sr != SEG_SS) {
            seg_note(sr, d, null);
            if (c->seg_bad & (1u << sr)) // TCG makes the load, and keeps the vCPU until the register changes
                stop(STOP_UNSUPPORTED, here, 13, sel, d);
        }
    } else if (sr != SEG_SS) {
        seg_note(sr, got ? d : 0, null);
    }
    c->seg_sel[sr] = (u16)sel;
    if (sr >= SEG_FS && (!null || c->compat))
        c->x[sr == SEG_FS ? R_FS : R_GS] = null ? 0 : desc_base(d);
    if (pop)
        c->x[4] = c->compat ? (u32)(c->x[4] + pop) : c->x[4] + pop;
    if (sr == SEG_SS && c->compat)
        c->irq_shadow_rip = next_rip_lit(); // interrupts wait for the instruction after a load of ss
}

static void do_popf(void) {
    u64 here = rip_here(c->elr - 4);
    u64 v = c->x[R_S0], next_rsp = c->x[R_S1];
    u64 sz = c->x[R_S2];
    u64 cur = rflags_get();
    u32 iopl = (u32)(cur >> 12) & 3;
    u64 mask = RF_ARITH | RF_DF | RF_TF | RF_NT | RF_AC | (1ULL << 21);
    if (c->cpl == 0)
        mask |= RF_IOPL | RF_IF;
    else if (c->cpl <= iopl)
        mask |= RF_IF;
    if (sz == 2)
        mask &= 0xffff;
    u64 fl = (cur & ~mask) | (v & mask) | RFLAGS_FIXED;
    if (fl & RF_TF)
        stop(STOP_UNSUPPORTED, here, 9, fl, 0);
    rflags_set(fl);
    c->x[4] = next_rsp;
}

// Unsupported CR4 bits stop rather than half work. MCE, PCE and OSXSAVE ask nothing of this monitor: it raises no machine checks, and rdpmc and the
// xsave family stop anyway, where CR4 is checked by whoever runs them.
#define CR4_OK ((1ULL << 5) | (1ULL << 7) | (1ULL << 9) | (1ULL << 10) | (1ULL << 17) | (1ULL << 20) | (1ULL << 3) | (1ULL << 4) | (1ULL << 2) | (1ULL << 6) | (1ULL << 8) | (1ULL << 18))

static void do_mov_cr_write(void) {
    u64 cr = c->x[R_S0], v = c->x[R_S1];
    u64 here = rip_here(c->elr - 4);
    switch (cr) {
        case 0:
            if ((v & 0x80010001ULL) != 0x80010001ULL)
                stop(STOP_UNSUPPORTED, here, 10, v, 0); // paging, protection or WP off
            c->cr0 = v;
            fp_trap_sync();
            break;
        case 2:
            c->cr2 = v;
            break;
        case 3: {
            c->stat_cr3++;
            note_event('C', here, v, 0);
            c->cr3 = v & ~(1ULL << 63);
            // The shadow stays in step with x86 tables through write protection, so a flush needs no work: the x86 TLB
            // may always be emptier than software assumed, and here it simply never holds a stale entry.
            view_activate(view_find(cr3_key(c->cr3), view_mode()));
            u64 next = next_rip_lit();
            c->elr = translate_here(next, 0, 0, false);
            break;
        }
        case 4:
            if (v & ~CR4_OK)
                stop(STOP_UNSUPPORTED, here, 11, v, 0);
            c->cr4 = v;
            break;
        case 8:
            if (c->hybrid)
                stop(STOP_FALLBACK, here, FB_CR8, 0, 0);
            c->apic_tpr = (u32)(v & 15) << 4;
            break;
    }
}

#define MSR_EFER 0xC0000080u
#define MSR_STAR 0xC0000081u
#define MSR_LSTAR 0xC0000082u
#define MSR_CSTAR 0xC0000083u
#define MSR_SFMASK 0xC0000084u
#define MSR_FS 0xC0000100u
#define MSR_GS 0xC0000101u
#define MSR_KGS 0xC0000102u
#define MSR_TSC 0x10u
#define MSR_APIC_BASE 0x1Bu
#define MSR_TSC_DEADLINE 0x6E0u
#define MSR_SYSENTER_CS 0x174u
#define MSR_SYSENTER_ESP 0x175u
#define MSR_SYSENTER_EIP 0x176u

// The 24 MHz counter in nanoseconds, then at the guest's TSC rate, in the same steps as QEMU's cpu_get_tsc so TCG and the engine agree.
static inline u64 tsc_now(void) {
    u64 ns = RSR(cntvct_el0) * 125 / 3 + c->tsc_ns_offset;
    return ns + ns * c->tsc_num / c->tsc_den + c->tsc_offset;
}

// The MSRs that live here in hybrid mode. Everything else, including the APIC's and the TSC's, is QEMU's.
static bool msr_is_monitors(u32 m) {
    return m == MSR_EFER || m == MSR_STAR || m == MSR_LSTAR || m == MSR_CSTAR || m == MSR_SFMASK || m == MSR_FS || m == MSR_GS || m == MSR_KGS || m == MSR_SYSENTER_CS || m == MSR_SYSENTER_ESP || m == MSR_SYSENTER_EIP;
}

static bool rdmsr(u32 m, u64 *v) {
    switch (m) {
        case MSR_EFER:
            *v = c->efer;
            return true;
        case MSR_STAR:
            *v = c->star;
            return true;
        case MSR_LSTAR:
            *v = c->lstar;
            return true;
        case MSR_CSTAR:
            *v = c->cstar;
            return true;
        case MSR_SFMASK:
            *v = c->sfmask;
            return true;
        case MSR_FS:
            *v = c->x[R_FS];
            return true;
        case MSR_GS:
            *v = c->x[R_GS];
            return true;
        case MSR_KGS:
            *v = c->kernel_gs_base;
            return true;
        case MSR_SYSENTER_CS:
            *v = c->sysenter_cs;
            return true;
        case MSR_SYSENTER_ESP:
            *v = c->sysenter_esp;
            return true;
        case MSR_SYSENTER_EIP:
            *v = c->sysenter_eip;
            return true;
        case MSR_TSC:
            *v = tsc_now();
            return true;
        case MSR_APIC_BASE:
            *v = c->apic_base | (c->apic_enabled ? 1ULL << 11 : 0) | 1ULL << 8;
            return true;
        case MSR_TSC_DEADLINE:
            *v = c->apic_tsc_deadline;
            return true;
    }
    c->req_a[0] = m;
    hostcall(HC_RDMSR);
    *v = c->req_r[0];
    return !c->req_r[1];
}

static bool wrmsr(u32 m, u64 v) {
    switch (m) {
        case MSR_EFER:
            c->efer = v;
            return true;
        case MSR_STAR:
            c->star = v;
            return true;
        case MSR_LSTAR:
            c->lstar = v;
            return true;
        case MSR_CSTAR:
            c->cstar = v;
            return true;
        case MSR_SFMASK:
            c->sfmask = v;
            return true;
        case MSR_FS:
            c->x[R_FS] = v;
            return true;
        case MSR_GS:
            c->x[R_GS] = v;
            return true;
        case MSR_KGS:
            c->kernel_gs_base = v;
            return true;
        case MSR_SYSENTER_CS:
            c->sysenter_cs = v;
            return true;
        case MSR_SYSENTER_ESP:
            c->sysenter_esp = v;
            return true;
        case MSR_SYSENTER_EIP:
            c->sysenter_eip = v;
            return true;
        case MSR_APIC_BASE:
            c->apic_base = v & 0xFFFFF000ULL;
            c->apic_enabled = (v >> 11) & 1;
            return true;
        case MSR_TSC_DEADLINE: {
            c->apic_tsc_deadline = v;
            if (((c->apic_lvt_timer >> 17) & 3) == 2) {
                u64 now = tsc_now();
                c->apic_deadline_cnt = !v ? 0 : apic_cnt() + (v > now ? (v - now) * 3 / 125 : 0) + 1;
                apic_timer_arm();
            }
            return true;
        }
    }
    c->req_a[0] = m;
    c->req_a[1] = v;
    hostcall(HC_WRMSR);
    return !c->req_r[1];
}

// FPCR: RMode from MXCSR.RC, FZ, FIZ from DAZ, and always AH and NEP.
static void mxcsr_apply(u32 v) {
    static const u8 rc_map[4] = {0, 2, 1, 3};
    u64 fpcr = 2 | 4;
    if (v & 0x40)
        fpcr |= 1;
    if (v & 0x8000)
        fpcr |= 1ULL << 24;
    fpcr |= (u64)rc_map[(v >> 13) & 3] << 22;
    WSR(S3_3_C4_C4_0, fpcr);
    u64 fpsr = 0;
    if (v & 1)
        fpsr |= 1;
    if (v & 4)
        fpsr |= 2;
    if (v & 8)
        fpsr |= 4;
    if (v & 16)
        fpsr |= 8;
    if (v & 32)
        fpsr |= 16;
    if (v & 2)
        fpsr |= 128;
    WSR(S3_3_C4_C4_1, fpsr);
    c->mxcsr = v & 0xFFC0;
}

static u32 mxcsr_read(void) {
    u64 s = RSR(S3_3_C4_C4_1);
    u32 v = c->mxcsr;
    if (s & 1)
        v |= 1;
    if (s & 2)
        v |= 4;
    if (s & 4)
        v |= 8;
    if (s & 8)
        v |= 16;
    if (s & 16)
        v |= 32;
    if (s & 128)
        v |= 2;
    return v;
}

// CR0.TS: lazy FP switching in a real kernel relies on #NM. FPEN traps EL0's SIMD to EL1, whichever x86 instruction it belongs to.
static void fp_trap_sync(void) {
    WSR(cpacr_el1, (c->cr0 & 8) ? 1ULL << 20 : 3ULL << 20);
    __asm__ volatile("isb");
}

// Reads the flags as data for a helper; PF and AF stay in their lazy form.
static inline u64 cur_nzcv(void) { return c->spsr & (0xFULL << 28); }
#define NZCV_N (1ULL << 31)
#define NZCV_Z (1ULL << 30)
#define NZCV_C (1ULL << 29)
#define NZCV_V (1ULL << 28)

// Result flags from a value at a width: N, Z, PF. CF and OF supplied, AF as given.
static void helper_flags(u64 r, u32 size, bool cf, bool of) {
    u64 nz = 0;
    u32 bits = size * 8;
    u64 mask = bits == 64 ? ~0ULL : (1ULL << bits) - 1;
    r &= mask;
    if (r >> (bits - 1))
        nz |= NZCV_N;
    if (!r)
        nz |= NZCV_Z;
    if (!cf)
        nz |= NZCV_C;
    if (of)
        nz |= NZCV_V;
    c->x[R_S2] = nz;
    c->x[R_S3] = r;
    c->x[R_S4] = r; // AF is undefined for these operations; report 0
}

static void helper_keep_flags(void) {
    c->x[R_S2] = cur_nzcv();
    c->x[R_S3] = c->x[R_PF];
    c->x[R_S4] = c->x[R_AF];
}

static void h_shift(void) {
    u64 v = c->x[R_S0], cnt = c->x[R_S1], desc_ = c->x[R_S2];
    u32 kind = desc_ & 7, size = (u32)(desc_ >> 8);
    u32 bits = size * 8;
    u64 mask = bits == 64 ? ~0ULL : (1ULL << bits) - 1;
    cnt &= size == 8 ? 63 : 31;
    v &= mask;
    if (!cnt) {
        helper_keep_flags();
        c->x[R_S0] = v;
        return;
    }
    u64 nz = cur_nzcv();
    bool cf = !(nz & NZCV_C), of = nz & NZCV_V;
    u64 r = v;
    bool msb, setall = true;
    switch (kind) {
        case 4: // shl
            r = cnt >= 64 ? 0 : (v << cnt) & mask;
            cf = cnt <= bits ? (v >> (bits - cnt)) & 1 : 0;
            of = ((r >> (bits - 1)) & 1) ^ cf;
            break;
        case 5: // shr
            r = cnt >= bits ? 0 : v >> cnt;
            cf = cnt <= bits ? (v >> (cnt - 1)) & 1 : 0;
            of = (v >> (bits - 1)) & 1;
            break;
        case 7: { // sar
            i64 s = (i64)(v << (64 - bits)) >> (64 - bits);
            r = (u64)(cnt >= 64 ? s >> 63 : s >> cnt) & mask;
            cf = cnt >= bits ? (u64)s >> 63 : (u64)(s >> (cnt - 1)) & 1;
            of = 0;
            break;
        }
        default: {
            setall = false;
            if (kind < 2) { // rol, ror
                u32 k = cnt % bits;
                r = k ? ((kind == 0 ? (v << k) | (v >> (bits - k)) : (v >> k) | (v << (bits - k))) & mask) : v;
                msb = (r >> (bits - 1)) & 1;
                cf = kind == 0 ? r & 1 : msb;
                of = kind == 0 ? msb ^ cf : msb ^ ((r >> (bits - 2)) & 1);
            } else { // rcl, rcr, modulo width + 1
                u32 k = cnt % (bits + 1);
                for (u32 i = 0; i < k; i++) {
                    if (kind == 2) {
                        bool out = (r >> (bits - 1)) & 1;
                        r = ((r << 1) | cf) & mask;
                        cf = out;
                    } else {
                        bool out = r & 1;
                        r = (r >> 1) | ((u64)cf << (bits - 1));
                        cf = out;
                    }
                }
                msb = (r >> (bits - 1)) & 1;
                of = kind == 2 ? msb ^ cf : msb ^ ((r >> (bits - 2)) & 1);
            }
        }
    }
    c->x[R_S0] = r;
    if (setall)
        helper_flags(r, size, cf, of);
    else {
        c->x[R_S2] = (nz & (NZCV_N | NZCV_Z)) | (cf ? 0 : NZCV_C) | (of ? NZCV_V : 0);
        c->x[R_S3] = c->x[R_PF];
        c->x[R_S4] = c->x[R_AF];
    }
}

static void h_shd(void) {
    u64 d = c->x[R_S0], s = c->x[R_S1], cnt = c->x[R_S2];
    u32 size = (u32)c->x[R_S3] & 0xff;
    bool right = c->x[R_S3] >> 8;
    u32 bits = size * 8;
    u64 mask = bits == 64 ? ~0ULL : (1ULL << bits) - 1;
    cnt &= size == 8 ? 63 : 31;
    d &= mask;
    s &= mask;
    if (!cnt) {
        helper_keep_flags();
        c->x[R_S0] = d;
        return;
    }
    u64 r = 0;
    bool cf = false;
    if (size == 2 && cnt > 16) {
        // Undefined in the manual. As hardware does: the rotation goes through a 48-bit composite.
        u64 w = right ? (d | s << 16 | d << 32) : (d << 32 | s << 16 | d);
        r = right ? (w >> cnt) & 0xffff : (w >> (32 - cnt)) & 0xffff;
        cf = right ? (w >> (cnt - 1)) & 1 : (w >> (48 - cnt)) & 1;
    } else if (right) {
        r = ((d >> cnt) | (s << (bits - cnt))) & mask;
        cf = (d >> (cnt - 1)) & 1;
    } else {
        r = ((d << cnt) | (s >> (bits - cnt))) & mask;
        cf = (d >> (bits - cnt)) & 1;
    }
    c->x[R_S0] = r;
    helper_flags(r, size, cf, ((r ^ d) >> (bits - 1)) & 1);
}

// 128 by 64 unsigned division by shift-subtract. False on quotient overflow or zero divisor.
static bool udiv128(u64 hi, u64 lo, u64 d, u64 *q, u64 *r) {
    if (!d || hi >= d)
        return false;
    u64 rem = hi, quo = 0;
    for (int i = 63; i >= 0; i--) {
        bool top = rem >> 63;
        rem = rem << 1 | ((lo >> i) & 1);
        if (top || rem >= d) {
            rem -= d;
            quo |= 1ULL << i;
        }
    }
    *q = quo;
    *r = rem;
    return true;
}

static void h_div(void) {
    u64 lo = c->x[R_S0], hi = c->x[R_S1], d = c->x[R_S2];
    u32 size = (u32)c->x[R_S3] & 0xff;
    bool sign = c->x[R_S3] >> 8;
    u64 here = rip_here(c->elr - 4);
    u64 q = 0, r = 0;
    bool ok;
    if (size == 8) {
        if (!sign)
            ok = udiv128(hi, lo, d, &q, &r);
        else {
            bool nn = hi >> 63, nd = d >> 63;
            u64 alo = lo, ahi = hi;
            if (nn) {
                alo = -lo;
                ahi = ~hi + !lo;
            }
            u64 ad = nd ? -d : d;
            ok = udiv128(ahi, alo, ad, &q, &r);
            if (ok) {
                if (nn != nd) {
                    if (q > (1ULL << 63))
                        ok = false;
                    q = -q;
                } else if (q >> 63)
                    ok = false;
                if (nn)
                    r = -r;
            }
        }
    } else {
        // 8 and 16 bits: x16 holds ax or ax with x17 holding dx.
        u64 n = size == 2 ? ((hi & 0xffff) << 16 | (lo & 0xffff)) : (lo & 0xffff);
        u32 bits = size * 8;
        u64 mask = (1ULL << bits) - 1;
        d &= mask;
        if (!d)
            ok = false;
        else if (!sign) {
            q = n / d;
            r = n % d;
            ok = q <= mask;
        } else {
            i64 sn = size == 2 ? (i64)(int32_t)n : (i64)(int16_t)n;
            i64 sd = (i64)(d << (64 - bits)) >> (64 - bits);
            i64 sq = sn / sd, sr = sn % sd;
            i64 lim = 1LL << (bits - 1);
            ok = sq >= -lim && sq < lim;
            q = (u64)sq & mask;
            r = (u64)sr & mask;
        }
    }
    if (!ok) {
        deliver(0, 0, false, here, false);
        return;
    }
    c->x[R_S0] = q;
    c->x[R_S1] = r;
}

#include "x87.c"

static void do_cli_sti(bool sti) {
    u32 iopl = (u32)(c->rflags_sys >> 12) & 3;
    if (c->cpl > iopl) {
        x86_gp0();
        return;
    }
    if (sti) {
        if (!(c->rflags_sys & RF_IF)) {
            c->rflags_sys |= RF_IF;
            c->irq_shadow_rip = next_rip_lit();
        }
    } else
        c->rflags_sys &= ~RF_IF;
}

void mon_sync(void) {
    if (me->smc_held)
        __atomic_store_n(&me->smc_held, 0, __ATOMIC_RELEASE);
    u32 ec = (u32)(c->esr >> 26);
    if (ec == 0x24) {
        handle_data_abort(true);
    } else if (ec == 0x15) {
        u32 n = (u32)c->esr & 0xffff;
        c->stat_svc[n & 127]++;
        switch (n) {
            case SVC_DIRECT:
            case SVC_JCC:
            case SVC_CALL:
            case SVC_SINGLE_DONE: {
                // The literal target sits right after the svc. The stub word (elr-4) is what gets patched.
                u64 stub = c->elr - 4;
                u64 target = *lit(c->elr);
                u64 site = stub;
                if (n == SVC_CALL)
                    site = c->x[R_LR] - 4;
                u64 arm = translate_here(target, site, n, false);
                c->elr = arm;
                break;
            }
            case SVC_LOOKUP_MISS: {
                u64 target = c->x[R_S0];
                event_delivered = false;
                code_cache_reset = false;
                u64 arm = translate_here(target, 0, SVC_LOOKUP_MISS, false);
                // The target did not fetch and a fault handler runs instead; or the cache was reset, and the code at x30 is gone.
                if (event_delivered || code_cache_reset) {
                    c->elr = arm;
                    break;
                }
                c->x[R_S2] = arm;
                c->elr = c->x[R_LR];
                break;
            }
            case SVC_DEAD: {
                // Entry of an invalidated block: find it and go to a fresh translation.
                u64 entry = c->elr - 4;
                u64 rip = rip_here(entry);
                u64 arm = translate_here(rip, entry, SVC_DIRECT, false);
                c->elr = arm;
                break;
            }
            case SVC_STOP:
                stop(STOP_UNTRANSLATED, rip_here(c->elr - 4), *(u32 *)c->elr, 0, 0);
            case SVC_SYSCALL:
                do_syscall();
                break;
            case SVC_SYSRET:
                do_sysret();
                break;
            case SVC_SYSENTER:
                do_sysenter();
                break;
            case SVC_SYSEXIT:
                do_sysexit();
                break;
            case SVC_FAR:
                do_far();
                break;
            case SVC_IRET:
                do_iret();
                break;
            case SVC_INT:
                deliver((u32)c->x[R_S1], 0, false, next_rip_lit(), true);
                break;
            case SVC_INT3:
                deliver(3, 0, false, next_rip_lit(), true);
                break;
            case SVC_UD:
                if (c->hybrid)
                    stop(STOP_FALLBACK, rip_here(c->elr - 4), FB_UD, 0, 0);
                x86_ud();
                break;
            case SVC_DE:
                deliver(0, 0, false, rip_here(c->elr - 4), false);
                break;
            case SVC_GP0:
                x86_gp0();
                break;
            case SVC_HLT: {
                if (!c->model_kernel) {
                    stop(STOP_GUEST_HALT, rip_here(c->elr - 4), c->x[0], 0, 0);
                }
                u64 next = next_rip_lit();
                if (c->hybrid) {
                    if (c->irq_pending && (c->rflags_sys & RF_IF)) { // sti; hlt with a vector already in hand: the hlt is over before it starts
                        c->elr = translate_here(next, 0, 0, false);
                        break;
                    }
                    stop(STOP_FALLBACK, rip_here(c->elr - 4), FB_HLT, 0, 0);
                }
                for (;;) {
                    apic_merge_host();
                    apic_timer_check();
                    bool ready = apic_ready_vector() || c->irq_pending;
                    if (ready && (c->rflags_sys & RF_IF))
                        break;
                    c->req_a[0] = next;
                    // How long the host may sleep: until the APIC timer, in counter ticks. 0 means no deadline.
                    c->req_a[1] = c->apic_deadline_cnt;
                    hostcall(HC_HLT); // returns when an interrupt may be pending
                    if (c->req_r[0] != ~0ULL)
                        c->irq_pending = (u32)c->req_r[0] + 1;
                    else if (c->req_r[1])
                        stop(STOP_GUEST_HALT, next, c->x[0], 0, 0);
                }
                c->elr = translate_here(next, 0, 0, false);
                break;
            }
            case SVC_CPUID:
                c->req_a[0] = c->x[0] & 0xffffffff;
                c->req_a[1] = c->x[1] & 0xffffffff;
                hostcall(HC_CPUID);
                c->x[0] = c->req_r[0];
                c->x[3] = c->req_r[1];
                c->x[1] = c->req_r[2];
                c->x[2] = c->req_r[3];
                break;
            case SVC_RDTSC:
            case SVC_RDTSCP: {
                u64 t = tsc_now();
                c->x[0] = (u32)t;
                c->x[2] = t >> 32;
                if (n == SVC_RDTSCP)
                    c->x[1] = 0;
                break;
            }
            case SVC_RDMSR: {
                u64 v;
                if (c->hybrid && !msr_is_monitors((u32)c->x[1]))
                    stop(STOP_FALLBACK, rip_here(c->elr - 4), FB_RDMSR, (u32)c->x[1], 0);
                if (!rdmsr((u32)c->x[1], &v)) {
                    x86_gp0();
                    break;
                }
                c->x[0] = (u32)v;
                c->x[2] = v >> 32;
                break;
            }
            case SVC_WRMSR:
                if (c->hybrid && !msr_is_monitors((u32)c->x[1])) {
                    if ((u32)c->x[1] == 0x6E0) { // the TSC deadline, written at every timer change: a call to QEMU's APIC is all that TCG would do for it
                        c->req_a[0] = 0x6E0;
                        c->req_a[1] = (u64)(u32)c->x[2] << 32 | (u32)c->x[0];
                        hostcall(HC_WRMSR);
                        if (!c->req_r[1])
                            break;
                    }
                    stop(STOP_FALLBACK, rip_here(c->elr - 4), FB_WRMSR, (u32)c->x[1], 0);
                }
                if (!wrmsr((u32)c->x[1], (u64)(u32)c->x[2] << 32 | (u32)c->x[0]))
                    x86_gp0();
                break;
            case SVC_CLI:
                do_cli_sti(false);
                break;
            case SVC_STI:
                do_cli_sti(true);
                break;
            case SVC_POPF:
                do_popf();
                break;
            case SVC_MOV_CR_READ:
                switch (c->x[R_S0]) {
                    case 0:
                        c->x[R_S0] = c->cr0;
                        break;
                    case 2:
                        c->x[R_S0] = c->cr2;
                        break;
                    case 3:
                        c->x[R_S0] = c->cr3;
                        break;
                    case 4:
                        c->x[R_S0] = c->cr4;
                        break;
                    case 8:
                        if (c->hybrid)
                            stop(STOP_FALLBACK, rip_here(c->elr - 4), FB_CR8, 0, 0);
                        c->x[R_S0] = c->apic_tpr >> 4;
                        break;
                    default:
                        c->x[R_S0] = 0;
                }
                break;
            case SVC_MOV_CR_WRITE:
                do_mov_cr_write();
                break;
            case SVC_INVLPG:
            case SVC_INVPCID:
            case SVC_WBINVD:
                break; // the shadow is always in step: see the CR3 note
            case SVC_CLTS:
                if (c->clts_on_host)
                    stop(STOP_FALLBACK, rip_here(c->elr - 4), FB_CLTS, 0, 0);
                c->cr0 &= ~8ULL;
                fp_trap_sync();
                break;
            case SVC_LGDT:
                c->gdtr_base = c->x[R_S0];
                c->gdtr_limit = (u32)c->x[R_S1];
                break;
            case SVC_LIDT:
                c->idtr_base = c->x[R_S0];
                c->idtr_limit = (u32)c->x[R_S1];
                break;
            case SVC_SGDT:
                c->x[R_S0] = c->gdtr_base;
                c->x[R_S1] = c->gdtr_limit;
                break;
            case SVC_SIDT:
                c->x[R_S0] = c->idtr_base;
                c->x[R_S1] = c->idtr_limit;
                break;
            case SVC_LTR: {
                u64 d[2];
                u32 sel = (u32)c->x[R_S0] & 0xffff;
                u32 idx = sel & ~7u;
                if (idx + 15 > c->gdtr_limit || !guest_read(c->gdtr_base + idx, d, 16, 0)) {
                    raise_gp(sel & ~3u, rip_here(c->elr - 4));
                    break;
                }
                c->tr = (u16)sel;
                c->tss_base = ((d[0] >> 16) & 0xffffff) | ((d[0] >> 32) & 0xff000000ULL) | (d[1] << 32);
                c->tss_limit = (u32)((d[0] & 0xffff) | ((d[0] >> 32) & 0xf0000));
                break;
            }
            case SVC_STR:
                c->x[R_S0] = c->tr;
                break;
            case SVC_LLDT: {
                u64 d[2] = {0, 0};
                u32 sel = (u32)c->x[R_S0] & 0xffff, idx = sel & ~7u;
                if ((sel & ~3u) && ((sel & 4) || idx + 15 > c->gdtr_limit || !guest_read(c->gdtr_base + idx, d, 16, 0) || ((d[0] >> 40) & 0x1f) != 2)) {
                    raise_gp(sel & ~3u, rip_here(c->elr - 4));
                    break;
                }
                c->ldtr = (u16)sel;
                c->ldt_base = desc_base(d[0]) | d[1] << 32;
                c->ldt_limit = (u32)desc_limit(d[0]);
                break;
            }
            case SVC_SLDT:
                c->x[R_S0] = c->ldtr;
                break;
            case SVC_MOV_SEG_READ:
                c->x[R_S0] = c->seg_sel[c->x[R_S0] & 7];
                break;
            case SVC_MOV_SEG_WRITE:
                do_mov_seg();
                break;
            case SVC_IN:
            case SVC_OUT: {
                if (c->hybrid && (c->x[R_S0] & 0xffff) == 0x5658)
                    stop(STOP_FALLBACK, rip_here(c->elr - 4), FB_VMPORT, 0, 0);
                u32 iopl = (u32)(c->rflags_sys >> 12) & 3;
                if (c->cpl > iopl) {
                    x86_gp0();
                    break;
                }
                c->req_a[0] = c->x[R_S0];
                c->req_a[1] = c->x[R_S1];
                c->req_a[2] = n == SVC_OUT;
                c->req_a[3] = c->x[R_S2];
                if (c->hybrid) // who wrote a port, for the host to report
                    c->req_a[4] = rip_here(c->elr - 4);
                hostcall(HC_PORT);
                if (n == SVC_IN)
                    c->x[R_S0] = c->req_r[0];
                break;
            }
            case SVC_LDMXCSR: {
                u32 v = (u32)c->x[R_S0];
                if (c->cr0 & 8) {
                    c->stat_nm++;
                    deliver(7, 0, false, rip_here(c->elr - 4), false);
                    break;
                }
                if (v & 0xFFFF0000u) {
                    x86_gp0();
                    break;
                }
                if ((v & 0x1F80) != 0x1F80)
                    stop(STOP_UNSUPPORTED, rip_here(c->elr - 4), 14, v, 0); // unmasked FP exceptions cannot trap here
                mxcsr_apply(v);
                break;
            }
            case SVC_STMXCSR:
                if (c->cr0 & 8) {
                    c->stat_nm++;
                    deliver(7, 0, false, rip_here(c->elr - 4), false);
                    break;
                }
                c->x[R_S0] = mxcsr_read();
                break;
            case SVC_FXSAVE:
                do_fx(true);
                break;
            case SVC_FXRSTOR:
                do_fx(false);
                break;
            case SVC_X87:
                x87_op();
                break;
            case SVC_H_SHIFT:
                h_shift();
                break;
            case SVC_H_SHD:
                h_shd();
                break;
            case SVC_H_DIV:
                h_div();
                break;
            default:
                stop(STOP_UNSUPPORTED, 0, 15, n, c->elr);
        }
    } else if (ec == 0x07) { // SIMD with CR0.TS set
        if (in_rep_stub(c->elr)) { // no x86 FP here, only rep stos's stub, which hybrid mode does not use: on with the plain loop at the call site
            c->elr = c->x[R_LR];
        } else {
            c->stat_nm++;
            deliver(7, 0, false, rip_here(c->elr), false);
        }
    } else if (ec == 0x32) { // software step
        if (pt_step_slot)
            shadow_write_finish();
    } else if (ec == 0x20 || ec == 0x22 || ec == 0x26) {
        stop(STOP_MONITOR_FAULT, 0, c->esr, c->far, c->elr); // translated code cannot fetch or align wrong: an engine bug
    } else {
        stop(STOP_MONITOR_FAULT, 0, c->esr, c->far, c->elr);
    }
    exit_check();
}

void mon_irq(void) {
    if (me->smc_held)
        __atomic_store_n(&me->smc_held, 0, __ATOMIC_RELEASE);
    // The host raised the virtual IRQ line: a timer expiry, new vectors in the host IRR, an ExtINT, or a request to stop.
    // The timer rearms first, because the host unmasks the virtual timer in this call and an expired compare would fire again.
    apic_timer_check();
    c->req_a[0] = c->elr;
    hostcall(HC_IRQ);
    if (c->req_r[0] != ~0ULL)
        c->irq_pending = (u32)c->req_r[0] + 1;
    apic_merge_host();
    exit_check();
}

void mon_fiq(void) { stop(STOP_MONITOR_FAULT, 0, 0, 0, c->elr); }

// Set by the host once: runs first, on the initial entry.
void mon_init(void) {
    zap_why = KILL_RECLAIM;
    c->irq_shadow_rip = ~0ULL;
    WSR(cntkctl_el1, 2); // EL0VCTEN: rdtsc in translated code reads the virtual counter
    u64 *desc_hole = (u64 *)PRIV(OFF_MON_DATA + (1ULL << 20));
    hole_entry_priv = desc_hole[0];
    hole_entry_ram = desc_hole[1];
    View *v = view_find(cr3_key(c->cr3), view_mode());
    c->view = (u32)(v - views);
    if (!me->rs_saved[c->view]) // built by another vCPU
        view_rs_prepare(c->view);
    c->x[R_RS] = me->rs_saved[c->view];
    c->rs_top = view_rs_top(c->view);
    c->x[R_HASH] = v->hash_va;
    c->x[R_CTX] = (u64)c;
    WSR(ttbr0_el1, v->ttbr0);
    WSR(ttbr1_el1, v->ttbr1);
    __asm__ volatile("isb");
    mxcsr_apply(c->hybrid ? c->resume_mxcsr : 0x1F80);
    if (!c->hybrid && !c->fcw)
        c->fcw = 0x37F;
    fp_trap_sync();
    u64 entry = c->req_a[0];
    c->elr = translate_here(entry, 0, 0, false);
    exit_check();
    mon_enter_guest();
}

