/*!Peripheral access API for STM32U031 microcontrollers (generated using svd2rust v0.37.1 (773caae 2025-10-19))

You can find an overview of the generated API [here].

API features to be included in the [next] svd2rust release can be generated by cloning the svd2rust [repository], checking out the above commit, and running `cargo doc --open`.

[here]: https://docs.rs/svd2rust/0.37.1/svd2rust/#peripheral-api
[next]: https://github.com/rust-embedded/svd2rust/blob/master/CHANGELOG.md#unreleased
[repository]: https://github.com/rust-embedded/svd2rust*/
///Number available in the NVIC for configuring priority
pub const NVIC_PRIO_BITS: u8 = 4;
#[cfg(feature = "rt")]
pub use self::Interrupt as interrupt;
pub use cortex_m::peripheral::Peripherals as CorePeripherals;
pub use cortex_m::peripheral::{CBP, CPUID, DCB, DWT, FPB, ITM, MPU, NVIC, SCB, SYST, TPIU};
#[cfg(feature = "rt")]
pub use cortex_m_rt::interrupt;
#[cfg(feature = "rt")]
extern "C" {
    fn WWDG();
    fn PVD_PVM();
    fn RTC_TAMP();
    fn FLASH();
    fn RCC_CRS();
    fn EXTI0_1();
    fn EXTI2_3();
    fn EXTI4_15();
    fn DMA1_CHANNEL1();
    fn DMA1_CHANNEL2_3();
    fn DMA1_CHANNEL4_5_6_7();
    fn ADC_COMP();
    fn TIM1_BRK_UP_TRG_COM();
    fn TIM1_CC();
    fn TIM2();
    fn TIM3();
    fn TIM6_DAC_LPTIM1();
    fn TIM7_LPTIM2();
    fn TIM15_LPTIM3();
    fn TIM16();
    fn TSC();
    fn I2C1();
    fn I2C2_I2C3();
    fn SPI1();
    fn SPI2();
    fn USART1();
    fn USART2_LPUART2();
    fn USART3_LPUART1();
    fn USART4();
}
#[doc(hidden)]
#[repr(C)]
pub union Vector {
    _handler: unsafe extern "C" fn(),
    _reserved: u32,
}
#[cfg(feature = "rt")]
#[doc(hidden)]
#[link_section = ".vector_table.interrupts"]
#[no_mangle]
pub static __INTERRUPTS: [Vector; 31] = [
    Vector { _handler: WWDG },
    Vector { _handler: PVD_PVM },
    Vector { _handler: RTC_TAMP },
    Vector { _handler: FLASH },
    Vector { _handler: RCC_CRS },
    Vector { _handler: EXTI0_1 },
    Vector { _handler: EXTI2_3 },
    Vector { _handler: EXTI4_15 },
    Vector { _reserved: 0 },
    Vector {
        _handler: DMA1_CHANNEL1,
    },
    Vector {
        _handler: DMA1_CHANNEL2_3,
    },
    Vector {
        _handler: DMA1_CHANNEL4_5_6_7,
    },
    Vector { _handler: ADC_COMP },
    Vector {
        _handler: TIM1_BRK_UP_TRG_COM,
    },
    Vector { _handler: TIM1_CC },
    Vector { _handler: TIM2 },
    Vector { _handler: TIM3 },
    Vector {
        _handler: TIM6_DAC_LPTIM1,
    },
    Vector {
        _handler: TIM7_LPTIM2,
    },
    Vector {
        _handler: TIM15_LPTIM3,
    },
    Vector { _handler: TIM16 },
    Vector { _handler: TSC },
    Vector { _reserved: 0 },
    Vector { _handler: I2C1 },
    Vector {
        _handler: I2C2_I2C3,
    },
    Vector { _handler: SPI1 },
    Vector { _handler: SPI2 },
    Vector { _handler: USART1 },
    Vector {
        _handler: USART2_LPUART2,
    },
    Vector {
        _handler: USART3_LPUART1,
    },
    Vector { _handler: USART4 },
];
///Enumeration of all the interrupts.
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Copy, Clone, Debug, PartialEq, Eq)]
#[repr(u16)]
pub enum Interrupt {
    ///0 - Window watchdog interrupt
    WWDG = 0,
    ///1 - PVD/PVM1/PVM2/PVM3 interrupt (combined with EXTI lines 16 and 19 and 20 and 21)
    PVD_PVM = 1,
    ///2 - RTC and TAMP interrupts(combined EXTI lines 19 and 21)
    RTC_TAMP = 2,
    ///3 - FLASH global interrupt
    FLASH = 3,
    ///4 - RCC and CRS global interrupt
    RCC_CRS = 4,
    ///5 - EXTI lines 0 and 1 interrupt
    EXTI0_1 = 5,
    ///6 - EXTI lines 2 and 3 interrupt
    EXTI2_3 = 6,
    ///7 - EXTI lines 4 to 15 interrupt
    EXTI4_15 = 7,
    ///9 - DMA1 channel 1 interrupt
    DMA1_CHANNEL1 = 9,
    ///10 - DMA1 channel 2 and 3 interrupts
    DMA1_CHANNEL2_3 = 10,
    ///11 - DMA1 channel 4, 5, 6, 7, DMAMUX, DMA2 channel 1, 2, 3, 4, 5 interrupts
    DMA1_CHANNEL4_5_6_7 = 11,
    ///12 - ADC and COMP interrupts (ADC combined with EXTI lines 17 and 18)
    ADC_COMP = 12,
    ///13 - TIM1 break, update, trigger and commutation interrupts
    TIM1_BRK_UP_TRG_COM = 13,
    ///14 - TIM1 Capture Compare interrupt
    TIM1_CC = 14,
    ///15 - TIM2 global interrupt
    TIM2 = 15,
    ///16 - TIM3 global interrupt
    TIM3 = 16,
    ///17 - TIM6, LPTIM1 and DAC global interrupt (combined with EXTI line 29)
    TIM6_DAC_LPTIM1 = 17,
    ///18 - TIM7 and LPTIM2 global interrupt (combined with EXTI line 30)
    TIM7_LPTIM2 = 18,
    ///19 - TIM15 and LPTIM3 global interrupt (combined with EXTI line 29)
    TIM15_LPTIM3 = 19,
    ///20 - TIM16 global interrupt
    TIM16 = 20,
    ///21 - TSC global interrupt
    TSC = 21,
    ///23 - I2C1 global interrupt (combined with EXTI line 23)
    I2C1 = 23,
    ///24 - I2C2/3 global interrupt
    I2C2_I2C3 = 24,
    ///25 - SPI1 global interrupt
    SPI1 = 25,
    ///26 - SPI2 global interrupt
    SPI2 = 26,
    ///27 - USART1 global interrupt (combined with EXTI line 25)
    USART1 = 27,
    ///28 - USART2 and LPUART2 global interrupt (combined with EXTI lines 26 and 35)
    USART2_LPUART2 = 28,
    ///29 - USART3 and LPUART1 global interrupt (combined with EXTI lines 24 and 28)
    USART3_LPUART1 = 29,
    ///30 - USART4 global interrupt (combined with EXTI lines 20 and 34)
    USART4 = 30,
}
unsafe impl cortex_m::interrupt::InterruptNumber for Interrupt {
    #[inline(always)]
    fn number(self) -> u16 {
        self as u16
    }
}
///ADC address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#ADC)
pub type ADC = crate::Periph<adc::RegisterBlock, 0x4001_2400>;
impl core::fmt::Debug for ADC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADC").finish()
    }
}
///ADC address block description
pub mod adc;
///COMP address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#COMP1)
pub type COMP1 = crate::Periph<comp1::RegisterBlock, 0x4001_0200>;
impl core::fmt::Debug for COMP1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("COMP1").finish()
    }
}
///COMP address block description
pub mod comp1;
///CRC address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#CRC)
pub type CRC = crate::Periph<crc::RegisterBlock, 0x4002_3000>;
impl core::fmt::Debug for CRC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CRC").finish()
    }
}
///CRC address block description
pub mod crc;
///DAC address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#DAC)
pub type DAC = crate::Periph<dac::RegisterBlock, 0x4000_7400>;
impl core::fmt::Debug for DAC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DAC").finish()
    }
}
///DAC address block description
pub mod dac;
///DBGMCU register block
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#DBGMCU)
pub type DBGMCU = crate::Periph<dbgmcu::RegisterBlock, 0x4001_5800>;
impl core::fmt::Debug for DBGMCU {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DBGMCU").finish()
    }
}
///DBGMCU register block
pub mod dbgmcu;
///DMAMUX address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#DMAMUX)
pub type DMAMUX = crate::Periph<dmamux::RegisterBlock, 0x4002_0800>;
impl core::fmt::Debug for DMAMUX {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DMAMUX").finish()
    }
}
///DMAMUX address block description
pub mod dmamux;
///DMA register bank
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#DMA1)
pub type DMA1 = crate::Periph<dma1::RegisterBlock, 0x4002_0000>;
impl core::fmt::Debug for DMA1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DMA1").finish()
    }
}
///DMA register bank
pub mod dma1;
///DMA register bank
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#DMA1)
pub type DMA2 = crate::Periph<dma1::RegisterBlock, 0x4002_0400>;
impl core::fmt::Debug for DMA2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DMA2").finish()
    }
}
///DMA register bank
pub use self::dma1 as dma2;
///EXTI register block
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#EXTI)
pub type EXTI = crate::Periph<exti::RegisterBlock, 0x4002_1800>;
impl core::fmt::Debug for EXTI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("EXTI").finish()
    }
}
///EXTI register block
pub mod exti;
///Mamba FLASH register block
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#FLASH)
pub type FLASH = crate::Periph<flash::RegisterBlock, 0x4002_2000>;
impl core::fmt::Debug for FLASH {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FLASH").finish()
    }
}
///Mamba FLASH register block
pub mod flash;
///GPIOA address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#GPIOA)
pub type GPIOA = crate::Periph<gpioa::RegisterBlock, 0x5000_0000>;
impl core::fmt::Debug for GPIOA {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOA").finish()
    }
}
///GPIOA address block description
pub mod gpioa;
///GPIOB address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#GPIOB)
pub type GPIOB = crate::Periph<gpiob::RegisterBlock, 0x5000_0400>;
impl core::fmt::Debug for GPIOB {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOB").finish()
    }
}
///GPIOB address block description
pub mod gpiob;
///GPIOC address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#GPIOC)
pub type GPIOC = crate::Periph<gpioc::RegisterBlock, 0x5000_0800>;
impl core::fmt::Debug for GPIOC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOC").finish()
    }
}
///GPIOC address block description
pub mod gpioc;
///GPIOD address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#GPIOD)
pub type GPIOD = crate::Periph<gpiod::RegisterBlock, 0x5000_0c00>;
impl core::fmt::Debug for GPIOD {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOD").finish()
    }
}
///GPIOD address block description
pub mod gpiod;
///GPIOE address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#GPIOE)
pub type GPIOE = crate::Periph<gpioe::RegisterBlock, 0x5000_1000>;
impl core::fmt::Debug for GPIOE {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOE").finish()
    }
}
///GPIOE address block description
pub mod gpioe;
///GPIOF address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#GPIOF)
pub type GPIOF = crate::Periph<gpiof::RegisterBlock, 0x5000_1400>;
impl core::fmt::Debug for GPIOF {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOF").finish()
    }
}
///GPIOF address block description
pub mod gpiof;
///IWDG address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#IWDG)
pub type IWDG = crate::Periph<iwdg::RegisterBlock, 0x4000_3000>;
impl core::fmt::Debug for IWDG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IWDG").finish()
    }
}
///IWDG address block description
pub mod iwdg;
///I2C address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#I2C1)
pub type I2C1 = crate::Periph<i2c1::RegisterBlock, 0x4000_5400>;
impl core::fmt::Debug for I2C1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C1").finish()
    }
}
///I2C address block description
pub mod i2c1;
///I2C address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#I2C1)
pub type I2C2 = crate::Periph<i2c1::RegisterBlock, 0x4000_5800>;
impl core::fmt::Debug for I2C2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C2").finish()
    }
}
///I2C address block description
pub use self::i2c1 as i2c2;
///I2C address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#I2C1)
pub type I2C3 = crate::Periph<i2c1::RegisterBlock, 0x4000_8800>;
impl core::fmt::Debug for I2C3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C3").finish()
    }
}
///I2C address block description
pub use self::i2c1 as i2c3;
///LPTIM1 address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#LPTIM1)
pub type LPTIM1 = crate::Periph<lptim1::RegisterBlock, 0x4000_7c00>;
impl core::fmt::Debug for LPTIM1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPTIM1").finish()
    }
}
///LPTIM1 address block description
pub mod lptim1;
///LPTIM2 address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#LPTIM2)
pub type LPTIM2 = crate::Periph<lptim2::RegisterBlock, 0x4000_9400>;
impl core::fmt::Debug for LPTIM2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPTIM2").finish()
    }
}
///LPTIM2 address block description
pub mod lptim2;
///LPUART address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#LPUART1)
pub type LPUART1 = crate::Periph<lpuart1::RegisterBlock, 0x4000_8000>;
impl core::fmt::Debug for LPUART1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPUART1").finish()
    }
}
///LPUART address block description
pub mod lpuart1;
///LPUART address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#LPUART1)
pub type LPUART2 = crate::Periph<lpuart1::RegisterBlock, 0x4000_8400>;
impl core::fmt::Debug for LPUART2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPUART2").finish()
    }
}
///LPUART address block description
pub use self::lpuart1 as lpuart2;
///OPAMP address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#OPAMP)
pub type OPAMP = crate::Periph<opamp::RegisterBlock, 0x4000_7800>;
impl core::fmt::Debug for OPAMP {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OPAMP").finish()
    }
}
///OPAMP address block description
pub mod opamp;
///PWR register block
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#PWR)
pub type PWR = crate::Periph<pwr::RegisterBlock, 0x4000_7000>;
impl core::fmt::Debug for PWR {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PWR").finish()
    }
}
///PWR register block
pub mod pwr;
///RCC address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#RCC)
pub type RCC = crate::Periph<rcc::RegisterBlock, 0x4002_1000>;
impl core::fmt::Debug for RCC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RCC").finish()
    }
}
///RCC address block description
pub mod rcc;
///RNG address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#RNG)
pub type RNG = crate::Periph<rng::RegisterBlock, 0x4002_5000>;
impl core::fmt::Debug for RNG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RNG").finish()
    }
}
///RNG address block description
pub mod rng;
///RTC register block
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#RTC)
pub type RTC = crate::Periph<rtc::RegisterBlock, 0x4000_2800>;
impl core::fmt::Debug for RTC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RTC").finish()
    }
}
///RTC register block
pub mod rtc;
///SPI address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#SPI1)
pub type SPI1 = crate::Periph<spi1::RegisterBlock, 0x4001_3000>;
impl core::fmt::Debug for SPI1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI1").finish()
    }
}
///SPI address block description
pub mod spi1;
///SPI address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#SPI1)
pub type SPI2 = crate::Periph<spi1::RegisterBlock, 0x4000_3800>;
impl core::fmt::Debug for SPI2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI2").finish()
    }
}
///SPI address block description
pub use self::spi1 as spi2;
///SYSCFG register block
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#SYSCFG)
pub type SYSCFG = crate::Periph<syscfg::RegisterBlock, 0x4001_0000>;
impl core::fmt::Debug for SYSCFG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SYSCFG").finish()
    }
}
///SYSCFG register block
pub mod syscfg;
///TAMP register block
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#TAMP)
pub type TAMP = crate::Periph<tamp::RegisterBlock, 0x4000_b000>;
impl core::fmt::Debug for TAMP {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TAMP").finish()
    }
}
///TAMP register block
pub mod tamp;
///TIM1 address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#TIM1)
pub type TIM1 = crate::Periph<tim1::RegisterBlock, 0x4001_2c00>;
impl core::fmt::Debug for TIM1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM1").finish()
    }
}
///TIM1 address block description
pub mod tim1;
///TIM2 address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#TIM2)
pub type TIM2 = crate::Periph<tim2::RegisterBlock, 0x4000_0000>;
impl core::fmt::Debug for TIM2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM2").finish()
    }
}
///TIM2 address block description
pub mod tim2;
///TIM3 address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#TIM3)
pub type TIM3 = crate::Periph<tim3::RegisterBlock, 0x4000_0400>;
impl core::fmt::Debug for TIM3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM3").finish()
    }
}
///TIM3 address block description
pub mod tim3;
///TIM6 address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#TIM6)
pub type TIM6 = crate::Periph<tim6::RegisterBlock, 0x4000_1000>;
impl core::fmt::Debug for TIM6 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM6").finish()
    }
}
///TIM6 address block description
pub mod tim6;
///TIM7 address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#TIM6)
pub type TIM7 = crate::Periph<tim6::RegisterBlock, 0x4000_1400>;
impl core::fmt::Debug for TIM7 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM7").finish()
    }
}
///TIM7 address block description
pub use self::tim6 as tim7;
///TIM15 address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#TIM15)
pub type TIM15 = crate::Periph<tim15::RegisterBlock, 0x4001_4000>;
impl core::fmt::Debug for TIM15 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM15").finish()
    }
}
///TIM15 address block description
pub mod tim15;
///TIM16 address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#TIM16)
pub type TIM16 = crate::Periph<tim16::RegisterBlock, 0x4001_4400>;
impl core::fmt::Debug for TIM16 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM16").finish()
    }
}
///TIM16 address block description
pub mod tim16;
///TSC address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#TSC)
pub type TSC = crate::Periph<tsc::RegisterBlock, 0x4002_4000>;
impl core::fmt::Debug for TSC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TSC").finish()
    }
}
///TSC address block description
pub mod tsc;
///USART address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#USART1)
pub type USART1 = crate::Periph<usart1::RegisterBlock, 0x4001_3800>;
impl core::fmt::Debug for USART1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART1").finish()
    }
}
///USART address block description
pub mod usart1;
///USART address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#USART1)
pub type USART2 = crate::Periph<usart1::RegisterBlock, 0x4000_4400>;
impl core::fmt::Debug for USART2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART2").finish()
    }
}
///USART address block description
pub use self::usart1 as usart2;
///USART address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#USART1)
pub type USART3 = crate::Periph<usart1::RegisterBlock, 0x4000_4800>;
impl core::fmt::Debug for USART3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART3").finish()
    }
}
///USART address block description
pub use self::usart1 as usart3;
///USART address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#USART1)
pub type USART4 = crate::Periph<usart1::RegisterBlock, 0x4000_4c00>;
impl core::fmt::Debug for USART4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART4").finish()
    }
}
///USART address block description
pub use self::usart1 as usart4;
///VREFBUF address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#VREFBUF)
pub type VREFBUF = crate::Periph<vrefbuf::RegisterBlock, 0x4001_0030>;
impl core::fmt::Debug for VREFBUF {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VREFBUF").finish()
    }
}
///VREFBUF address block description
pub mod vrefbuf;
///WWDG address block description
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U031.html#WWDG)
pub type WWDG = crate::Periph<wwdg::RegisterBlock, 0x4000_2c00>;
impl core::fmt::Debug for WWDG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("WWDG").finish()
    }
}
///WWDG address block description
pub mod wwdg;
#[no_mangle]
static mut DEVICE_PERIPHERALS: bool = false;
/// All the peripherals.
#[allow(non_snake_case)]
pub struct Peripherals {
    ///ADC
    pub ADC: ADC,
    ///COMP1
    pub COMP1: COMP1,
    ///CRC
    pub CRC: CRC,
    ///DAC
    pub DAC: DAC,
    ///DBGMCU
    pub DBGMCU: DBGMCU,
    ///DMAMUX
    pub DMAMUX: DMAMUX,
    ///DMA1
    pub DMA1: DMA1,
    ///DMA2
    pub DMA2: DMA2,
    ///EXTI
    pub EXTI: EXTI,
    ///FLASH
    pub FLASH: FLASH,
    ///GPIOA
    pub GPIOA: GPIOA,
    ///GPIOB
    pub GPIOB: GPIOB,
    ///GPIOC
    pub GPIOC: GPIOC,
    ///GPIOD
    pub GPIOD: GPIOD,
    ///GPIOE
    pub GPIOE: GPIOE,
    ///GPIOF
    pub GPIOF: GPIOF,
    ///IWDG
    pub IWDG: IWDG,
    ///I2C1
    pub I2C1: I2C1,
    ///I2C2
    pub I2C2: I2C2,
    ///I2C3
    pub I2C3: I2C3,
    ///LPTIM1
    pub LPTIM1: LPTIM1,
    ///LPTIM2
    pub LPTIM2: LPTIM2,
    ///LPUART1
    pub LPUART1: LPUART1,
    ///LPUART2
    pub LPUART2: LPUART2,
    ///OPAMP
    pub OPAMP: OPAMP,
    ///PWR
    pub PWR: PWR,
    ///RCC
    pub RCC: RCC,
    ///RNG
    pub RNG: RNG,
    ///RTC
    pub RTC: RTC,
    ///SPI1
    pub SPI1: SPI1,
    ///SPI2
    pub SPI2: SPI2,
    ///SYSCFG
    pub SYSCFG: SYSCFG,
    ///TAMP
    pub TAMP: TAMP,
    ///TIM1
    pub TIM1: TIM1,
    ///TIM2
    pub TIM2: TIM2,
    ///TIM3
    pub TIM3: TIM3,
    ///TIM6
    pub TIM6: TIM6,
    ///TIM7
    pub TIM7: TIM7,
    ///TIM15
    pub TIM15: TIM15,
    ///TIM16
    pub TIM16: TIM16,
    ///TSC
    pub TSC: TSC,
    ///USART1
    pub USART1: USART1,
    ///USART2
    pub USART2: USART2,
    ///USART3
    pub USART3: USART3,
    ///USART4
    pub USART4: USART4,
    ///VREFBUF
    pub VREFBUF: VREFBUF,
    ///WWDG
    pub WWDG: WWDG,
}
impl Peripherals {
    /// Returns all the peripherals *once*.
    #[cfg(feature = "critical-section")]
    #[inline]
    pub fn take() -> Option<Self> {
        critical_section::with(|_| {
            if unsafe { DEVICE_PERIPHERALS } {
                return None;
            }
            Some(unsafe { Peripherals::steal() })
        })
    }
    /// Unchecked version of `Peripherals::take`.
    ///
    /// # Safety
    ///
    /// Each of the returned peripherals must be used at most once.
    #[inline]
    pub unsafe fn steal() -> Self {
        DEVICE_PERIPHERALS = true;
        Peripherals {
            ADC: ADC::steal(),
            COMP1: COMP1::steal(),
            CRC: CRC::steal(),
            DAC: DAC::steal(),
            DBGMCU: DBGMCU::steal(),
            DMAMUX: DMAMUX::steal(),
            DMA1: DMA1::steal(),
            DMA2: DMA2::steal(),
            EXTI: EXTI::steal(),
            FLASH: FLASH::steal(),
            GPIOA: GPIOA::steal(),
            GPIOB: GPIOB::steal(),
            GPIOC: GPIOC::steal(),
            GPIOD: GPIOD::steal(),
            GPIOE: GPIOE::steal(),
            GPIOF: GPIOF::steal(),
            IWDG: IWDG::steal(),
            I2C1: I2C1::steal(),
            I2C2: I2C2::steal(),
            I2C3: I2C3::steal(),
            LPTIM1: LPTIM1::steal(),
            LPTIM2: LPTIM2::steal(),
            LPUART1: LPUART1::steal(),
            LPUART2: LPUART2::steal(),
            OPAMP: OPAMP::steal(),
            PWR: PWR::steal(),
            RCC: RCC::steal(),
            RNG: RNG::steal(),
            RTC: RTC::steal(),
            SPI1: SPI1::steal(),
            SPI2: SPI2::steal(),
            SYSCFG: SYSCFG::steal(),
            TAMP: TAMP::steal(),
            TIM1: TIM1::steal(),
            TIM2: TIM2::steal(),
            TIM3: TIM3::steal(),
            TIM6: TIM6::steal(),
            TIM7: TIM7::steal(),
            TIM15: TIM15::steal(),
            TIM16: TIM16::steal(),
            TSC: TSC::steal(),
            USART1: USART1::steal(),
            USART2: USART2::steal(),
            USART3: USART3::steal(),
            USART4: USART4::steal(),
            VREFBUF: VREFBUF::steal(),
            WWDG: WWDG::steal(),
        }
    }
}
