// Seed: 3906118048
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  initial release id_5;
  assign id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = -1;
  generate
    assign id_2 = 1 == id_17;
  endgenerate
  id_18(
      .id_0(1'h0), .id_1(id_8), .id_2(-1)
  );
  always id_9 <= id_12;
  wire id_19, id_20, id_21;
  always $display;
  wire id_22;
  tri1 id_23 = 1;
  wire id_24;
  generate
    assign id_5 = -1;
  endgenerate
  always disable id_25;
  assign id_11 = -1'd0;
  module_0 modCall_1 (
      id_21,
      id_6,
      id_19,
      id_8
  );
  wire id_26;
endmodule
