TimeQuest Timing Analyzer report for FinalPro
Sun Dec  7 19:49:05 2014
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'
 12. Slow Model Setup: 'CLK'
 13. Slow Model Setup: 'clock_generator:inst4|inst7'
 14. Slow Model Setup: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'
 15. Slow Model Hold: 'CLK'
 16. Slow Model Hold: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'
 17. Slow Model Hold: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'
 18. Slow Model Hold: 'clock_generator:inst4|inst7'
 19. Slow Model Minimum Pulse Width: 'CLK'
 20. Slow Model Minimum Pulse Width: 'clock_generator:inst4|inst7'
 21. Slow Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'
 22. Slow Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'
 33. Fast Model Setup: 'CLK'
 34. Fast Model Setup: 'clock_generator:inst4|inst7'
 35. Fast Model Setup: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'
 36. Fast Model Hold: 'CLK'
 37. Fast Model Hold: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'
 38. Fast Model Hold: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'
 39. Fast Model Hold: 'clock_generator:inst4|inst7'
 40. Fast Model Minimum Pulse Width: 'CLK'
 41. Fast Model Minimum Pulse Width: 'clock_generator:inst4|inst7'
 42. Fast Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'
 43. Fast Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; FinalPro                                                         ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; Clock Name                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                     ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; CLK                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                     ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst4|clock_divider_1024:inst101|inst10 } ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst4|clock_divider_1024:inst102|inst10 } ;
; clock_generator:inst4|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst4|inst7 }                             ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; 556.79 MHz ; 500.0 MHz       ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 564.65 MHz ; 420.17 MHz      ; CLK                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 605.33 MHz ; 500.0 MHz       ; clock_generator:inst4|inst7                             ; limit due to high minimum pulse width violation (tch)         ;
; 693.96 MHz ; 500.0 MHz       ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                         ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.796 ; -3.825        ;
; CLK                                                     ; -0.771 ; -4.476        ;
; clock_generator:inst4|inst7                             ; -0.652 ; -4.454        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.441 ; -1.598        ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLK                                                     ; -2.536 ; -2.536        ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -2.057 ; -2.057        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -2.034 ; -2.034        ;
; clock_generator:inst4|inst7                             ; 0.391  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLK                                                     ; -1.380 ; -11.380       ;
; clock_generator:inst4|inst7                             ; -0.500 ; -28.000       ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
+---------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.796 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.832      ;
; -0.757 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.793      ;
; -0.726 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.762      ;
; -0.632 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.668      ;
; -0.608 ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.644      ;
; -0.586 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.622      ;
; -0.583 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.619      ;
; -0.482 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.518      ;
; -0.480 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.516      ;
; -0.478 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.514      ;
; -0.478 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.514      ;
; -0.476 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.512      ;
; -0.474 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.510      ;
; -0.456 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.492      ;
; -0.456 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.492      ;
; -0.444 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.480      ;
; -0.442 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.478      ;
; -0.440 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.476      ;
; -0.440 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.476      ;
; -0.438 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.474      ;
; -0.436 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.472      ;
; -0.327 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.363      ;
; -0.325 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.361      ;
; -0.323 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.359      ;
; -0.323 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.359      ;
; -0.321 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.357      ;
; -0.319 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.355      ;
; -0.244 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.280      ;
; -0.209 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.245      ;
; -0.208 ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.244      ;
; -0.205 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.241      ;
; -0.176 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.212      ;
; -0.174 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.210      ;
; -0.172 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.208      ;
; -0.172 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.208      ;
; -0.170 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.206      ;
; -0.168 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.204      ;
; -0.092 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.128      ;
; -0.090 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.126      ;
; -0.076 ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.112      ;
; -0.044 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.080      ;
; -0.041 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.077      ;
; 0.042  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.994      ;
; 0.043  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.993      ;
; 0.045  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.991      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.327  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.198      ; 0.657      ;
; 2.827  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.198      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -0.771 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.807      ;
; -0.738 ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.774      ;
; -0.727 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.763      ;
; -0.669 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.705      ;
; -0.668 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.704      ;
; -0.668 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.704      ;
; -0.662 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.698      ;
; -0.662 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.698      ;
; -0.661 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.697      ;
; -0.610 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.646      ;
; -0.606 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.642      ;
; -0.604 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.640      ;
; -0.586 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.622      ;
; -0.501 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.537      ;
; -0.471 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.507      ;
; -0.453 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.489      ;
; -0.452 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.488      ;
; -0.452 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.488      ;
; -0.446 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.482      ;
; -0.446 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.482      ;
; -0.445 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.481      ;
; -0.340 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.376      ;
; -0.339 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.375      ;
; -0.339 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.375      ;
; -0.333 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.369      ;
; -0.333 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.369      ;
; -0.332 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.368      ;
; -0.251 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.287      ;
; -0.242 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.278      ;
; -0.223 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.259      ;
; -0.222 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.258      ;
; -0.209 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.245      ;
; -0.208 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.244      ;
; -0.208 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.244      ;
; -0.207 ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.243      ;
; -0.202 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.238      ;
; -0.202 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.238      ;
; -0.201 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.237      ;
; -0.070 ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.106      ;
; -0.056 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.092      ;
; -0.051 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.087      ;
; -0.036 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 1.072      ;
; 0.041  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.995      ;
; 0.043  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.993      ;
; 0.043  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.993      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.657      ;
; 2.806  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK         ; 0.500        ; 2.677      ; 0.657      ;
; 3.306  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK         ; 1.000        ; 2.677      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst4|inst7'                                                                                                                            ;
+--------+--------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.652 ; FinalPro:inst|inst4      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.688      ;
; -0.497 ; FinalPro:inst|inst3      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.533      ;
; -0.497 ; FinalPro:inst|inst2      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.533      ;
; -0.489 ; FinalPro:inst|inst3      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.525      ;
; -0.472 ; FinalPro:inst|inst1      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.508      ;
; -0.461 ; FinalPro:inst|inst2      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.497      ;
; -0.458 ; FinalPro:inst|inst2      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.494      ;
; -0.326 ; FinalPro:inst|inst1      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.362      ;
; -0.325 ; FinalPro:inst|inst1      ; random:inst2|register:inst3|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 1.362      ;
; -0.324 ; FinalPro:inst|inst1      ; random:inst2|register:inst4|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 1.361      ;
; -0.321 ; FinalPro:inst|inst4      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.357      ;
; -0.320 ; FinalPro:inst|inst4      ; random:inst2|register:inst3|inst  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 1.357      ;
; -0.314 ; FinalPro:inst|inst3      ; random:inst2|register:inst3|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 1.351      ;
; -0.308 ; FinalPro:inst|inst3      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.344      ;
; -0.203 ; FinalPro:inst|inst2      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.239      ;
; -0.193 ; serialshift:inst6|inst28 ; serialshift:inst6|inst6           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; -0.003     ; 1.226      ;
; -0.191 ; FinalPro:inst|inst2      ; random:inst2|register:inst1|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.003      ; 1.230      ;
; -0.182 ; serialshift:inst6|inst6  ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.218      ;
; -0.180 ; FinalPro:inst|inst4      ; random:inst2|register:inst1|inst  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.003      ; 1.219      ;
; -0.176 ; FinalPro:inst|inst1      ; random:inst2|register:inst1|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.003      ; 1.215      ;
; -0.175 ; serialshift:inst6|inst6  ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.211      ;
; -0.171 ; serialshift:inst6|inst6  ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.207      ;
; -0.170 ; serialshift:inst6|inst6  ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.206      ;
; -0.160 ; FinalPro:inst|inst3      ; random:inst2|register:inst1|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.003      ; 1.199      ;
; -0.106 ; FinalPro:inst|inst2      ; random:inst2|register:inst4|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 1.143      ;
; -0.106 ; FinalPro:inst|inst2      ; random:inst2|register:inst3|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 1.143      ;
; -0.100 ; FinalPro:inst|inst2      ; random:inst2|register:inst|inst2  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.136      ;
; -0.071 ; FinalPro:inst|inst4      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.107      ;
; -0.063 ; FinalPro:inst|inst3      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.099      ;
; -0.041 ; FinalPro:inst|inst4      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.077      ;
; 0.045  ; FinalPro:inst|inst3      ; random:inst2|register:inst4|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 0.992      ;
; 0.049  ; FinalPro:inst|inst4      ; random:inst2|register:inst4|inst  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 0.988      ;
; 0.062  ; FinalPro:inst|inst4      ; random:inst2|register:inst|inst   ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.974      ;
; 0.062  ; FinalPro:inst|inst1      ; random:inst2|register:inst|inst3  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.974      ;
; 0.071  ; FinalPro:inst|inst1      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.965      ;
; 0.079  ; FinalPro:inst|inst3      ; random:inst2|register:inst|inst1  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.957      ;
; 0.247  ; serialshift:inst6|inst   ; serialshift:inst6|inst1           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.789      ;
; 0.248  ; serialshift:inst6|inst3  ; serialshift:inst6|inst4           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.788      ;
; 0.249  ; serialshift:inst6|inst1  ; serialshift:inst6|inst2           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.787      ;
; 0.249  ; serialshift:inst6|inst5  ; serialshift:inst6|inst28          ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.787      ;
; 0.250  ; serialshift:inst6|inst4  ; serialshift:inst6|inst5           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.786      ;
; 0.253  ; serialshift:inst6|inst2  ; serialshift:inst6|inst3           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.783      ;
; 0.379  ; FinalPro:inst|inst1      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.657      ;
+--------+--------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                                                                                     ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.441 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.477      ;
; -0.440 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.476      ;
; -0.417 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.453      ;
; -0.417 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.453      ;
; -0.416 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.452      ;
; -0.295 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.331      ;
; -0.295 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.331      ;
; -0.294 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.330      ;
; -0.238 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.274      ;
; -0.207 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.243      ;
; -0.159 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.195      ;
; -0.159 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.195      ;
; -0.158 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.194      ;
; -0.056 ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.092      ;
; -0.038 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.074      ;
; -0.030 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.066      ;
; -0.027 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.063      ;
; 0.046  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.990      ;
; 0.046  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.990      ;
; 0.047  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.989      ;
; 0.379  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.304  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.175      ; 0.657      ;
; 2.804  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.175      ; 0.657      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -2.536 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK         ; 0.000        ; 2.677      ; 0.657      ;
; -2.036 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK         ; -0.500       ; 2.677      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.727  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.993      ;
; 0.727  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.993      ;
; 0.729  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.995      ;
; 0.806  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.072      ;
; 0.821  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.087      ;
; 0.826  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.092      ;
; 0.840  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.106      ;
; 0.971  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.237      ;
; 0.972  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.238      ;
; 0.972  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.238      ;
; 0.977  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.243      ;
; 0.978  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.244      ;
; 0.978  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.244      ;
; 0.979  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.245      ;
; 0.992  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.258      ;
; 0.993  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 1.012  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.278      ;
; 1.021  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.287      ;
; 1.102  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.368      ;
; 1.103  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.369      ;
; 1.103  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.369      ;
; 1.109  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.375      ;
; 1.109  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.375      ;
; 1.110  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.376      ;
; 1.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.216  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.216  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.222  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.488      ;
; 1.222  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.488      ;
; 1.223  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.489      ;
; 1.241  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.507      ;
; 1.271  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.537      ;
; 1.356  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.622      ;
; 1.374  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.640      ;
; 1.376  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.642      ;
; 1.380  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.646      ;
; 1.431  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.697      ;
; 1.432  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.698      ;
; 1.432  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.698      ;
; 1.438  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.704      ;
; 1.438  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.704      ;
; 1.439  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.705      ;
; 1.497  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.763      ;
; 1.508  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.774      ;
; 1.541  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 1.807      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.057 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.198      ; 0.657      ;
; -1.557 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.198      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.725  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.991      ;
; 0.727  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.993      ;
; 0.728  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.994      ;
; 0.811  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.077      ;
; 0.814  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.080      ;
; 0.846  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.112      ;
; 0.860  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.126      ;
; 0.862  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.128      ;
; 0.938  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.204      ;
; 0.940  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.206      ;
; 0.942  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.208      ;
; 0.942  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.208      ;
; 0.944  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.210      ;
; 0.946  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.212      ;
; 0.975  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.241      ;
; 0.978  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.244      ;
; 0.979  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.245      ;
; 1.014  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.280      ;
; 1.089  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.355      ;
; 1.091  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.357      ;
; 1.093  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.359      ;
; 1.093  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.359      ;
; 1.095  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.361      ;
; 1.097  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.363      ;
; 1.206  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.472      ;
; 1.208  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.474      ;
; 1.210  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.476      ;
; 1.210  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.476      ;
; 1.212  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.478      ;
; 1.214  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.480      ;
; 1.226  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.492      ;
; 1.226  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.492      ;
; 1.244  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.510      ;
; 1.246  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.512      ;
; 1.248  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.514      ;
; 1.248  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.514      ;
; 1.250  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.516      ;
; 1.252  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.518      ;
; 1.353  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.619      ;
; 1.356  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.622      ;
; 1.378  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.644      ;
; 1.402  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.668      ;
; 1.496  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.762      ;
; 1.527  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.793      ;
; 1.566  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.832      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.034 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.175      ; 0.657      ;
; -1.534 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.175      ; 0.657      ;
; 0.391  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.723  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.989      ;
; 0.724  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.990      ;
; 0.724  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.990      ;
; 0.797  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.063      ;
; 0.800  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.066      ;
; 0.808  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.074      ;
; 0.826  ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.092      ;
; 0.928  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.194      ;
; 0.929  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.195      ;
; 0.929  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.195      ;
; 0.977  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.243      ;
; 1.008  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.274      ;
; 1.064  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.330      ;
; 1.065  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.331      ;
; 1.065  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.331      ;
; 1.186  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.452      ;
; 1.187  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.453      ;
; 1.187  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.453      ;
; 1.210  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.476      ;
; 1.211  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.477      ;
; 1.211  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.477      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst4|inst7'                                                                                                                            ;
+-------+--------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; FinalPro:inst|inst2      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; FinalPro:inst|inst3      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; FinalPro:inst|inst1      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; serialshift:inst6|inst2  ; serialshift:inst6|inst3           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.783      ;
; 0.520 ; serialshift:inst6|inst4  ; serialshift:inst6|inst5           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; serialshift:inst6|inst1  ; serialshift:inst6|inst2           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; serialshift:inst6|inst5  ; serialshift:inst6|inst28          ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; serialshift:inst6|inst3  ; serialshift:inst6|inst4           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; serialshift:inst6|inst   ; serialshift:inst6|inst1           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.789      ;
; 0.691 ; FinalPro:inst|inst3      ; random:inst2|register:inst|inst1  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.957      ;
; 0.699 ; FinalPro:inst|inst1      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.965      ;
; 0.708 ; FinalPro:inst|inst4      ; random:inst2|register:inst|inst   ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.974      ;
; 0.708 ; FinalPro:inst|inst1      ; random:inst2|register:inst|inst3  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.974      ;
; 0.721 ; FinalPro:inst|inst4      ; random:inst2|register:inst4|inst  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 0.988      ;
; 0.725 ; FinalPro:inst|inst3      ; random:inst2|register:inst4|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 0.992      ;
; 0.811 ; FinalPro:inst|inst4      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.077      ;
; 0.833 ; FinalPro:inst|inst3      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.099      ;
; 0.841 ; FinalPro:inst|inst4      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.107      ;
; 0.870 ; FinalPro:inst|inst2      ; random:inst2|register:inst|inst2  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.136      ;
; 0.876 ; FinalPro:inst|inst2      ; random:inst2|register:inst4|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 1.143      ;
; 0.876 ; FinalPro:inst|inst2      ; random:inst2|register:inst3|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 1.143      ;
; 0.930 ; FinalPro:inst|inst3      ; random:inst2|register:inst1|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.003      ; 1.199      ;
; 0.940 ; serialshift:inst6|inst6  ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.206      ;
; 0.941 ; serialshift:inst6|inst6  ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.207      ;
; 0.945 ; serialshift:inst6|inst6  ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.211      ;
; 0.946 ; FinalPro:inst|inst1      ; random:inst2|register:inst1|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.003      ; 1.215      ;
; 0.950 ; FinalPro:inst|inst4      ; random:inst2|register:inst1|inst  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.003      ; 1.219      ;
; 0.952 ; serialshift:inst6|inst6  ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.218      ;
; 0.961 ; FinalPro:inst|inst2      ; random:inst2|register:inst1|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.003      ; 1.230      ;
; 0.963 ; serialshift:inst6|inst28 ; serialshift:inst6|inst6           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; -0.003     ; 1.226      ;
; 0.973 ; FinalPro:inst|inst2      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.239      ;
; 1.032 ; FinalPro:inst|inst1      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.298      ;
; 1.035 ; FinalPro:inst|inst1      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.301      ;
; 1.078 ; FinalPro:inst|inst3      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.344      ;
; 1.084 ; FinalPro:inst|inst3      ; random:inst2|register:inst3|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 1.351      ;
; 1.090 ; FinalPro:inst|inst4      ; random:inst2|register:inst3|inst  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 1.357      ;
; 1.091 ; FinalPro:inst|inst4      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.357      ;
; 1.094 ; FinalPro:inst|inst1      ; random:inst2|register:inst4|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 1.361      ;
; 1.095 ; FinalPro:inst|inst1      ; random:inst2|register:inst3|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 1.362      ;
; 1.228 ; FinalPro:inst|inst2      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.494      ;
; 1.231 ; FinalPro:inst|inst2      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.497      ;
; 1.267 ; FinalPro:inst|inst3      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.533      ;
; 1.422 ; FinalPro:inst|inst4      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.688      ;
+-------+--------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst4|inst7'                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst4               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst4               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst3 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst3 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst3 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst3 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst3 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst3 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst28          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst28          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst6           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst3|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst3|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst3|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst3|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst3|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst3|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst3|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst3|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7|regout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7|regout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst6|inst1|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst6|inst1|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst6|inst28|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst6|inst28|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst6|inst2|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst6|inst2|clk                   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; D1        ; clock_generator:inst4|inst7 ; 0.693 ; 0.693 ; Rise       ; clock_generator:inst4|inst7 ;
; D2        ; clock_generator:inst4|inst7 ; 0.789 ; 0.789 ; Rise       ; clock_generator:inst4|inst7 ;
; D3        ; clock_generator:inst4|inst7 ; 0.698 ; 0.698 ; Rise       ; clock_generator:inst4|inst7 ;
; D4        ; clock_generator:inst4|inst7 ; 0.598 ; 0.598 ; Rise       ; clock_generator:inst4|inst7 ;
; D5        ; clock_generator:inst4|inst7 ; 0.757 ; 0.757 ; Rise       ; clock_generator:inst4|inst7 ;
; D6        ; clock_generator:inst4|inst7 ; 0.685 ; 0.685 ; Rise       ; clock_generator:inst4|inst7 ;
; D7        ; clock_generator:inst4|inst7 ; 0.595 ; 0.595 ; Rise       ; clock_generator:inst4|inst7 ;
; D8        ; clock_generator:inst4|inst7 ; 1.108 ; 1.108 ; Rise       ; clock_generator:inst4|inst7 ;
; decode1   ; clock_generator:inst4|inst7 ; 6.186 ; 6.186 ; Rise       ; clock_generator:inst4|inst7 ;
; decode2   ; clock_generator:inst4|inst7 ; 6.504 ; 6.504 ; Rise       ; clock_generator:inst4|inst7 ;
; w         ; clock_generator:inst4|inst7 ; 5.754 ; 5.754 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; D1        ; clock_generator:inst4|inst7 ; -0.463 ; -0.463 ; Rise       ; clock_generator:inst4|inst7 ;
; D2        ; clock_generator:inst4|inst7 ; -0.559 ; -0.559 ; Rise       ; clock_generator:inst4|inst7 ;
; D3        ; clock_generator:inst4|inst7 ; -0.468 ; -0.468 ; Rise       ; clock_generator:inst4|inst7 ;
; D4        ; clock_generator:inst4|inst7 ; -0.368 ; -0.368 ; Rise       ; clock_generator:inst4|inst7 ;
; D5        ; clock_generator:inst4|inst7 ; -0.527 ; -0.527 ; Rise       ; clock_generator:inst4|inst7 ;
; D6        ; clock_generator:inst4|inst7 ; -0.455 ; -0.455 ; Rise       ; clock_generator:inst4|inst7 ;
; D7        ; clock_generator:inst4|inst7 ; -0.365 ; -0.365 ; Rise       ; clock_generator:inst4|inst7 ;
; D8        ; clock_generator:inst4|inst7 ; -0.878 ; -0.878 ; Rise       ; clock_generator:inst4|inst7 ;
; decode1   ; clock_generator:inst4|inst7 ; -5.727 ; -5.727 ; Rise       ; clock_generator:inst4|inst7 ;
; decode2   ; clock_generator:inst4|inst7 ; -6.046 ; -6.046 ; Rise       ; clock_generator:inst4|inst7 ;
; w         ; clock_generator:inst4|inst7 ; -5.200 ; -5.200 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; A         ; clock_generator:inst4|inst7 ; 8.882  ; 8.882  ; Rise       ; clock_generator:inst4|inst7 ;
; B         ; clock_generator:inst4|inst7 ; 9.160  ; 9.160  ; Rise       ; clock_generator:inst4|inst7 ;
; C         ; clock_generator:inst4|inst7 ; 9.131  ; 9.131  ; Rise       ; clock_generator:inst4|inst7 ;
; D         ; clock_generator:inst4|inst7 ; 10.017 ; 10.017 ; Rise       ; clock_generator:inst4|inst7 ;
; E         ; clock_generator:inst4|inst7 ; 8.888  ; 8.888  ; Rise       ; clock_generator:inst4|inst7 ;
; F         ; clock_generator:inst4|inst7 ; 9.285  ; 9.285  ; Rise       ; clock_generator:inst4|inst7 ;
; G         ; clock_generator:inst4|inst7 ; 9.467  ; 9.467  ; Rise       ; clock_generator:inst4|inst7 ;
; a0        ; clock_generator:inst4|inst7 ; 8.114  ; 8.114  ; Rise       ; clock_generator:inst4|inst7 ;
; a1        ; clock_generator:inst4|inst7 ; 8.764  ; 8.764  ; Rise       ; clock_generator:inst4|inst7 ;
; a2        ; clock_generator:inst4|inst7 ; 8.709  ; 8.709  ; Rise       ; clock_generator:inst4|inst7 ;
; a3        ; clock_generator:inst4|inst7 ; 9.169  ; 9.169  ; Rise       ; clock_generator:inst4|inst7 ;
; a4        ; clock_generator:inst4|inst7 ; 8.765  ; 8.765  ; Rise       ; clock_generator:inst4|inst7 ;
; a5        ; clock_generator:inst4|inst7 ; 8.727  ; 8.727  ; Rise       ; clock_generator:inst4|inst7 ;
; a6        ; clock_generator:inst4|inst7 ; 8.478  ; 8.478  ; Rise       ; clock_generator:inst4|inst7 ;
; b0        ; clock_generator:inst4|inst7 ; 7.915  ; 7.915  ; Rise       ; clock_generator:inst4|inst7 ;
; b1        ; clock_generator:inst4|inst7 ; 7.543  ; 7.543  ; Rise       ; clock_generator:inst4|inst7 ;
; b2        ; clock_generator:inst4|inst7 ; 7.323  ; 7.323  ; Rise       ; clock_generator:inst4|inst7 ;
; b3        ; clock_generator:inst4|inst7 ; 7.374  ; 7.374  ; Rise       ; clock_generator:inst4|inst7 ;
; b4        ; clock_generator:inst4|inst7 ; 7.796  ; 7.796  ; Rise       ; clock_generator:inst4|inst7 ;
; b5        ; clock_generator:inst4|inst7 ; 7.729  ; 7.729  ; Rise       ; clock_generator:inst4|inst7 ;
; b6        ; clock_generator:inst4|inst7 ; 7.766  ; 7.766  ; Rise       ; clock_generator:inst4|inst7 ;
; c0        ; clock_generator:inst4|inst7 ; 7.345  ; 7.345  ; Rise       ; clock_generator:inst4|inst7 ;
; c1        ; clock_generator:inst4|inst7 ; 7.243  ; 7.243  ; Rise       ; clock_generator:inst4|inst7 ;
; c2        ; clock_generator:inst4|inst7 ; 7.004  ; 7.004  ; Rise       ; clock_generator:inst4|inst7 ;
; c3        ; clock_generator:inst4|inst7 ; 7.298  ; 7.298  ; Rise       ; clock_generator:inst4|inst7 ;
; c4        ; clock_generator:inst4|inst7 ; 6.995  ; 6.995  ; Rise       ; clock_generator:inst4|inst7 ;
; c5        ; clock_generator:inst4|inst7 ; 7.028  ; 7.028  ; Rise       ; clock_generator:inst4|inst7 ;
; c6        ; clock_generator:inst4|inst7 ; 6.986  ; 6.986  ; Rise       ; clock_generator:inst4|inst7 ;
; e0        ; clock_generator:inst4|inst7 ; 7.298  ; 7.298  ; Rise       ; clock_generator:inst4|inst7 ;
; e1        ; clock_generator:inst4|inst7 ; 7.626  ; 7.626  ; Rise       ; clock_generator:inst4|inst7 ;
; e2        ; clock_generator:inst4|inst7 ; 7.606  ; 7.606  ; Rise       ; clock_generator:inst4|inst7 ;
; e3        ; clock_generator:inst4|inst7 ; 7.311  ; 7.311  ; Rise       ; clock_generator:inst4|inst7 ;
; e4        ; clock_generator:inst4|inst7 ; 7.621  ; 7.621  ; Rise       ; clock_generator:inst4|inst7 ;
; e5        ; clock_generator:inst4|inst7 ; 7.570  ; 7.570  ; Rise       ; clock_generator:inst4|inst7 ;
; e6        ; clock_generator:inst4|inst7 ; 7.596  ; 7.596  ; Rise       ; clock_generator:inst4|inst7 ;
; test      ; clock_generator:inst4|inst7 ; 6.506  ; 6.506  ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; A         ; clock_generator:inst4|inst7 ; 8.378 ; 8.378 ; Rise       ; clock_generator:inst4|inst7 ;
; B         ; clock_generator:inst4|inst7 ; 8.655 ; 8.655 ; Rise       ; clock_generator:inst4|inst7 ;
; C         ; clock_generator:inst4|inst7 ; 8.627 ; 8.627 ; Rise       ; clock_generator:inst4|inst7 ;
; D         ; clock_generator:inst4|inst7 ; 9.512 ; 9.512 ; Rise       ; clock_generator:inst4|inst7 ;
; E         ; clock_generator:inst4|inst7 ; 8.386 ; 8.386 ; Rise       ; clock_generator:inst4|inst7 ;
; F         ; clock_generator:inst4|inst7 ; 8.770 ; 8.770 ; Rise       ; clock_generator:inst4|inst7 ;
; G         ; clock_generator:inst4|inst7 ; 8.954 ; 8.954 ; Rise       ; clock_generator:inst4|inst7 ;
; a0        ; clock_generator:inst4|inst7 ; 7.795 ; 7.795 ; Rise       ; clock_generator:inst4|inst7 ;
; a1        ; clock_generator:inst4|inst7 ; 8.437 ; 8.437 ; Rise       ; clock_generator:inst4|inst7 ;
; a2        ; clock_generator:inst4|inst7 ; 8.228 ; 8.228 ; Rise       ; clock_generator:inst4|inst7 ;
; a3        ; clock_generator:inst4|inst7 ; 8.663 ; 8.663 ; Rise       ; clock_generator:inst4|inst7 ;
; a4        ; clock_generator:inst4|inst7 ; 8.436 ; 8.436 ; Rise       ; clock_generator:inst4|inst7 ;
; a5        ; clock_generator:inst4|inst7 ; 8.409 ; 8.409 ; Rise       ; clock_generator:inst4|inst7 ;
; a6        ; clock_generator:inst4|inst7 ; 8.149 ; 8.149 ; Rise       ; clock_generator:inst4|inst7 ;
; b0        ; clock_generator:inst4|inst7 ; 7.023 ; 7.023 ; Rise       ; clock_generator:inst4|inst7 ;
; b1        ; clock_generator:inst4|inst7 ; 7.051 ; 7.051 ; Rise       ; clock_generator:inst4|inst7 ;
; b2        ; clock_generator:inst4|inst7 ; 6.846 ; 6.846 ; Rise       ; clock_generator:inst4|inst7 ;
; b3        ; clock_generator:inst4|inst7 ; 6.875 ; 6.875 ; Rise       ; clock_generator:inst4|inst7 ;
; b4        ; clock_generator:inst4|inst7 ; 7.062 ; 7.062 ; Rise       ; clock_generator:inst4|inst7 ;
; b5        ; clock_generator:inst4|inst7 ; 7.002 ; 7.002 ; Rise       ; clock_generator:inst4|inst7 ;
; b6        ; clock_generator:inst4|inst7 ; 7.036 ; 7.036 ; Rise       ; clock_generator:inst4|inst7 ;
; c0        ; clock_generator:inst4|inst7 ; 7.074 ; 7.074 ; Rise       ; clock_generator:inst4|inst7 ;
; c1        ; clock_generator:inst4|inst7 ; 6.964 ; 6.964 ; Rise       ; clock_generator:inst4|inst7 ;
; c2        ; clock_generator:inst4|inst7 ; 6.723 ; 6.723 ; Rise       ; clock_generator:inst4|inst7 ;
; c3        ; clock_generator:inst4|inst7 ; 7.026 ; 7.026 ; Rise       ; clock_generator:inst4|inst7 ;
; c4        ; clock_generator:inst4|inst7 ; 6.720 ; 6.720 ; Rise       ; clock_generator:inst4|inst7 ;
; c5        ; clock_generator:inst4|inst7 ; 6.765 ; 6.765 ; Rise       ; clock_generator:inst4|inst7 ;
; c6        ; clock_generator:inst4|inst7 ; 6.711 ; 6.711 ; Rise       ; clock_generator:inst4|inst7 ;
; e0        ; clock_generator:inst4|inst7 ; 6.964 ; 6.964 ; Rise       ; clock_generator:inst4|inst7 ;
; e1        ; clock_generator:inst4|inst7 ; 7.268 ; 7.268 ; Rise       ; clock_generator:inst4|inst7 ;
; e2        ; clock_generator:inst4|inst7 ; 7.231 ; 7.231 ; Rise       ; clock_generator:inst4|inst7 ;
; e3        ; clock_generator:inst4|inst7 ; 6.937 ; 6.937 ; Rise       ; clock_generator:inst4|inst7 ;
; e4        ; clock_generator:inst4|inst7 ; 7.249 ; 7.249 ; Rise       ; clock_generator:inst4|inst7 ;
; e5        ; clock_generator:inst4|inst7 ; 7.206 ; 7.206 ; Rise       ; clock_generator:inst4|inst7 ;
; e6        ; clock_generator:inst4|inst7 ; 7.229 ; 7.229 ; Rise       ; clock_generator:inst4|inst7 ;
; test      ; clock_generator:inst4|inst7 ; 6.506 ; 6.506 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.200 ; 0.000         ;
; CLK                                                     ; 0.203 ; 0.000         ;
; clock_generator:inst4|inst7                             ; 0.261 ; 0.000         ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.332 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLK                                                     ; -1.580 ; -1.580        ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -1.302 ; -1.302        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -1.279 ; -1.279        ;
; clock_generator:inst4|inst7                             ; 0.215  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLK                                                     ; -1.380 ; -11.380       ;
; clock_generator:inst4|inst7                             ; -0.500 ; -28.000       ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.200 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.832      ;
; 0.213 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.819      ;
; 0.219 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.813      ;
; 0.249 ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.783      ;
; 0.269 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.763      ;
; 0.290 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.742      ;
; 0.290 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.742      ;
; 0.304 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.728      ;
; 0.305 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.727      ;
; 0.307 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.725      ;
; 0.307 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.725      ;
; 0.309 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.723      ;
; 0.311 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.721      ;
; 0.317 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.715      ;
; 0.318 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.714      ;
; 0.324 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.708      ;
; 0.325 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.707      ;
; 0.327 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.327 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.329 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.703      ;
; 0.331 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.701      ;
; 0.369 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.663      ;
; 0.370 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.662      ;
; 0.372 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.660      ;
; 0.372 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.660      ;
; 0.374 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.658      ;
; 0.376 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.656      ;
; 0.430 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.602      ;
; 0.442 ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.590      ;
; 0.442 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.590      ;
; 0.443 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.455 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.577      ;
; 0.456 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.576      ;
; 0.458 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.574      ;
; 0.458 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.574      ;
; 0.460 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.572      ;
; 0.462 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.570      ;
; 0.491 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.541      ;
; 0.492 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.540      ;
; 0.504 ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.528      ;
; 0.512 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.520      ;
; 0.514 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.518      ;
; 0.545 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.545 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.548 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.484      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.682 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.376      ; 0.367      ;
; 2.182 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.376      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.203 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.829      ;
; 0.218 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.814      ;
; 0.222 ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.810      ;
; 0.226 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.806      ;
; 0.227 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.805      ;
; 0.227 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.805      ;
; 0.232 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.800      ;
; 0.232 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.800      ;
; 0.232 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.800      ;
; 0.250 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.782      ;
; 0.274 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.758      ;
; 0.286 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.746      ;
; 0.287 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.745      ;
; 0.290 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.742      ;
; 0.309 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.723      ;
; 0.318 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.714      ;
; 0.319 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.713      ;
; 0.319 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.713      ;
; 0.324 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.708      ;
; 0.324 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.708      ;
; 0.324 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.708      ;
; 0.366 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.666      ;
; 0.367 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.665      ;
; 0.367 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.665      ;
; 0.372 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.660      ;
; 0.372 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.660      ;
; 0.372 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.660      ;
; 0.428 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.604      ;
; 0.429 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.603      ;
; 0.430 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.602      ;
; 0.430 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.602      ;
; 0.438 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.594      ;
; 0.439 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.593      ;
; 0.439 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.593      ;
; 0.444 ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.588      ;
; 0.444 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.588      ;
; 0.444 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.588      ;
; 0.444 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.588      ;
; 0.506 ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.526      ;
; 0.507 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.525      ;
; 0.508 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.524      ;
; 0.516 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.516      ;
; 0.545 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.487      ;
; 0.546 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.486      ;
; 0.547 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.485      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; CLK                                                     ; CLK         ; 1.000        ; 0.000      ; 0.367      ;
; 1.960 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK         ; 0.500        ; 1.654      ; 0.367      ;
; 2.460 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK         ; 1.000        ; 1.654      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst4|inst7'                                                                                                                           ;
+-------+--------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.261 ; FinalPro:inst|inst4      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.771      ;
; 0.324 ; FinalPro:inst|inst3      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.708      ;
; 0.326 ; FinalPro:inst|inst3      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.706      ;
; 0.326 ; FinalPro:inst|inst2      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.706      ;
; 0.330 ; FinalPro:inst|inst1      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.702      ;
; 0.334 ; FinalPro:inst|inst2      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.698      ;
; 0.337 ; FinalPro:inst|inst2      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.695      ;
; 0.361 ; FinalPro:inst|inst1      ; random:inst2|register:inst4|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 0.672      ;
; 0.362 ; FinalPro:inst|inst1      ; random:inst2|register:inst3|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 0.671      ;
; 0.364 ; FinalPro:inst|inst4      ; random:inst2|register:inst3|inst  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 0.669      ;
; 0.369 ; FinalPro:inst|inst3      ; random:inst2|register:inst3|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 0.664      ;
; 0.389 ; FinalPro:inst|inst1      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.643      ;
; 0.404 ; FinalPro:inst|inst4      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.628      ;
; 0.414 ; FinalPro:inst|inst3      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.618      ;
; 0.429 ; FinalPro:inst|inst2      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.603      ;
; 0.438 ; serialshift:inst6|inst28 ; serialshift:inst6|inst6           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; -0.003     ; 0.591      ;
; 0.445 ; FinalPro:inst|inst2      ; random:inst2|register:inst1|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.003      ; 0.590      ;
; 0.451 ; FinalPro:inst|inst4      ; random:inst2|register:inst1|inst  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.003      ; 0.584      ;
; 0.454 ; FinalPro:inst|inst1      ; random:inst2|register:inst1|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.003      ; 0.581      ;
; 0.455 ; serialshift:inst6|inst6  ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.577      ;
; 0.457 ; FinalPro:inst|inst2      ; random:inst2|register:inst3|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 0.576      ;
; 0.458 ; FinalPro:inst|inst2      ; random:inst2|register:inst4|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 0.575      ;
; 0.459 ; serialshift:inst6|inst6  ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.573      ;
; 0.460 ; FinalPro:inst|inst2      ; random:inst2|register:inst|inst2  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.572      ;
; 0.461 ; serialshift:inst6|inst6  ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.571      ;
; 0.462 ; serialshift:inst6|inst6  ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.570      ;
; 0.463 ; FinalPro:inst|inst3      ; random:inst2|register:inst1|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.003      ; 0.572      ;
; 0.493 ; FinalPro:inst|inst3      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.539      ;
; 0.496 ; FinalPro:inst|inst4      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.536      ;
; 0.500 ; FinalPro:inst|inst4      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.532      ;
; 0.530 ; FinalPro:inst|inst4      ; random:inst2|register:inst|inst   ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.502      ;
; 0.530 ; FinalPro:inst|inst1      ; random:inst2|register:inst|inst3  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.502      ;
; 0.542 ; FinalPro:inst|inst3      ; random:inst2|register:inst|inst1  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.490      ;
; 0.550 ; FinalPro:inst|inst3      ; random:inst2|register:inst4|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 0.483      ;
; 0.552 ; FinalPro:inst|inst4      ; random:inst2|register:inst4|inst  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.001      ; 0.481      ;
; 0.567 ; FinalPro:inst|inst1      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.465      ;
; 0.638 ; serialshift:inst6|inst   ; serialshift:inst6|inst1           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.394      ;
; 0.639 ; serialshift:inst6|inst3  ; serialshift:inst6|inst4           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.393      ;
; 0.640 ; serialshift:inst6|inst1  ; serialshift:inst6|inst2           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.392      ;
; 0.640 ; serialshift:inst6|inst5  ; serialshift:inst6|inst28          ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.392      ;
; 0.642 ; serialshift:inst6|inst4  ; serialshift:inst6|inst5           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.390      ;
; 0.643 ; serialshift:inst6|inst2  ; serialshift:inst6|inst3           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.389      ;
; 0.665 ; FinalPro:inst|inst1      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.367      ;
+-------+--------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                                                                                    ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.332 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.700      ;
; 0.332 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.700      ;
; 0.334 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.698      ;
; 0.341 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.691      ;
; 0.341 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.691      ;
; 0.343 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.689      ;
; 0.392 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.640      ;
; 0.392 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.640      ;
; 0.394 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.638      ;
; 0.432 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.600      ;
; 0.444 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.588      ;
; 0.467 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.565      ;
; 0.467 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.565      ;
; 0.469 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.563      ;
; 0.512 ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.520      ;
; 0.517 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.515      ;
; 0.519 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.513      ;
; 0.523 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.509      ;
; 0.549 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.483      ;
; 0.550 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.482      ;
; 0.550 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.482      ;
; 0.665 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.659 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.353      ; 0.367      ;
; 2.159 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.353      ; 0.367      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -1.580 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK         ; 0.000        ; 1.654      ; 0.367      ;
; -1.080 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK         ; -0.500       ; 1.654      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.333  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.485      ;
; 0.334  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.486      ;
; 0.335  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.487      ;
; 0.364  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.372  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.526      ;
; 0.436  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.588      ;
; 0.436  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.588      ;
; 0.436  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.588      ;
; 0.436  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.588      ;
; 0.441  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.593      ;
; 0.441  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.593      ;
; 0.442  ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.594      ;
; 0.450  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.602      ;
; 0.450  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.602      ;
; 0.451  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.603      ;
; 0.452  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.604      ;
; 0.508  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.660      ;
; 0.513  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.665      ;
; 0.513  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.666      ;
; 0.556  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.708      ;
; 0.556  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.708      ;
; 0.556  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.708      ;
; 0.561  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.713      ;
; 0.561  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.713      ;
; 0.562  ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.714      ;
; 0.571  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.723      ;
; 0.590  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.742      ;
; 0.593  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.745      ;
; 0.594  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.746      ;
; 0.606  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.758      ;
; 0.630  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
; 0.648  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.800      ;
; 0.648  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.800      ;
; 0.648  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.800      ;
; 0.653  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.653  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.654  ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.806      ;
; 0.658  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.810      ;
; 0.662  ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.814      ;
; 0.677  ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ; CLK                                                     ; CLK         ; 0.000        ; 0.000      ; 0.829      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.302 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.376      ; 0.367      ;
; -0.802 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.376      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.332  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.484      ;
; 0.335  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.335  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.366  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.520      ;
; 0.376  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.528      ;
; 0.388  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.540      ;
; 0.389  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.541      ;
; 0.418  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.570      ;
; 0.420  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.572      ;
; 0.422  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.574      ;
; 0.422  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.574      ;
; 0.424  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.576      ;
; 0.425  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.577      ;
; 0.437  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.438  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.590      ;
; 0.450  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.602      ;
; 0.504  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.656      ;
; 0.506  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.658      ;
; 0.508  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.660      ;
; 0.510  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.663      ;
; 0.549  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.701      ;
; 0.551  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.703      ;
; 0.553  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.705      ;
; 0.555  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.707      ;
; 0.556  ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.708      ;
; 0.562  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.714      ;
; 0.563  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.715      ;
; 0.569  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.721      ;
; 0.571  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.723      ;
; 0.573  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.725      ;
; 0.573  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.725      ;
; 0.575  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.727      ;
; 0.576  ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.728      ;
; 0.590  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.742      ;
; 0.590  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.742      ;
; 0.611  ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.763      ;
; 0.631  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.783      ;
; 0.661  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.813      ;
; 0.667  ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.819      ;
; 0.680  ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.832      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.279 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.353      ; 0.367      ;
; -0.779 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.353      ; 0.367      ;
; 0.215  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.330  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.482      ;
; 0.330  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.482      ;
; 0.331  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.483      ;
; 0.357  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.509      ;
; 0.361  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.515      ;
; 0.368  ; clock_generator:inst4|inst6 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.520      ;
; 0.411  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.563      ;
; 0.413  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.565      ;
; 0.413  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.565      ;
; 0.436  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.588      ;
; 0.448  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.600      ;
; 0.486  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.638      ;
; 0.488  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.640      ;
; 0.488  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.640      ;
; 0.537  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.689      ;
; 0.539  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.691      ;
; 0.539  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.691      ;
; 0.546  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.698      ;
; 0.548  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.700      ;
; 0.548  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst6 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.700      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst4|inst7'                                                                                                                            ;
+-------+--------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; FinalPro:inst|inst2      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FinalPro:inst|inst3      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FinalPro:inst|inst1      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; serialshift:inst6|inst2  ; serialshift:inst6|inst3           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; serialshift:inst6|inst4  ; serialshift:inst6|inst5           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; serialshift:inst6|inst1  ; serialshift:inst6|inst2           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; serialshift:inst6|inst5  ; serialshift:inst6|inst28          ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; serialshift:inst6|inst3  ; serialshift:inst6|inst4           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; serialshift:inst6|inst   ; serialshift:inst6|inst1           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.394      ;
; 0.313 ; FinalPro:inst|inst1      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.465      ;
; 0.328 ; FinalPro:inst|inst4      ; random:inst2|register:inst4|inst  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 0.481      ;
; 0.330 ; FinalPro:inst|inst3      ; random:inst2|register:inst4|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 0.483      ;
; 0.338 ; FinalPro:inst|inst3      ; random:inst2|register:inst|inst1  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.490      ;
; 0.350 ; FinalPro:inst|inst4      ; random:inst2|register:inst|inst   ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.502      ;
; 0.350 ; FinalPro:inst|inst1      ; random:inst2|register:inst|inst3  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.502      ;
; 0.380 ; FinalPro:inst|inst4      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.532      ;
; 0.384 ; FinalPro:inst|inst4      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.536      ;
; 0.387 ; FinalPro:inst|inst3      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.539      ;
; 0.417 ; FinalPro:inst|inst3      ; random:inst2|register:inst1|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.003      ; 0.572      ;
; 0.418 ; serialshift:inst6|inst6  ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.570      ;
; 0.419 ; serialshift:inst6|inst6  ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.571      ;
; 0.420 ; FinalPro:inst|inst2      ; random:inst2|register:inst|inst2  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.572      ;
; 0.421 ; serialshift:inst6|inst6  ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.573      ;
; 0.422 ; FinalPro:inst|inst2      ; random:inst2|register:inst4|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 0.575      ;
; 0.423 ; FinalPro:inst|inst2      ; random:inst2|register:inst3|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 0.576      ;
; 0.425 ; serialshift:inst6|inst6  ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.577      ;
; 0.426 ; FinalPro:inst|inst1      ; random:inst2|register:inst1|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.003      ; 0.581      ;
; 0.429 ; FinalPro:inst|inst4      ; random:inst2|register:inst1|inst  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.003      ; 0.584      ;
; 0.435 ; FinalPro:inst|inst2      ; random:inst2|register:inst1|inst2 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.003      ; 0.590      ;
; 0.442 ; serialshift:inst6|inst28 ; serialshift:inst6|inst6           ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; -0.003     ; 0.591      ;
; 0.451 ; FinalPro:inst|inst2      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.603      ;
; 0.466 ; FinalPro:inst|inst3      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.618      ;
; 0.476 ; FinalPro:inst|inst4      ; FinalPro:inst|inst4               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.628      ;
; 0.480 ; FinalPro:inst|inst1      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.632      ;
; 0.488 ; FinalPro:inst|inst1      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.640      ;
; 0.511 ; FinalPro:inst|inst3      ; random:inst2|register:inst3|inst1 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 0.664      ;
; 0.516 ; FinalPro:inst|inst4      ; random:inst2|register:inst3|inst  ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 0.669      ;
; 0.518 ; FinalPro:inst|inst1      ; random:inst2|register:inst3|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 0.671      ;
; 0.519 ; FinalPro:inst|inst1      ; random:inst2|register:inst4|inst3 ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.001      ; 0.672      ;
; 0.543 ; FinalPro:inst|inst2      ; FinalPro:inst|inst3               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.695      ;
; 0.546 ; FinalPro:inst|inst2      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.698      ;
; 0.556 ; FinalPro:inst|inst3      ; FinalPro:inst|inst2               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.708      ;
; 0.619 ; FinalPro:inst|inst4      ; FinalPro:inst|inst1               ; clock_generator:inst4|inst7 ; clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.771      ;
+-------+--------------------------+-----------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clock_generator:inst4|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst4|inst7'                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst4               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; FinalPro:inst|inst4               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst3 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst1|inst3 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst3 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst3|inst3 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst3 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst4|inst3 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; random:inst2|register:inst|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst28          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst28          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; serialshift:inst6|inst6           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst3|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst3|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst1|inst|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst3|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst3|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst3|inst|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst3|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst3|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst4|inst|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst3|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst3|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst2|inst|inst|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7|regout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7|regout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst4|inst7~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst6|inst1|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst6|inst1|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst6|inst28|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst6|inst28|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|inst7 ; Rise       ; inst6|inst2|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|inst7 ; Rise       ; inst6|inst2|clk                   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst4|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst4|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst4|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst4|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; D1        ; clock_generator:inst4|inst7 ; 0.129 ; 0.129 ; Rise       ; clock_generator:inst4|inst7 ;
; D2        ; clock_generator:inst4|inst7 ; 0.134 ; 0.134 ; Rise       ; clock_generator:inst4|inst7 ;
; D3        ; clock_generator:inst4|inst7 ; 0.132 ; 0.132 ; Rise       ; clock_generator:inst4|inst7 ;
; D4        ; clock_generator:inst4|inst7 ; 0.073 ; 0.073 ; Rise       ; clock_generator:inst4|inst7 ;
; D5        ; clock_generator:inst4|inst7 ; 0.169 ; 0.169 ; Rise       ; clock_generator:inst4|inst7 ;
; D6        ; clock_generator:inst4|inst7 ; 0.117 ; 0.117 ; Rise       ; clock_generator:inst4|inst7 ;
; D7        ; clock_generator:inst4|inst7 ; 0.064 ; 0.064 ; Rise       ; clock_generator:inst4|inst7 ;
; D8        ; clock_generator:inst4|inst7 ; 0.397 ; 0.397 ; Rise       ; clock_generator:inst4|inst7 ;
; decode1   ; clock_generator:inst4|inst7 ; 3.357 ; 3.357 ; Rise       ; clock_generator:inst4|inst7 ;
; decode2   ; clock_generator:inst4|inst7 ; 3.537 ; 3.537 ; Rise       ; clock_generator:inst4|inst7 ;
; w         ; clock_generator:inst4|inst7 ; 3.148 ; 3.148 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; D1        ; clock_generator:inst4|inst7 ; -0.009 ; -0.009 ; Rise       ; clock_generator:inst4|inst7 ;
; D2        ; clock_generator:inst4|inst7 ; -0.014 ; -0.014 ; Rise       ; clock_generator:inst4|inst7 ;
; D3        ; clock_generator:inst4|inst7 ; -0.012 ; -0.012 ; Rise       ; clock_generator:inst4|inst7 ;
; D4        ; clock_generator:inst4|inst7 ; 0.047  ; 0.047  ; Rise       ; clock_generator:inst4|inst7 ;
; D5        ; clock_generator:inst4|inst7 ; -0.049 ; -0.049 ; Rise       ; clock_generator:inst4|inst7 ;
; D6        ; clock_generator:inst4|inst7 ; 0.003  ; 0.003  ; Rise       ; clock_generator:inst4|inst7 ;
; D7        ; clock_generator:inst4|inst7 ; 0.056  ; 0.056  ; Rise       ; clock_generator:inst4|inst7 ;
; D8        ; clock_generator:inst4|inst7 ; -0.277 ; -0.277 ; Rise       ; clock_generator:inst4|inst7 ;
; decode1   ; clock_generator:inst4|inst7 ; -3.133 ; -3.133 ; Rise       ; clock_generator:inst4|inst7 ;
; decode2   ; clock_generator:inst4|inst7 ; -3.289 ; -3.289 ; Rise       ; clock_generator:inst4|inst7 ;
; w         ; clock_generator:inst4|inst7 ; -2.872 ; -2.872 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; A         ; clock_generator:inst4|inst7 ; 4.723 ; 4.723 ; Rise       ; clock_generator:inst4|inst7 ;
; B         ; clock_generator:inst4|inst7 ; 4.875 ; 4.875 ; Rise       ; clock_generator:inst4|inst7 ;
; C         ; clock_generator:inst4|inst7 ; 4.846 ; 4.846 ; Rise       ; clock_generator:inst4|inst7 ;
; D         ; clock_generator:inst4|inst7 ; 5.283 ; 5.283 ; Rise       ; clock_generator:inst4|inst7 ;
; E         ; clock_generator:inst4|inst7 ; 4.736 ; 4.736 ; Rise       ; clock_generator:inst4|inst7 ;
; F         ; clock_generator:inst4|inst7 ; 4.957 ; 4.957 ; Rise       ; clock_generator:inst4|inst7 ;
; G         ; clock_generator:inst4|inst7 ; 5.033 ; 5.033 ; Rise       ; clock_generator:inst4|inst7 ;
; a0        ; clock_generator:inst4|inst7 ; 4.406 ; 4.406 ; Rise       ; clock_generator:inst4|inst7 ;
; a1        ; clock_generator:inst4|inst7 ; 4.639 ; 4.639 ; Rise       ; clock_generator:inst4|inst7 ;
; a2        ; clock_generator:inst4|inst7 ; 4.627 ; 4.627 ; Rise       ; clock_generator:inst4|inst7 ;
; a3        ; clock_generator:inst4|inst7 ; 4.990 ; 4.990 ; Rise       ; clock_generator:inst4|inst7 ;
; a4        ; clock_generator:inst4|inst7 ; 4.654 ; 4.654 ; Rise       ; clock_generator:inst4|inst7 ;
; a5        ; clock_generator:inst4|inst7 ; 4.618 ; 4.618 ; Rise       ; clock_generator:inst4|inst7 ;
; a6        ; clock_generator:inst4|inst7 ; 4.543 ; 4.543 ; Rise       ; clock_generator:inst4|inst7 ;
; b0        ; clock_generator:inst4|inst7 ; 4.231 ; 4.231 ; Rise       ; clock_generator:inst4|inst7 ;
; b1        ; clock_generator:inst4|inst7 ; 4.071 ; 4.071 ; Rise       ; clock_generator:inst4|inst7 ;
; b2        ; clock_generator:inst4|inst7 ; 3.927 ; 3.927 ; Rise       ; clock_generator:inst4|inst7 ;
; b3        ; clock_generator:inst4|inst7 ; 3.934 ; 3.934 ; Rise       ; clock_generator:inst4|inst7 ;
; b4        ; clock_generator:inst4|inst7 ; 4.132 ; 4.132 ; Rise       ; clock_generator:inst4|inst7 ;
; b5        ; clock_generator:inst4|inst7 ; 4.082 ; 4.082 ; Rise       ; clock_generator:inst4|inst7 ;
; b6        ; clock_generator:inst4|inst7 ; 4.112 ; 4.112 ; Rise       ; clock_generator:inst4|inst7 ;
; c0        ; clock_generator:inst4|inst7 ; 3.944 ; 3.944 ; Rise       ; clock_generator:inst4|inst7 ;
; c1        ; clock_generator:inst4|inst7 ; 3.873 ; 3.873 ; Rise       ; clock_generator:inst4|inst7 ;
; c2        ; clock_generator:inst4|inst7 ; 3.796 ; 3.796 ; Rise       ; clock_generator:inst4|inst7 ;
; c3        ; clock_generator:inst4|inst7 ; 3.924 ; 3.924 ; Rise       ; clock_generator:inst4|inst7 ;
; c4        ; clock_generator:inst4|inst7 ; 3.781 ; 3.781 ; Rise       ; clock_generator:inst4|inst7 ;
; c5        ; clock_generator:inst4|inst7 ; 3.805 ; 3.805 ; Rise       ; clock_generator:inst4|inst7 ;
; c6        ; clock_generator:inst4|inst7 ; 3.766 ; 3.766 ; Rise       ; clock_generator:inst4|inst7 ;
; e0        ; clock_generator:inst4|inst7 ; 3.922 ; 3.922 ; Rise       ; clock_generator:inst4|inst7 ;
; e1        ; clock_generator:inst4|inst7 ; 4.067 ; 4.067 ; Rise       ; clock_generator:inst4|inst7 ;
; e2        ; clock_generator:inst4|inst7 ; 4.055 ; 4.055 ; Rise       ; clock_generator:inst4|inst7 ;
; e3        ; clock_generator:inst4|inst7 ; 3.933 ; 3.933 ; Rise       ; clock_generator:inst4|inst7 ;
; e4        ; clock_generator:inst4|inst7 ; 4.063 ; 4.063 ; Rise       ; clock_generator:inst4|inst7 ;
; e5        ; clock_generator:inst4|inst7 ; 4.028 ; 4.028 ; Rise       ; clock_generator:inst4|inst7 ;
; e6        ; clock_generator:inst4|inst7 ; 4.044 ; 4.044 ; Rise       ; clock_generator:inst4|inst7 ;
; test      ; clock_generator:inst4|inst7 ; 3.610 ; 3.610 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; A         ; clock_generator:inst4|inst7 ; 4.512 ; 4.512 ; Rise       ; clock_generator:inst4|inst7 ;
; B         ; clock_generator:inst4|inst7 ; 4.664 ; 4.664 ; Rise       ; clock_generator:inst4|inst7 ;
; C         ; clock_generator:inst4|inst7 ; 4.627 ; 4.627 ; Rise       ; clock_generator:inst4|inst7 ;
; D         ; clock_generator:inst4|inst7 ; 5.071 ; 5.071 ; Rise       ; clock_generator:inst4|inst7 ;
; E         ; clock_generator:inst4|inst7 ; 4.521 ; 4.521 ; Rise       ; clock_generator:inst4|inst7 ;
; F         ; clock_generator:inst4|inst7 ; 4.728 ; 4.728 ; Rise       ; clock_generator:inst4|inst7 ;
; G         ; clock_generator:inst4|inst7 ; 4.813 ; 4.813 ; Rise       ; clock_generator:inst4|inst7 ;
; a0        ; clock_generator:inst4|inst7 ; 4.266 ; 4.266 ; Rise       ; clock_generator:inst4|inst7 ;
; a1        ; clock_generator:inst4|inst7 ; 4.499 ; 4.499 ; Rise       ; clock_generator:inst4|inst7 ;
; a2        ; clock_generator:inst4|inst7 ; 4.431 ; 4.431 ; Rise       ; clock_generator:inst4|inst7 ;
; a3        ; clock_generator:inst4|inst7 ; 4.796 ; 4.796 ; Rise       ; clock_generator:inst4|inst7 ;
; a4        ; clock_generator:inst4|inst7 ; 4.507 ; 4.507 ; Rise       ; clock_generator:inst4|inst7 ;
; a5        ; clock_generator:inst4|inst7 ; 4.484 ; 4.484 ; Rise       ; clock_generator:inst4|inst7 ;
; a6        ; clock_generator:inst4|inst7 ; 4.402 ; 4.402 ; Rise       ; clock_generator:inst4|inst7 ;
; b0        ; clock_generator:inst4|inst7 ; 3.865 ; 3.865 ; Rise       ; clock_generator:inst4|inst7 ;
; b1        ; clock_generator:inst4|inst7 ; 3.885 ; 3.885 ; Rise       ; clock_generator:inst4|inst7 ;
; b2        ; clock_generator:inst4|inst7 ; 3.731 ; 3.731 ; Rise       ; clock_generator:inst4|inst7 ;
; b3        ; clock_generator:inst4|inst7 ; 3.743 ; 3.743 ; Rise       ; clock_generator:inst4|inst7 ;
; b4        ; clock_generator:inst4|inst7 ; 3.816 ; 3.816 ; Rise       ; clock_generator:inst4|inst7 ;
; b5        ; clock_generator:inst4|inst7 ; 3.772 ; 3.772 ; Rise       ; clock_generator:inst4|inst7 ;
; b6        ; clock_generator:inst4|inst7 ; 3.800 ; 3.800 ; Rise       ; clock_generator:inst4|inst7 ;
; c0        ; clock_generator:inst4|inst7 ; 3.829 ; 3.829 ; Rise       ; clock_generator:inst4|inst7 ;
; c1        ; clock_generator:inst4|inst7 ; 3.748 ; 3.748 ; Rise       ; clock_generator:inst4|inst7 ;
; c2        ; clock_generator:inst4|inst7 ; 3.662 ; 3.662 ; Rise       ; clock_generator:inst4|inst7 ;
; c3        ; clock_generator:inst4|inst7 ; 3.805 ; 3.805 ; Rise       ; clock_generator:inst4|inst7 ;
; c4        ; clock_generator:inst4|inst7 ; 3.656 ; 3.656 ; Rise       ; clock_generator:inst4|inst7 ;
; c5        ; clock_generator:inst4|inst7 ; 3.688 ; 3.688 ; Rise       ; clock_generator:inst4|inst7 ;
; c6        ; clock_generator:inst4|inst7 ; 3.649 ; 3.649 ; Rise       ; clock_generator:inst4|inst7 ;
; e0        ; clock_generator:inst4|inst7 ; 3.764 ; 3.764 ; Rise       ; clock_generator:inst4|inst7 ;
; e1        ; clock_generator:inst4|inst7 ; 3.909 ; 3.909 ; Rise       ; clock_generator:inst4|inst7 ;
; e2        ; clock_generator:inst4|inst7 ; 3.882 ; 3.882 ; Rise       ; clock_generator:inst4|inst7 ;
; e3        ; clock_generator:inst4|inst7 ; 3.753 ; 3.753 ; Rise       ; clock_generator:inst4|inst7 ;
; e4        ; clock_generator:inst4|inst7 ; 3.894 ; 3.894 ; Rise       ; clock_generator:inst4|inst7 ;
; e5        ; clock_generator:inst4|inst7 ; 3.866 ; 3.866 ; Rise       ; clock_generator:inst4|inst7 ;
; e6        ; clock_generator:inst4|inst7 ; 3.879 ; 3.879 ; Rise       ; clock_generator:inst4|inst7 ;
; test      ; clock_generator:inst4|inst7 ; 3.610 ; 3.610 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+----------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                    ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                         ; -0.796  ; -2.536 ; N/A      ; N/A     ; -1.380              ;
;  CLK                                                     ; -0.771  ; -2.536 ; N/A      ; N/A     ; -1.380              ;
;  clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.796  ; -2.057 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.441  ; -2.034 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst4|inst7                             ; -0.652  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                          ; -14.353 ; -6.627 ; 0.0      ; 0.0     ; -56.38              ;
;  CLK                                                     ; -4.476  ; -2.536 ; N/A      ; N/A     ; -11.380             ;
;  clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -3.825  ; -2.057 ; N/A      ; N/A     ; -10.000             ;
;  clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -1.598  ; -2.034 ; N/A      ; N/A     ; -7.000              ;
;  clock_generator:inst4|inst7                             ; -4.454  ; 0.000  ; N/A      ; N/A     ; -28.000             ;
+----------------------------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; D1        ; clock_generator:inst4|inst7 ; 0.693 ; 0.693 ; Rise       ; clock_generator:inst4|inst7 ;
; D2        ; clock_generator:inst4|inst7 ; 0.789 ; 0.789 ; Rise       ; clock_generator:inst4|inst7 ;
; D3        ; clock_generator:inst4|inst7 ; 0.698 ; 0.698 ; Rise       ; clock_generator:inst4|inst7 ;
; D4        ; clock_generator:inst4|inst7 ; 0.598 ; 0.598 ; Rise       ; clock_generator:inst4|inst7 ;
; D5        ; clock_generator:inst4|inst7 ; 0.757 ; 0.757 ; Rise       ; clock_generator:inst4|inst7 ;
; D6        ; clock_generator:inst4|inst7 ; 0.685 ; 0.685 ; Rise       ; clock_generator:inst4|inst7 ;
; D7        ; clock_generator:inst4|inst7 ; 0.595 ; 0.595 ; Rise       ; clock_generator:inst4|inst7 ;
; D8        ; clock_generator:inst4|inst7 ; 1.108 ; 1.108 ; Rise       ; clock_generator:inst4|inst7 ;
; decode1   ; clock_generator:inst4|inst7 ; 6.186 ; 6.186 ; Rise       ; clock_generator:inst4|inst7 ;
; decode2   ; clock_generator:inst4|inst7 ; 6.504 ; 6.504 ; Rise       ; clock_generator:inst4|inst7 ;
; w         ; clock_generator:inst4|inst7 ; 5.754 ; 5.754 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; D1        ; clock_generator:inst4|inst7 ; -0.009 ; -0.009 ; Rise       ; clock_generator:inst4|inst7 ;
; D2        ; clock_generator:inst4|inst7 ; -0.014 ; -0.014 ; Rise       ; clock_generator:inst4|inst7 ;
; D3        ; clock_generator:inst4|inst7 ; -0.012 ; -0.012 ; Rise       ; clock_generator:inst4|inst7 ;
; D4        ; clock_generator:inst4|inst7 ; 0.047  ; 0.047  ; Rise       ; clock_generator:inst4|inst7 ;
; D5        ; clock_generator:inst4|inst7 ; -0.049 ; -0.049 ; Rise       ; clock_generator:inst4|inst7 ;
; D6        ; clock_generator:inst4|inst7 ; 0.003  ; 0.003  ; Rise       ; clock_generator:inst4|inst7 ;
; D7        ; clock_generator:inst4|inst7 ; 0.056  ; 0.056  ; Rise       ; clock_generator:inst4|inst7 ;
; D8        ; clock_generator:inst4|inst7 ; -0.277 ; -0.277 ; Rise       ; clock_generator:inst4|inst7 ;
; decode1   ; clock_generator:inst4|inst7 ; -3.133 ; -3.133 ; Rise       ; clock_generator:inst4|inst7 ;
; decode2   ; clock_generator:inst4|inst7 ; -3.289 ; -3.289 ; Rise       ; clock_generator:inst4|inst7 ;
; w         ; clock_generator:inst4|inst7 ; -2.872 ; -2.872 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; A         ; clock_generator:inst4|inst7 ; 8.882  ; 8.882  ; Rise       ; clock_generator:inst4|inst7 ;
; B         ; clock_generator:inst4|inst7 ; 9.160  ; 9.160  ; Rise       ; clock_generator:inst4|inst7 ;
; C         ; clock_generator:inst4|inst7 ; 9.131  ; 9.131  ; Rise       ; clock_generator:inst4|inst7 ;
; D         ; clock_generator:inst4|inst7 ; 10.017 ; 10.017 ; Rise       ; clock_generator:inst4|inst7 ;
; E         ; clock_generator:inst4|inst7 ; 8.888  ; 8.888  ; Rise       ; clock_generator:inst4|inst7 ;
; F         ; clock_generator:inst4|inst7 ; 9.285  ; 9.285  ; Rise       ; clock_generator:inst4|inst7 ;
; G         ; clock_generator:inst4|inst7 ; 9.467  ; 9.467  ; Rise       ; clock_generator:inst4|inst7 ;
; a0        ; clock_generator:inst4|inst7 ; 8.114  ; 8.114  ; Rise       ; clock_generator:inst4|inst7 ;
; a1        ; clock_generator:inst4|inst7 ; 8.764  ; 8.764  ; Rise       ; clock_generator:inst4|inst7 ;
; a2        ; clock_generator:inst4|inst7 ; 8.709  ; 8.709  ; Rise       ; clock_generator:inst4|inst7 ;
; a3        ; clock_generator:inst4|inst7 ; 9.169  ; 9.169  ; Rise       ; clock_generator:inst4|inst7 ;
; a4        ; clock_generator:inst4|inst7 ; 8.765  ; 8.765  ; Rise       ; clock_generator:inst4|inst7 ;
; a5        ; clock_generator:inst4|inst7 ; 8.727  ; 8.727  ; Rise       ; clock_generator:inst4|inst7 ;
; a6        ; clock_generator:inst4|inst7 ; 8.478  ; 8.478  ; Rise       ; clock_generator:inst4|inst7 ;
; b0        ; clock_generator:inst4|inst7 ; 7.915  ; 7.915  ; Rise       ; clock_generator:inst4|inst7 ;
; b1        ; clock_generator:inst4|inst7 ; 7.543  ; 7.543  ; Rise       ; clock_generator:inst4|inst7 ;
; b2        ; clock_generator:inst4|inst7 ; 7.323  ; 7.323  ; Rise       ; clock_generator:inst4|inst7 ;
; b3        ; clock_generator:inst4|inst7 ; 7.374  ; 7.374  ; Rise       ; clock_generator:inst4|inst7 ;
; b4        ; clock_generator:inst4|inst7 ; 7.796  ; 7.796  ; Rise       ; clock_generator:inst4|inst7 ;
; b5        ; clock_generator:inst4|inst7 ; 7.729  ; 7.729  ; Rise       ; clock_generator:inst4|inst7 ;
; b6        ; clock_generator:inst4|inst7 ; 7.766  ; 7.766  ; Rise       ; clock_generator:inst4|inst7 ;
; c0        ; clock_generator:inst4|inst7 ; 7.345  ; 7.345  ; Rise       ; clock_generator:inst4|inst7 ;
; c1        ; clock_generator:inst4|inst7 ; 7.243  ; 7.243  ; Rise       ; clock_generator:inst4|inst7 ;
; c2        ; clock_generator:inst4|inst7 ; 7.004  ; 7.004  ; Rise       ; clock_generator:inst4|inst7 ;
; c3        ; clock_generator:inst4|inst7 ; 7.298  ; 7.298  ; Rise       ; clock_generator:inst4|inst7 ;
; c4        ; clock_generator:inst4|inst7 ; 6.995  ; 6.995  ; Rise       ; clock_generator:inst4|inst7 ;
; c5        ; clock_generator:inst4|inst7 ; 7.028  ; 7.028  ; Rise       ; clock_generator:inst4|inst7 ;
; c6        ; clock_generator:inst4|inst7 ; 6.986  ; 6.986  ; Rise       ; clock_generator:inst4|inst7 ;
; e0        ; clock_generator:inst4|inst7 ; 7.298  ; 7.298  ; Rise       ; clock_generator:inst4|inst7 ;
; e1        ; clock_generator:inst4|inst7 ; 7.626  ; 7.626  ; Rise       ; clock_generator:inst4|inst7 ;
; e2        ; clock_generator:inst4|inst7 ; 7.606  ; 7.606  ; Rise       ; clock_generator:inst4|inst7 ;
; e3        ; clock_generator:inst4|inst7 ; 7.311  ; 7.311  ; Rise       ; clock_generator:inst4|inst7 ;
; e4        ; clock_generator:inst4|inst7 ; 7.621  ; 7.621  ; Rise       ; clock_generator:inst4|inst7 ;
; e5        ; clock_generator:inst4|inst7 ; 7.570  ; 7.570  ; Rise       ; clock_generator:inst4|inst7 ;
; e6        ; clock_generator:inst4|inst7 ; 7.596  ; 7.596  ; Rise       ; clock_generator:inst4|inst7 ;
; test      ; clock_generator:inst4|inst7 ; 6.506  ; 6.506  ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; A         ; clock_generator:inst4|inst7 ; 4.512 ; 4.512 ; Rise       ; clock_generator:inst4|inst7 ;
; B         ; clock_generator:inst4|inst7 ; 4.664 ; 4.664 ; Rise       ; clock_generator:inst4|inst7 ;
; C         ; clock_generator:inst4|inst7 ; 4.627 ; 4.627 ; Rise       ; clock_generator:inst4|inst7 ;
; D         ; clock_generator:inst4|inst7 ; 5.071 ; 5.071 ; Rise       ; clock_generator:inst4|inst7 ;
; E         ; clock_generator:inst4|inst7 ; 4.521 ; 4.521 ; Rise       ; clock_generator:inst4|inst7 ;
; F         ; clock_generator:inst4|inst7 ; 4.728 ; 4.728 ; Rise       ; clock_generator:inst4|inst7 ;
; G         ; clock_generator:inst4|inst7 ; 4.813 ; 4.813 ; Rise       ; clock_generator:inst4|inst7 ;
; a0        ; clock_generator:inst4|inst7 ; 4.266 ; 4.266 ; Rise       ; clock_generator:inst4|inst7 ;
; a1        ; clock_generator:inst4|inst7 ; 4.499 ; 4.499 ; Rise       ; clock_generator:inst4|inst7 ;
; a2        ; clock_generator:inst4|inst7 ; 4.431 ; 4.431 ; Rise       ; clock_generator:inst4|inst7 ;
; a3        ; clock_generator:inst4|inst7 ; 4.796 ; 4.796 ; Rise       ; clock_generator:inst4|inst7 ;
; a4        ; clock_generator:inst4|inst7 ; 4.507 ; 4.507 ; Rise       ; clock_generator:inst4|inst7 ;
; a5        ; clock_generator:inst4|inst7 ; 4.484 ; 4.484 ; Rise       ; clock_generator:inst4|inst7 ;
; a6        ; clock_generator:inst4|inst7 ; 4.402 ; 4.402 ; Rise       ; clock_generator:inst4|inst7 ;
; b0        ; clock_generator:inst4|inst7 ; 3.865 ; 3.865 ; Rise       ; clock_generator:inst4|inst7 ;
; b1        ; clock_generator:inst4|inst7 ; 3.885 ; 3.885 ; Rise       ; clock_generator:inst4|inst7 ;
; b2        ; clock_generator:inst4|inst7 ; 3.731 ; 3.731 ; Rise       ; clock_generator:inst4|inst7 ;
; b3        ; clock_generator:inst4|inst7 ; 3.743 ; 3.743 ; Rise       ; clock_generator:inst4|inst7 ;
; b4        ; clock_generator:inst4|inst7 ; 3.816 ; 3.816 ; Rise       ; clock_generator:inst4|inst7 ;
; b5        ; clock_generator:inst4|inst7 ; 3.772 ; 3.772 ; Rise       ; clock_generator:inst4|inst7 ;
; b6        ; clock_generator:inst4|inst7 ; 3.800 ; 3.800 ; Rise       ; clock_generator:inst4|inst7 ;
; c0        ; clock_generator:inst4|inst7 ; 3.829 ; 3.829 ; Rise       ; clock_generator:inst4|inst7 ;
; c1        ; clock_generator:inst4|inst7 ; 3.748 ; 3.748 ; Rise       ; clock_generator:inst4|inst7 ;
; c2        ; clock_generator:inst4|inst7 ; 3.662 ; 3.662 ; Rise       ; clock_generator:inst4|inst7 ;
; c3        ; clock_generator:inst4|inst7 ; 3.805 ; 3.805 ; Rise       ; clock_generator:inst4|inst7 ;
; c4        ; clock_generator:inst4|inst7 ; 3.656 ; 3.656 ; Rise       ; clock_generator:inst4|inst7 ;
; c5        ; clock_generator:inst4|inst7 ; 3.688 ; 3.688 ; Rise       ; clock_generator:inst4|inst7 ;
; c6        ; clock_generator:inst4|inst7 ; 3.649 ; 3.649 ; Rise       ; clock_generator:inst4|inst7 ;
; e0        ; clock_generator:inst4|inst7 ; 3.764 ; 3.764 ; Rise       ; clock_generator:inst4|inst7 ;
; e1        ; clock_generator:inst4|inst7 ; 3.909 ; 3.909 ; Rise       ; clock_generator:inst4|inst7 ;
; e2        ; clock_generator:inst4|inst7 ; 3.882 ; 3.882 ; Rise       ; clock_generator:inst4|inst7 ;
; e3        ; clock_generator:inst4|inst7 ; 3.753 ; 3.753 ; Rise       ; clock_generator:inst4|inst7 ;
; e4        ; clock_generator:inst4|inst7 ; 3.894 ; 3.894 ; Rise       ; clock_generator:inst4|inst7 ;
; e5        ; clock_generator:inst4|inst7 ; 3.866 ; 3.866 ; Rise       ; clock_generator:inst4|inst7 ;
; e6        ; clock_generator:inst4|inst7 ; 3.879 ; 3.879 ; Rise       ; clock_generator:inst4|inst7 ;
; test      ; clock_generator:inst4|inst7 ; 3.610 ; 3.610 ; Rise       ; clock_generator:inst4|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                     ; CLK                                                     ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|inst7                             ; clock_generator:inst4|inst7                             ; 47       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                     ; CLK                                                     ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; CLK                                                     ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|inst7                             ; clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|inst7                             ; clock_generator:inst4|inst7                             ; 47       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 47    ; 47   ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 141   ; 141  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Dec  7 19:49:02 2014
Info: Command: quartus_sta FinalPro -c FinalPro
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FinalPro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:inst4|inst7 clock_generator:inst4|inst7
    Info (332105): create_clock -period 1.000 -name clock_generator:inst4|clock_divider_1024:inst102|inst10 clock_generator:inst4|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:inst4|clock_divider_1024:inst101|inst10 clock_generator:inst4|clock_divider_1024:inst101|inst10
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.796
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.796        -3.825 clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.771        -4.476 CLK 
    Info (332119):    -0.652        -4.454 clock_generator:inst4|inst7 
    Info (332119):    -0.441        -1.598 clock_generator:inst4|clock_divider_1024:inst102|inst10 
Info (332146): Worst-case hold slack is -2.536
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.536        -2.536 CLK 
    Info (332119):    -2.057        -2.057 clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):    -2.034        -2.034 clock_generator:inst4|clock_divider_1024:inst102|inst10 
    Info (332119):     0.391         0.000 clock_generator:inst4|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 CLK 
    Info (332119):    -0.500       -28.000 clock_generator:inst4|inst7 
    Info (332119):    -0.500       -10.000 clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst4|clock_divider_1024:inst102|inst10 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.200
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.200         0.000 clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):     0.203         0.000 CLK 
    Info (332119):     0.261         0.000 clock_generator:inst4|inst7 
    Info (332119):     0.332         0.000 clock_generator:inst4|clock_divider_1024:inst102|inst10 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.580        -1.580 CLK 
    Info (332119):    -1.302        -1.302 clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):    -1.279        -1.279 clock_generator:inst4|clock_divider_1024:inst102|inst10 
    Info (332119):     0.215         0.000 clock_generator:inst4|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 CLK 
    Info (332119):    -0.500       -28.000 clock_generator:inst4|inst7 
    Info (332119):    -0.500       -10.000 clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst4|clock_divider_1024:inst102|inst10 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 589 megabytes
    Info: Processing ended: Sun Dec  7 19:49:05 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


