// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// PERIPH_BUS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of key_V
//        bit 31~0 - key_V[31:0] (Read/Write)
// 0x14 : Data signal of key_V
//        bit 31~0 - key_V[63:32] (Read/Write)
// 0x18 : Data signal of key_V
//        bit 31~0 - key_V[95:64] (Read/Write)
// 0x1c : Data signal of key_V
//        bit 31~0 - key_V[127:96] (Read/Write)
// 0x20 : Data signal of key_V
//        bit 31~0 - key_V[159:128] (Read/Write)
// 0x24 : Data signal of key_V
//        bit 31~0 - key_V[191:160] (Read/Write)
// 0x28 : Data signal of key_V
//        bit 31~0 - key_V[223:192] (Read/Write)
// 0x2c : Data signal of key_V
//        bit 31~0 - key_V[255:224] (Read/Write)
// 0x30 : Data signal of key_V
//        bit 31~0 - key_V[287:256] (Read/Write)
// 0x34 : Data signal of key_V
//        bit 31~0 - key_V[319:288] (Read/Write)
// 0x38 : Data signal of key_V
//        bit 31~0 - key_V[351:320] (Read/Write)
// 0x3c : Data signal of key_V
//        bit 31~0 - key_V[383:352] (Read/Write)
// 0x40 : Data signal of key_V
//        bit 31~0 - key_V[415:384] (Read/Write)
// 0x44 : Data signal of key_V
//        bit 31~0 - key_V[447:416] (Read/Write)
// 0x48 : Data signal of key_V
//        bit 31~0 - key_V[479:448] (Read/Write)
// 0x4c : Data signal of key_V
//        bit 31~0 - key_V[511:480] (Read/Write)
// 0x50 : reserved
// 0x54 : Data signal of output_V
//        bit 31~0 - output_V[31:0] (Read)
// 0x58 : Data signal of output_V
//        bit 31~0 - output_V[63:32] (Read)
// 0x5c : Data signal of output_V
//        bit 31~0 - output_V[95:64] (Read)
// 0x60 : Data signal of output_V
//        bit 31~0 - output_V[127:96] (Read)
// 0x64 : Data signal of output_V
//        bit 31~0 - output_V[159:128] (Read)
// 0x68 : Data signal of output_V
//        bit 31~0 - output_V[191:160] (Read)
// 0x6c : Data signal of output_V
//        bit 31~0 - output_V[223:192] (Read)
// 0x70 : Data signal of output_V
//        bit 31~0 - output_V[255:224] (Read)
// 0x74 : Data signal of output_V
//        bit 31~0 - output_V[287:256] (Read)
// 0x78 : Data signal of output_V
//        bit 31~0 - output_V[319:288] (Read)
// 0x7c : Data signal of output_V
//        bit 31~0 - output_V[351:320] (Read)
// 0x80 : Data signal of output_V
//        bit 31~0 - output_V[383:352] (Read)
// 0x84 : Data signal of output_V
//        bit 31~0 - output_V[415:384] (Read)
// 0x88 : Data signal of output_V
//        bit 31~0 - output_V[447:416] (Read)
// 0x8c : Data signal of output_V
//        bit 31~0 - output_V[479:448] (Read)
// 0x90 : Data signal of output_V
//        bit 31~0 - output_V[511:480] (Read)
// 0x94 : Control signal of output_V
//        bit 0  - output_V_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XENCRYPT_PERIPH_BUS_ADDR_AP_CTRL        0x00
#define XENCRYPT_PERIPH_BUS_ADDR_GIE            0x04
#define XENCRYPT_PERIPH_BUS_ADDR_IER            0x08
#define XENCRYPT_PERIPH_BUS_ADDR_ISR            0x0c
#define XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA     0x10
#define XENCRYPT_PERIPH_BUS_BITS_KEY_V_DATA     512
#define XENCRYPT_PERIPH_BUS_ADDR_KEY_V_DATA_    0x38
#define XENCRYPT_PERIPH_BUS_BITS_KEY_V_DATA     512
#define XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA  0x54
#define XENCRYPT_PERIPH_BUS_BITS_OUTPUT_V_DATA  512
#define XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_DATA_ 0x7c
#define XENCRYPT_PERIPH_BUS_BITS_OUTPUT_V_DATA  512
#define XENCRYPT_PERIPH_BUS_ADDR_OUTPUT_V_CTRL  0x94

