# 1 "src/arm/omap3-n950.dts"
# 1 "<command-line>"
# 1 "src/arm/omap3-n950.dts"
# 11 "src/arm/omap3-n950.dts"
/dts-v1/;

# 1 "src/arm/omap3-n950-n9.dtsi" 1
# 11 "src/arm/omap3-n950-n9.dtsi"
# 1 "src/arm/omap36xx-hs.dtsi" 1


# 1 "src/arm/omap36xx.dtsi" 1
# 11 "src/arm/omap36xx.dtsi"
# 1 "src/arm/omap3.dtsi" 1
# 11 "src/arm/omap3.dtsi"
# 1 "include/dt-bindings/gpio/gpio.h" 1
# 12 "src/arm/omap3.dtsi" 2
# 1 "include/dt-bindings/interrupt-controller/irq.h" 1
# 13 "src/arm/omap3.dtsi" 2
# 1 "include/dt-bindings/pinctrl/omap.h" 1
# 14 "src/arm/omap3.dtsi" 2

# 1 "src/arm/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 16 "src/arm/omap3.dtsi" 2

/ {
 compatible = "ti,omap3430", "ti,omap3";
 interrupt-parent = <&intc>;

 aliases {
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "arm,cortex-a8";
   device_type = "cpu";
   reg = <0x0>;

   clocks = <&dpll1_ck>;
   clock-names = "cpu";

   clock-latency = <300000>;
  };
 };

 pmu {
  compatible = "arm,cortex-a8-pmu";
  reg = <0x54000000 0x800000>;
  interrupts = <3>;
  ti,hwmods = "debugss";
 };





 soc {
  compatible = "ti,omap-infra";
  mpu {
   compatible = "ti,omap3-mpu";
   ti,hwmods = "mpu";
  };

  iva: iva {
   compatible = "ti,iva2.2";
   ti,hwmods = "iva";

   dsp {
    compatible = "ti,omap3-c64";
   };
  };
 };
# 81 "src/arm/omap3.dtsi"
 ocp {
  compatible = "ti,omap3-l3-smx", "simple-bus";
  reg = <0x68000000 0x10000>;
  interrupts = <9 10>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  ti,hwmods = "l3_main";

  aes: aes@480c5000 {
   compatible = "ti,omap3-aes";
   ti,hwmods = "aes";
   reg = <0x480c5000 0x50>;
   interrupts = <0>;
  };

  prm: prm@48306000 {
   compatible = "ti,omap3-prm";
   reg = <0x48306000 0x4000>;
   interrupts = <11>;

   prm_clocks: clocks {
    #address-cells = <1>;
    #size-cells = <0>;
   };

   prm_clockdomains: clockdomains {
   };
  };

  cm: cm@48004000 {
   compatible = "ti,omap3-cm";
   reg = <0x48004000 0x4000>;

   cm_clocks: clocks {
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cm_clockdomains: clockdomains {
   };
  };

  scrm: scrm@48002000 {
   compatible = "ti,omap3-scrm";
   reg = <0x48002000 0x2000>;

   scrm_clocks: clocks {
    #address-cells = <1>;
    #size-cells = <0>;
   };

   scrm_clockdomains: clockdomains {
   };
  };

  counter32k: counter@48320000 {
   compatible = "ti,omap-counter32k";
   reg = <0x48320000 0x20>;
   ti,hwmods = "counter_32k";
  };

  intc: interrupt-controller@48200000 {
   compatible = "ti,omap3-intc";
   interrupt-controller;
   #interrupt-cells = <1>;
   reg = <0x48200000 0x1000>;
  };

  sdma: dma-controller@48056000 {
   compatible = "ti,omap3630-sdma", "ti,omap3430-sdma";
   reg = <0x48056000 0x1000>;
   interrupts = <12>,
         <13>,
         <14>,
         <15>;
   #dma-cells = <1>;
   #dma-channels = <32>;
   #dma-requests = <96>;
  };

  omap3_pmx_core: pinmux@48002030 {
   compatible = "ti,omap3-padconf", "pinctrl-single";
   reg = <0x48002030 0x0238>;
   #address-cells = <1>;
   #size-cells = <0>;
   #interrupt-cells = <1>;
   interrupt-controller;
   pinctrl-single,register-width = <16>;
   pinctrl-single,function-mask = <0xff1f>;
  };

  omap3_pmx_wkup: pinmux@48002a00 {
   compatible = "ti,omap3-padconf", "pinctrl-single";
   reg = <0x48002a00 0x5c>;
   #address-cells = <1>;
   #size-cells = <0>;
   #interrupt-cells = <1>;
   interrupt-controller;
   pinctrl-single,register-width = <16>;
   pinctrl-single,function-mask = <0xff1f>;
  };

  omap3_scm_general: tisyscon@48002270 {
   compatible = "syscon";
   reg = <0x48002270 0x2f0>;
  };

  pbias_regulator: pbias_regulator {
   compatible = "ti,pbias-omap";
   reg = <0x2b0 0x4>;
   syscon = <&omap3_scm_general>;
   pbias_mmc_reg: pbias_mmc_omap2430 {
    regulator-name = "pbias_mmc_omap2430";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3000000>;
   };
  };

  gpio1: gpio@48310000 {
   compatible = "ti,omap3-gpio";
   reg = <0x48310000 0x200>;
   interrupts = <29>;
   ti,hwmods = "gpio1";
   ti,gpio-always-on;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@49050000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49050000 0x200>;
   interrupts = <30>;
   ti,hwmods = "gpio2";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@49052000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49052000 0x200>;
   interrupts = <31>;
   ti,hwmods = "gpio3";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio@49054000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49054000 0x200>;
   interrupts = <32>;
   ti,hwmods = "gpio4";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio5: gpio@49056000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49056000 0x200>;
   interrupts = <33>;
   ti,hwmods = "gpio5";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio6: gpio@49058000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49058000 0x200>;
   interrupts = <34>;
   ti,hwmods = "gpio6";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  uart1: serial@4806a000 {
   compatible = "ti,omap3-uart";
   reg = <0x4806a000 0x2000>;
   interrupts-extended = <&intc 72>;
   dmas = <&sdma 49 &sdma 50>;
   dma-names = "tx", "rx";
   ti,hwmods = "uart1";
   clock-frequency = <48000000>;
  };

  uart2: serial@4806c000 {
   compatible = "ti,omap3-uart";
   reg = <0x4806c000 0x400>;
   interrupts-extended = <&intc 73>;
   dmas = <&sdma 51 &sdma 52>;
   dma-names = "tx", "rx";
   ti,hwmods = "uart2";
   clock-frequency = <48000000>;
  };

  uart3: serial@49020000 {
   compatible = "ti,omap3-uart";
   reg = <0x49020000 0x400>;
   interrupts-extended = <&intc 74>;
   dmas = <&sdma 53 &sdma 54>;
   dma-names = "tx", "rx";
   ti,hwmods = "uart3";
   clock-frequency = <48000000>;
  };

  i2c1: i2c@48070000 {
   compatible = "ti,omap3-i2c";
   reg = <0x48070000 0x80>;
   interrupts = <56>;
   dmas = <&sdma 27 &sdma 28>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c1";
  };

  i2c2: i2c@48072000 {
   compatible = "ti,omap3-i2c";
   reg = <0x48072000 0x80>;
   interrupts = <57>;
   dmas = <&sdma 29 &sdma 30>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c2";
  };

  i2c3: i2c@48060000 {
   compatible = "ti,omap3-i2c";
   reg = <0x48060000 0x80>;
   interrupts = <61>;
   dmas = <&sdma 25 &sdma 26>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c3";
  };

  mailbox: mailbox@48094000 {
   compatible = "ti,omap3-mailbox";
   ti,hwmods = "mailbox";
   reg = <0x48094000 0x200>;
   interrupts = <26>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <2>;
   ti,mbox-num-fifos = <2>;
   mbox_dsp: dsp {
    ti,mbox-tx = <0 0 0>;
    ti,mbox-rx = <1 0 0>;
   };
  };

  mcspi1: spi@48098000 {
   compatible = "ti,omap2-mcspi";
   reg = <0x48098000 0x100>;
   interrupts = <65>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi1";
   ti,spi-num-cs = <4>;
   dmas = <&sdma 35>,
          <&sdma 36>,
          <&sdma 37>,
          <&sdma 38>,
          <&sdma 39>,
          <&sdma 40>,
          <&sdma 41>,
          <&sdma 42>;
   dma-names = "tx0", "rx0", "tx1", "rx1",
        "tx2", "rx2", "tx3", "rx3";
  };

  mcspi2: spi@4809a000 {
   compatible = "ti,omap2-mcspi";
   reg = <0x4809a000 0x100>;
   interrupts = <66>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi2";
   ti,spi-num-cs = <2>;
   dmas = <&sdma 43>,
          <&sdma 44>,
          <&sdma 45>,
          <&sdma 46>;
   dma-names = "tx0", "rx0", "tx1", "rx1";
  };

  mcspi3: spi@480b8000 {
   compatible = "ti,omap2-mcspi";
   reg = <0x480b8000 0x100>;
   interrupts = <91>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi3";
   ti,spi-num-cs = <2>;
   dmas = <&sdma 15>,
          <&sdma 16>,
          <&sdma 23>,
          <&sdma 24>;
   dma-names = "tx0", "rx0", "tx1", "rx1";
  };

  mcspi4: spi@480ba000 {
   compatible = "ti,omap2-mcspi";
   reg = <0x480ba000 0x100>;
   interrupts = <48>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi4";
   ti,spi-num-cs = <1>;
   dmas = <&sdma 70>, <&sdma 71>;
   dma-names = "tx0", "rx0";
  };

  hdqw1w: 1w@480b2000 {
   compatible = "ti,omap3-1w";
   reg = <0x480b2000 0x1000>;
   interrupts = <58>;
   ti,hwmods = "hdq1w";
  };

  mmc1: mmc@4809c000 {
   compatible = "ti,omap3-hsmmc";
   reg = <0x4809c000 0x200>;
   interrupts = <83>;
   ti,hwmods = "mmc1";
   ti,dual-volt;
   dmas = <&sdma 61>, <&sdma 62>;
   dma-names = "tx", "rx";
   pbias-supply = <&pbias_mmc_reg>;
  };

  mmc2: mmc@480b4000 {
   compatible = "ti,omap3-hsmmc";
   reg = <0x480b4000 0x200>;
   interrupts = <86>;
   ti,hwmods = "mmc2";
   dmas = <&sdma 47>, <&sdma 48>;
   dma-names = "tx", "rx";
  };

  mmc3: mmc@480ad000 {
   compatible = "ti,omap3-hsmmc";
   reg = <0x480ad000 0x200>;
   interrupts = <94>;
   ti,hwmods = "mmc3";
   dmas = <&sdma 77>, <&sdma 78>;
   dma-names = "tx", "rx";
  };

  mmu_isp: mmu@480bd400 {
   compatible = "ti,omap2-iommu";
   reg = <0x480bd400 0x80>;
   interrupts = <24>;
   ti,hwmods = "mmu_isp";
   ti,#tlb-entries = <8>;
  };

  mmu_iva: mmu@5d000000 {
   compatible = "ti,omap2-iommu";
   reg = <0x5d000000 0x80>;
   interrupts = <28>;
   ti,hwmods = "mmu_iva";
   status = "disabled";
  };

  wdt2: wdt@48314000 {
   compatible = "ti,omap3-wdt";
   reg = <0x48314000 0x80>;
   ti,hwmods = "wd_timer2";
  };

  mcbsp1: mcbsp@48074000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x48074000 0xff>;
   reg-names = "mpu";
   interrupts = <16>,
         <59>,
         <60>;
   interrupt-names = "common", "tx", "rx";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp1";
   dmas = <&sdma 31>,
          <&sdma 32>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  mcbsp2: mcbsp@49022000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x49022000 0xff>,
         <0x49028000 0xff>;
   reg-names = "mpu", "sidetone";
   interrupts = <17>,
         <62>,
         <63>,
         <4>;
   interrupt-names = "common", "tx", "rx", "sidetone";
   ti,buffer-size = <1280>;
   ti,hwmods = "mcbsp2", "mcbsp2_sidetone";
   dmas = <&sdma 33>,
          <&sdma 34>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  mcbsp3: mcbsp@49024000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x49024000 0xff>,
         <0x4902a000 0xff>;
   reg-names = "mpu", "sidetone";
   interrupts = <22>,
         <89>,
         <90>,
         <5>;
   interrupt-names = "common", "tx", "rx", "sidetone";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp3", "mcbsp3_sidetone";
   dmas = <&sdma 17>,
          <&sdma 18>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  mcbsp4: mcbsp@49026000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x49026000 0xff>;
   reg-names = "mpu";
   interrupts = <23>,
         <54>,
         <55>;
   interrupt-names = "common", "tx", "rx";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp4";
   dmas = <&sdma 19>,
          <&sdma 20>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  mcbsp5: mcbsp@48096000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x48096000 0xff>;
   reg-names = "mpu";
   interrupts = <27>,
         <81>,
         <82>;
   interrupt-names = "common", "tx", "rx";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp5";
   dmas = <&sdma 21>,
          <&sdma 22>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  sham: sham@480c3000 {
   compatible = "ti,omap3-sham";
   ti,hwmods = "sham";
   reg = <0x480c3000 0x64>;
   interrupts = <49>;
  };

  smartreflex_core: smartreflex@480cb000 {
   compatible = "ti,omap3-smartreflex-core";
   ti,hwmods = "smartreflex_core";
   reg = <0x480cb000 0x400>;
   interrupts = <19>;
  };

  smartreflex_mpu_iva: smartreflex@480c9000 {
   compatible = "ti,omap3-smartreflex-iva";
   ti,hwmods = "smartreflex_mpu_iva";
   reg = <0x480c9000 0x400>;
   interrupts = <18>;
  };

  timer1: timer@48318000 {
   compatible = "ti,omap3430-timer";
   reg = <0x48318000 0x400>;
   interrupts = <37>;
   ti,hwmods = "timer1";
   ti,timer-alwon;
  };

  timer2: timer@49032000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49032000 0x400>;
   interrupts = <38>;
   ti,hwmods = "timer2";
  };

  timer3: timer@49034000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49034000 0x400>;
   interrupts = <39>;
   ti,hwmods = "timer3";
  };

  timer4: timer@49036000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49036000 0x400>;
   interrupts = <40>;
   ti,hwmods = "timer4";
  };

  timer5: timer@49038000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49038000 0x400>;
   interrupts = <41>;
   ti,hwmods = "timer5";
   ti,timer-dsp;
  };

  timer6: timer@4903a000 {
   compatible = "ti,omap3430-timer";
   reg = <0x4903a000 0x400>;
   interrupts = <42>;
   ti,hwmods = "timer6";
   ti,timer-dsp;
  };

  timer7: timer@4903c000 {
   compatible = "ti,omap3430-timer";
   reg = <0x4903c000 0x400>;
   interrupts = <43>;
   ti,hwmods = "timer7";
   ti,timer-dsp;
  };

  timer8: timer@4903e000 {
   compatible = "ti,omap3430-timer";
   reg = <0x4903e000 0x400>;
   interrupts = <44>;
   ti,hwmods = "timer8";
   ti,timer-pwm;
   ti,timer-dsp;
  };

  timer9: timer@49040000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49040000 0x400>;
   interrupts = <45>;
   ti,hwmods = "timer9";
   ti,timer-pwm;
  };

  timer10: timer@48086000 {
   compatible = "ti,omap3430-timer";
   reg = <0x48086000 0x400>;
   interrupts = <46>;
   ti,hwmods = "timer10";
   ti,timer-pwm;
  };

  timer11: timer@48088000 {
   compatible = "ti,omap3430-timer";
   reg = <0x48088000 0x400>;
   interrupts = <47>;
   ti,hwmods = "timer11";
   ti,timer-pwm;
  };

  timer12: timer@48304000 {
   compatible = "ti,omap3430-timer";
   reg = <0x48304000 0x400>;
   interrupts = <95>;
   ti,hwmods = "timer12";
   ti,timer-alwon;
   ti,timer-secure;
  };

  usbhstll: usbhstll@48062000 {
   compatible = "ti,usbhs-tll";
   reg = <0x48062000 0x1000>;
   interrupts = <78>;
   ti,hwmods = "usb_tll_hs";
  };

  usbhshost: usbhshost@48064000 {
   compatible = "ti,usbhs-host";
   reg = <0x48064000 0x400>;
   ti,hwmods = "usb_host_hs";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   usbhsohci: ohci@48064400 {
    compatible = "ti,ohci-omap3";
    reg = <0x48064400 0x400>;
    interrupt-parent = <&intc>;
    interrupts = <76>;
   };

   usbhsehci: ehci@48064800 {
    compatible = "ti,ehci-omap";
    reg = <0x48064800 0x400>;
    interrupt-parent = <&intc>;
    interrupts = <77>;
   };
  };

  gpmc: gpmc@6e000000 {
   compatible = "ti,omap3430-gpmc";
   ti,hwmods = "gpmc";
   reg = <0x6e000000 0x02d0>;
   interrupts = <20>;
   gpmc,num-cs = <8>;
   gpmc,num-waitpins = <4>;
   #address-cells = <2>;
   #size-cells = <1>;
  };

  usb_otg_hs: usb_otg_hs@480ab000 {
   compatible = "ti,omap3-musb";
   reg = <0x480ab000 0x1000>;
   interrupts = <92>, <93>;
   interrupt-names = "mc", "dma";
   ti,hwmods = "usb_otg_hs";
   multipoint = <1>;
   num-eps = <16>;
   ram-bits = <12>;
  };

  dss: dss@48050000 {
   compatible = "ti,omap3-dss";
   reg = <0x48050000 0x200>;
   status = "disabled";
   ti,hwmods = "dss_core";
   clocks = <&dss1_alwon_fck>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   dispc@48050400 {
    compatible = "ti,omap3-dispc";
    reg = <0x48050400 0x400>;
    interrupts = <25>;
    ti,hwmods = "dss_dispc";
    clocks = <&dss1_alwon_fck>;
    clock-names = "fck";
   };

   dsi: encoder@4804fc00 {
    compatible = "ti,omap3-dsi";
    reg = <0x4804fc00 0x200>,
          <0x4804fe00 0x40>,
          <0x4804ff00 0x20>;
    reg-names = "proto", "phy", "pll";
    interrupts = <25>;
    status = "disabled";
    ti,hwmods = "dss_dsi1";
    clocks = <&dss1_alwon_fck>, <&dss2_alwon_fck>;
    clock-names = "fck", "sys_clk";
   };

   rfbi: encoder@48050800 {
    compatible = "ti,omap3-rfbi";
    reg = <0x48050800 0x100>;
    status = "disabled";
    ti,hwmods = "dss_rfbi";
    clocks = <&dss1_alwon_fck>, <&dss_ick>;
    clock-names = "fck", "ick";
   };

   venc: encoder@48050c00 {
    compatible = "ti,omap3-venc";
    reg = <0x48050c00 0x100>;
    status = "disabled";
    ti,hwmods = "dss_venc";
    clocks = <&dss_tv_fck>;
    clock-names = "fck";
   };
  };

  ssi: ssi-controller@48058000 {
   compatible = "ti,omap3-ssi";
   ti,hwmods = "ssi";

   status = "disabled";

   reg = <0x48058000 0x1000>,
         <0x48059000 0x1000>;
   reg-names = "sys",
        "gdd";

   interrupts = <71>;
   interrupt-names = "gdd_mpu";

   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   ssi_port1: ssi-port@4805a000 {
    compatible = "ti,omap3-ssi-port";

    reg = <0x4805a000 0x800>,
          <0x4805a800 0x800>;
    reg-names = "tx",
         "rx";

    interrupt-parent = <&intc>;
    interrupts = <67>,
          <68>;
   };

   ssi_port2: ssi-port@4805b000 {
    compatible = "ti,omap3-ssi-port";

    reg = <0x4805b000 0x800>,
          <0x4805b800 0x800>;
    reg-names = "tx",
         "rx";

    interrupt-parent = <&intc>;
    interrupts = <69>,
          <70>;
   };
  };
 };
};

/include/ "omap3xxx-clocks.dtsi"
# 12 "src/arm/omap36xx.dtsi" 2

/ {
 aliases {
  serial3 = &uart4;
 };

 cpus {

  cpu@0 {
   operating-points = <

    300000 1012500
    600000 1200000
    800000 1325000
   >;
   clock-latency = <300000>;
  };
 };

 ocp {
  uart4: serial@49042000 {
   compatible = "ti,omap3-uart";
   reg = <0x49042000 0x400>;
   interrupts = <80>;
   dmas = <&sdma 81 &sdma 82>;
   dma-names = "tx", "rx";
   ti,hwmods = "uart4";
   clock-frequency = <48000000>;
  };

  abb_mpu_iva: regulator-abb-mpu {
   compatible = "ti,abb-v1";
   regulator-name = "abb_mpu_iva";
   #address-cell = <0>;
   #size-cells = <0>;
   reg = <0x483072f0 0x8>, <0x48306818 0x4>;
   reg-names = "base-address", "int-address";
   ti,tranxdone-status-mask = <0x4000000>;
   clocks = <&sys_ck>;
   ti,settling-time = <30>;
   ti,clock-cycles = <8>;
   ti,abb_info = <

   1012500 0 0 0 0 0
   1200000 0 0 0 0 0
   1325000 0 0 0 0 0
   1375000 1 0 0 0 0
   >;
  };

  omap3_pmx_core2: pinmux@480025a0 {
   compatible = "ti,omap3-padconf", "pinctrl-single";
   reg = <0x480025a0 0x5c>;
   #address-cells = <1>;
   #size-cells = <0>;
   #interrupt-cells = <1>;
   interrupt-controller;
   pinctrl-single,register-width = <16>;
   pinctrl-single,function-mask = <0xff1f>;
  };
 };
};


&venc {
 clocks = <&dss_tv_fck>, <&dss_96m_fck>;
 clock-names = "fck", "tv_dac_clk";
};

&ssi {
 status = "ok";

 clocks = <&ssi_ssr_fck>,
   <&ssi_sst_fck>,
   <&ssi_ick>;
 clock-names = "ssi_ssr_fck",
        "ssi_sst_fck",
        "ssi_ick";
};

/include/ "omap34xx-omap36xx-clocks.dtsi"
/include/ "omap36xx-omap3430es2plus-clocks.dtsi"
/include/ "omap36xx-am35xx-omap3430es2plus-clocks.dtsi"
/include/ "omap36xx-clocks.dtsi"
# 4 "src/arm/omap36xx-hs.dtsi" 2


&aes {
 status = "disabled";
};

&sham {
 status = "disabled";
};

&timer12 {
 status = "disabled";
};
# 12 "src/arm/omap3-n950-n9.dtsi" 2

/ {
 cpus {
  cpu@0 {
   cpu0-supply = <&vcc>;
  };
 };

 memory {
  device_type = "memory";
  reg = <0x80000000 0x40000000>;
 };

 vemmc: fixedregulator@0 {
  compatible = "regulator-fixed";
  regulator-name = "VEMMC";
  regulator-min-microvolt = <2900000>;
  regulator-max-microvolt = <2900000>;
  gpio = <&gpio5 29 0>;
  startup-delay-us = <150>;
  enable-active-high;
 };
};

&omap3_pmx_core {
 mmc2_pins: pinmux_mmc2_pins {
  pinctrl-single,pins = <
   0x128 (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   0x12a (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   0x12c (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   0x12e (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   0x130 (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   0x132 (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };
};

&i2c1 {
 clock-frequency = <2900000>;

 twl: twl@48 {
  reg = <0x48>;
  interrupts = <7>;
  interrupt-parent = <&intc>;
 };
};

/include/ "twl4030.dtsi"

&twl {
 compatible = "ti,twl5031";
};

&twl_gpio {
 ti,pullups = <0x000001>;
 ti,pulldowns = <0x008106>;
};


&vaux2 {
 regulator-name = "vaux2";
 regulator-min-microvolt = <1800000>;
 regulator-max-microvolt = <1800000>;
};


&vaux3 {
 regulator-name = "vaux3";
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};

&i2c2 {
 clock-frequency = <400000>;
};

&i2c3 {
 clock-frequency = <400000>;
};

&mmc1 {
 status = "disabled";
};

&mmc2 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc2_pins>;
 vmmc-supply = <&vemmc>;
 bus-width = <4>;
 ti,non-removable;
};

&mmc3 {
 status = "disabled";
};

&usb_otg_hs {
 interface-type = <0>;
 usb-phy = <&usb2_phy>;
 phys = <&usb2_phy>;
 phy-names = "usb2-phy";
 mode = <3>;
 power = <50>;
};

&gpmc {
 ranges = <0 0 0x04000000 0x1000000>;

 onenand@0,0 {
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0 0 0x20000>;

  gpmc,sync-read;
  gpmc,sync-write;
  gpmc,burst-length = <16>;
  gpmc,burst-read;
  gpmc,burst-wrap;
  gpmc,burst-write;
  gpmc,device-width = <2>;
  gpmc,mux-add-data = <2>;
  gpmc,cs-on-ns = <0>;
  gpmc,cs-rd-off-ns = <87>;
  gpmc,cs-wr-off-ns = <87>;
  gpmc,adv-on-ns = <0>;
  gpmc,adv-rd-off-ns = <10>;
  gpmc,adv-wr-off-ns = <10>;
  gpmc,oe-on-ns = <15>;
  gpmc,oe-off-ns = <87>;
  gpmc,we-on-ns = <0>;
  gpmc,we-off-ns = <87>;
  gpmc,rd-cycle-ns = <112>;
  gpmc,wr-cycle-ns = <112>;
  gpmc,access-ns = <81>;
  gpmc,page-burst-access-ns = <15>;
  gpmc,bus-turnaround-ns = <0>;
  gpmc,cycle2cycle-delay-ns = <0>;
  gpmc,wait-monitoring-ns = <0>;
  gpmc,clk-activation-ns = <5>;
  gpmc,wr-data-mux-bus-ns = <30>;
  gpmc,wr-access-ns = <81>;
  gpmc,sync-clk-ps = <15000>;





  partition@0 {
   label = "bootloader";
   reg = <0x00000000 0x00100000>;
  };
  partition@1 {
   label = "config";
   reg = <0x00100000 0x002c0000>;
  };
  partition@2 {
   label = "kernel";
   reg = <0x003c0000 0x01000000>;
  };
  partition@3 {
   label = "log";
   reg = <0x013c0000 0x00200000>;
  };
  partition@4 {
   label = "var";
   reg = <0x015c0000 0x1ca40000>;
  };
  partition@5 {
   label = "moslo";
   reg = <0x1e000000 0x02000000>;
  };
  partition@6 {
   label = "omap2-onenand";
   reg = <0x00000000 0x20000000>;
  };
 };
};
# 14 "src/arm/omap3-n950.dts" 2

/ {
 model = "Nokia N950";
 compatible = "nokia,omap3-n950", "ti,omap36xx", "ti,omap3";
};
