// Seed: 1383902317
module module_0;
  wire id_1;
  wire id_2;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output tri0  id_2
);
  wor id_4;
  ;
  module_0 modCall_1 ();
  assign id_4 = (1);
endmodule
module module_2 #(
    parameter id_2 = 32'd35,
    parameter id_3 = 32'd93,
    parameter id_6 = 32'd55
) (
    input uwire id_0,
    output uwire id_1,
    input tri0 _id_2,
    input wire _id_3,
    input tri id_4,
    output tri1 id_5,
    input tri0 _id_6,
    input wor id_7,
    output supply1 id_8
);
  logic id_10[id_6  -  1 'b0 : -1 'h0];
  ;
  logic [1 'b0 : id_2  *  id_3] id_11;
  logic [7:0] id_12;
  module_0 modCall_1 ();
  assign id_12[-1] = ~id_0;
  assign id_10 = id_10;
  assign id_8 = -1;
endmodule
