Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Feb  4 11:31:51 2026
| Host         : ubuntu running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   929 |
|    Minimum number of control sets                        |   929 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   551 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   929 |
| >= 0 to < 4        |    53 |
| >= 4 to < 6        |    47 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |   175 |
| >= 10 to < 12      |   378 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |    24 |
| >= 16              |   218 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10192 |         1549 |
| No           | No                    | Yes                    |             898 |          262 |
| No           | Yes                   | No                     |            1530 |          380 |
| Yes          | No                    | No                     |            3067 |          653 |
| Yes          | No                    | Yes                    |            7020 |         1236 |
| Yes          | Yes                   | No                     |            3390 |          649 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                              Clock Signal                                                             |                                                                                                                                                Enable Signal                                                                                                                                                |                                                                                                                                               Set/Reset Signal                                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/div/inst/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q                                                             |                1 |              1 |         1.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/div/inst/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/div/inst/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                           |                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                                                                      |                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_clr                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[0]_1[0]                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                    | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/E[0]                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]_0[0]                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_eop_reg_i_1_n_0                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/cnt                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_eop_sent_reg_reg                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out                                                                                                                      |                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                      |                1 |              3 |         3.00 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/extractor/CEP                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_controller/key_gen_trigger_reg_0[0]                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_latency_counter_reg[3]_0[0]                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
| ~design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr[3]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                    |                1 |              4 |         4.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                              |                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[5].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[6].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[4].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                              |                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[4]_i_1_n_0                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[7].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                4 |              5 |         1.25 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[3].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[8].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[2].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[0].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[1].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[36]_i_1_n_0                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_eop_sent_reg_reg                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/mul_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/clock_gater_1/aclk_BUFGCE |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/mul_block[2].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/E[0]                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[4]_i_1_n_0                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/mul_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/clock_gater_1/aclk_BUFGCE |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/mul_block[0].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/mul_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/clock_gater_1/aclk_BUFGCE |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/mul_block[1].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                         | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_eop_sent_reg_reg                                                            |                3 |              6 |         2.00 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/clock_gater_2/E[0]                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_eop_reg_i_1_n_0                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/Q[0]                                                                             |                3 |              7 |         2.33 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/Q[0]                                                                             |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_decr_token_cntr1_out                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/Q[0]                                                                             |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                                                     |                                                                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/p_0_in3_out_0                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/valid_reg_0[0]                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/p_0_in3_out_3                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/p_0_in3_out_2                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/p_0_in3_out_1                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/p_0_in3_out                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[4].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                1 |              8 |         8.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                    |                1 |              8 |         8.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                    |                1 |              8 |         8.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                    |                2 |              8 |         4.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                      | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_eop_reg_i_1_n_0                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                    |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[5].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                 |                1 |              8 |         8.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[7].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                 |                1 |              8 |         8.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[8].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                 |                1 |              8 |         8.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[2].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                      | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[6].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[1].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2[0]                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[3].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                     | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[0].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[1]                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                     | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/p_1_in[3]                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                     | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/mixer/modulo_valid                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                     | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_64_127_0_6_i_1__2_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_128_191_0_6_i_1__3_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_0_63_0_6_i_1__2_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_192_255_0_6_i_1__2_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_128_191_0_6_i_1__2_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_0_63_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_64_127_0_6_i_1__2_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_192_255_0_6_i_1__2_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_128_191_0_6_i_1__2_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_64_127_0_6_i_1__2_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_0_63_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_64_127_0_6_i_1__2_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_192_255_0_6_i_1__2_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_128_191_0_6_i_1__2_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_0_63_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_64_127_0_6_i_1__2_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_192_255_0_6_i_1__2_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_128_191_0_6_i_1__2_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_0_63_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_0_63_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_128_191_0_6_i_1__2_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_192_255_0_6_i_1__2_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_64_127_0_6_i_1__2_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_128_191_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_0_63_0_6_i_1__2_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_128_191_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_192_255_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_64_127_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_0_63_0_6_i_1__2_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_128_191_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_192_255_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_64_127_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_0_63_0_6_i_1__2_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_64_127_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_192_255_0_6_i_1__2_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_192_255_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_64_127_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_0_63_0_6_i_1__2_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_128_191_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_192_255_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_64_127_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_64_127_0_6_i_1__4_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_192_255_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_192_255_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_64_127_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_0_63_0_6_i_1__2_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_128_191_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_192_255_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_64_127_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_0_63_0_6_i_1__2_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_128_191_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_128_191_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_64_127_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_0_63_0_6_i_1__2_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_128_191_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_192_255_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_64_127_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_0_63_0_6_i_1__2_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_128_191_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_192_255_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_128_191_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_0_63_0_6_i_1__0_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_128_191_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_192_255_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_64_127_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_0_63_0_6_i_1__0_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_128_191_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_192_255_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_64_127_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_0_63_0_6_i_1__0_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_64_127_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_192_255_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_64_127_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_0_63_0_6_i_1__0_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_128_191_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_192_255_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_64_127_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_0_63_0_6_i_1__4_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_64_127_0_6_i_1__4_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_192_255_0_6_i_1__4_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_128_191_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_0_63_0_6_i_1__0_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_128_191_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_192_255_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_64_127_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_0_63_0_6_i_1__0_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_128_191_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_192_255_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_64_127_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_0_63_0_6_i_1__0_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_128_191_0_6_i_1__4_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_192_255_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_64_127_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_0_63_0_6_i_1__0_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_128_191_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_192_255_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_64_127_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_0_63_0_6_i_1__0_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_128_191_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_192_255_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_64_127_0_6_i_1__4_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_0_63_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_128_191_0_6_i_1__0_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_0_63_0_6_i_1__4_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_128_191_0_6_i_1__4_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_192_255_0_6_i_1__4_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_64_127_0_6_i_1__4_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_0_63_0_6_i_1__4_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_128_191_0_6_i_1__4_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_192_255_0_6_i_1__4_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_64_127_0_6_i_1__0_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_0_63_0_6_i_1__4_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_128_191_0_6_i_1__4_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_192_255_0_6_i_1__4_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_64_127_0_6_i_1__4_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_0_63_0_6_i_1__4_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_128_191_0_6_i_1__4_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_192_255_0_6_i_1__4_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_64_127_0_6_i_1__4_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_0_63_0_6_i_1__4_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_128_191_0_6_i_1__0_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_0_63_0_6_i_1__0_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_128_191_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_192_255_0_6_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_64_127_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_0_63_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_128_191_0_6_i_1__0_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_192_255_0_6_i_1__0_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_64_127_0_6_i_1__0_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_0_63_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_64_127_0_6_i_1__0_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_192_255_0_6_i_1__0_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_64_127_0_6_i_1__0_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_0_63_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_128_191_0_6_i_1__0_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_192_255_0_6_i_1__0_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_64_127_0_6_i_1__0_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_0_63_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_128_191_0_6_i_1__0_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_192_255_0_6_i_1__0_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_0_63_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_64_127_0_6_i_1__1_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_0_63_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_128_191_0_6_i_1__1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_192_255_0_6_i_1__1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_64_127_0_6_i_1__1_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_0_63_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_128_191_0_6_i_1__1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_192_255_0_6_i_1__1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_64_127_0_6_i_1__1_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_192_255_0_6_i_1__1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_128_191_0_6_i_1__1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_192_255_0_6_i_1__1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_64_127_0_6_i_1__1_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_0_63_0_6_i_1__1_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_128_191_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_192_255_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_64_127_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_0_63_0_6_i_1__1_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_128_191_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_0_63_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_128_191_0_6_i_1__4_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_0_63_0_6_i_1__4_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_64_127_0_6_i_1__4_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_192_255_0_6_i_1__4_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_128_191_0_6_i_1__4_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_0_63_0_6_i_1__1_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_128_191_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_192_255_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_64_127_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_192_255_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_128_191_0_6_i_1__1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_192_255_0_6_i_1__1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_64_127_0_6_i_1__1_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_0_63_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_128_191_0_6_i_1__1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_192_255_0_6_i_1__1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_64_127_0_6_i_1__1_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_0_63_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_128_191_0_6_i_1__1_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_64_127_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_192_255_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_64_127_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_0_63_0_6_i_1__1_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_128_191_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_192_255_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_64_127_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_0_63_0_6_i_1__1_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_128_191_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_192_255_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_128_191_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_0_63_0_6_i_1__4_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_64_127_0_6_i_1__4_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_192_255_0_6_i_1__4_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_128_191_0_6_i_1__4_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_192_255_0_6_i_1__0_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_64_127_0_6_i_1__0_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_0_63_0_6_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_128_191_0_6_i_1__0_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_192_255_0_6_i_1__0_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_0_63_0_6_i_1__1_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_64_127_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_0_63_0_6_i_1__1_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_128_191_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_192_255_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_64_127_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_0_63_0_6_i_1__1_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_128_191_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_192_255_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_64_127_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_192_255_0_6_i_1__4_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_128_191_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_192_255_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_64_127_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_0_63_0_6_i_1__1_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_128_191_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_192_255_0_6_i_1__1_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_64_127_0_6_i_1__1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_0_63_0_6_i_1__1_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_64_127_0_6_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_64_127_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_192_255_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_128_191_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_0_63_0_6_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_64_127_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_192_255_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_128_191_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_0_63_0_6_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_64_127_0_6_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_192_255_0_6_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_128_191_0_6_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_0_63_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_0_63_0_6_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_192_255_0_6_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_128_191_0_6_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_0_63_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_64_127_0_6_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_192_255_0_6_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_128_191_0_6_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_0_63_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_64_127_0_6_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_192_255_0_6_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_128_191_0_6_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_0_63_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_64_127_0_6_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_0_63_0_6_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_0_63_0_6_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_64_127_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_192_255_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_128_191_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_0_63_0_6_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_64_127_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_192_255_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_128_191_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_0_63_0_6_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_64_127_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_192_255_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_128_191_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_192_255_0_6_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_64_127_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_192_255_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_128_191_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_0_63_0_6_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_64_127_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_192_255_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_128_191_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_0_63_0_6_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_64_127_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_192_255_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_128_191_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_0_63_0_6_i_1__3_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_0_63_0_6_i_1__3_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_128_191_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_192_255_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[4].sbox_slice_reg[4][197]_64_127_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_0_63_0_6_i_1__3_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_128_191_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_192_255_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[5].sbox_slice_reg[5][197]_64_127_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_0_63_0_6_i_1__3_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_128_191_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_192_255_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[6].sbox_slice_reg[6][197]_64_127_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_64_127_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_128_191_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_192_255_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[7].sbox_slice_reg[7][197]_64_127_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_0_63_0_6_i_1__3_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_128_191_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_192_255_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[8].sbox_slice_reg[8][197]_64_127_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_0_63_0_6_i_1__3_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_128_191_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_192_255_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_64_127_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_128_191_0_6_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_0_63_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_64_127_0_6_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_192_255_0_6_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_128_191_0_6_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_0_63_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_64_127_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_192_255_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_128_191_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_0_63_0_6_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_0_63_0_6_i_1__3_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_128_191_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_0_63_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_192_255_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[1].sbox_slice_reg[1][197]_64_127_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_0_63_0_6_i_1__3_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_128_191_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_192_255_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[2].sbox_slice_reg[2][197]_64_127_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_0_63_0_6_i_1__3_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_128_191_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[3].sbox_slice_reg[3][197]_192_255_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_192_255_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_64_127_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_0_63_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_128_191_0_6_i_1__3_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_192_255_0_6_i_1__3_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_64_127_0_6_i_1__3_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_128_191_0_6_i_1__3_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_0_63_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_128_191_0_6_i_1__3_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_192_255_0_6_i_1__3_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[11].sbox_slice_reg[11][197]_64_127_0_6_i_1__3_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[10].sbox_slice_reg[10][197]_128_191_0_6_i_1__2_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_64_127_0_6_i_1__2_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_192_255_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_128_191_0_6_i_1__2_n_0                                                                                    |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_0_63_0_6_i_1__2_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_192_255_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                         | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[0].sbox_slice_reg[0][197]_0_63_0_6_i_1__3_n_0                                                                                       |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_128_191_0_6_i_1__3_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_192_255_0_6_i_1__3_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_64_127_0_6_i_1__3_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_128_191_0_6_i_1__3_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_192_255_0_6_i_1__3_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_64_127_0_6_i_1__3_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_192_255_0_6_i_1__3_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_0_63_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_64_127_0_6_i_1__3_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[14].sbox_slice_reg[14][197]_0_63_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[13].sbox_slice_reg[13][197]_64_127_0_6_i_1__3_n_0                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_192_255_0_6_i_1__3_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_128_191_0_6_i_1__3_n_0                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[12].sbox_slice_reg[12][197]_0_63_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/MEM_WRITE[15].sbox_slice_reg[15][197]_0_63_0_6_i_1__3_n_0                                                                                     |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_64_127_0_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/MEM_WRITE[9].sbox_slice_reg[9][197]_128_191_0_6_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              |                                                                                                                                                                                                                                                                                                              |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                      |                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                    |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                    |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                4 |             14 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                5 |             14 |         2.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_done_reg_0[0]                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                               |                4 |             15 |         3.75 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[2].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                            |                3 |             15 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[3].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                            |                2 |             15 |         7.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[4].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                            |                4 |             15 |         3.75 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[5].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                            |                3 |             15 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[6].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                            |                4 |             15 |         3.75 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[7].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                            |                2 |             15 |         7.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[8].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                            |                3 |             15 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[0].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                            |                2 |             15 |         7.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[1].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                            |                2 |             15 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                5 |             15 |         3.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                               |                3 |             15 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                               |                3 |             15 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                               |                3 |             15 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                               |                3 |             15 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                               |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    |                                                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                              |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                                                              |                2 |             17 |         8.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0                                                                                                                                         |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                                              |                2 |             17 |         8.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                                                     |                                                                                                                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                       |                3 |             19 |         6.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                                       |                3 |             19 |         6.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[40]_i_1_n_0                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                          |                6 |             20 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[5]_i_1_n_0                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                    |                4 |             20 |         5.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[8].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                          |                6 |             21 |         3.50 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/clock_gater_1/aclk_BUFGCE |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/mul_block[1].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                                             |                6 |             21 |         3.50 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/clock_gater_1/aclk_BUFGCE |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/mul_block[0].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                                             |                4 |             21 |         5.25 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/clock_gater_1/aclk_BUFGCE |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/mul_block[2].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                                             |                4 |             21 |         5.25 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/mul_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                             |                6 |             21 |         3.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/mul_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                             |                6 |             21 |         3.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/mul_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                             |                5 |             21 |         4.20 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[7].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                          |                6 |             21 |         3.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[4].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                          |                5 |             21 |         4.20 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[6].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                          |                6 |             21 |         3.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[5].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                          |                4 |             21 |         5.25 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[1].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                          |                6 |             21 |         3.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[0].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                          |                4 |             21 |         5.25 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[2].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                          |                4 |             21 |         5.25 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_block[3].mul_inst/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[2]                                                                                          |                5 |             21 |         4.20 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                    |                3 |             22 |         7.33 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[7].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                 |                4 |             22 |         5.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                    |                5 |             22 |         4.40 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[0].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                 |                3 |             22 |         7.33 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[3].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                 |                3 |             22 |         7.33 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                    |                5 |             22 |         4.40 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                    |                2 |             22 |        11.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[1].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                 |                3 |             22 |         7.33 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                    |                3 |             22 |         7.33 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                    |                2 |             22 |        11.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[6].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                 |                4 |             22 |         5.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[8].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                 |                3 |             22 |         7.33 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[5].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                 |                3 |             22 |         7.33 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[4].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                 |                4 |             22 |         5.50 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_block[2].add_inst/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/Q[2]                                                                 |                3 |             22 |         7.33 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]                                                           |                5 |             23 |         4.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                9 |             23 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                9 |             23 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |               10 |             23 |         2.30 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]                                                           |                6 |             23 |         3.83 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]                                                           |                5 |             23 |         4.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                    |                7 |             23 |         3.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                9 |             23 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/mixer_tvalid                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               10 |             24 |         2.40 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/extractor/valid_extract                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               11 |             24 |         2.18 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/extractor/mul_valid                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/extractor/calMant_valid                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                9 |             27 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                        |                5 |             28 |         5.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                                                                                                                                                              |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                              |                                                                                                                                                                                                                                                                                                              |                7 |             28 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                                                                                                                                                              |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                              |                                                                                                                                                                                                                                                                                                              |                5 |             28 |         5.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               11 |             28 |         2.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          |                                                                                                                                                                                                                                                                                                              |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          |                                                                                                                                                                                                                                                                                                              |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                |                                                                                                                                                                                                                                                                                                              |                8 |             29 |         3.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                |                                                                                                                                                                                                                                                                                                              |               10 |             29 |         2.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                7 |             30 |         4.29 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/add_1/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/odd_valid                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/half_valid                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/odd_valid                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/half_valid                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_3[0]                                                                                                                                    | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_2[0]                                                                                                                                    | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_1[0]                                                                                                                                    | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                    | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/mixer/index0                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_3[0]                                                                                                                                    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_2[0]                                                                                                                                    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_1[0]                                                                                                                                    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/add_1/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/add_1/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/half_valid                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/odd_valid                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/add_2/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                9 |             33 |         3.67 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/add_2/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               10 |             33 |         3.30 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/div/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                7 |             33 |         4.71 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/div/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |                8 |             33 |         4.12 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/floor_valid                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               12 |             33 |         2.75 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/floor_valid                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               11 |             33 |         3.00 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/add_2/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               14 |             33 |         2.36 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/floor_valid                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               12 |             33 |         2.75 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/div/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               10 |             33 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                              |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                                                     | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                     |               10 |             34 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                              |                5 |             34 |         6.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                |                                                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  |                                                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                |                                                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  |                                                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                              |                9 |             35 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                              |                6 |             35 |         5.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                              |                6 |             35 |         5.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               |                                                                                                                                                                                                                                                                                                              |               11 |             35 |         3.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                              |                9 |             35 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                              |               14 |             35 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               21 |             38 |         1.81 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               12 |             39 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               11 |             39 |         3.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                8 |             40 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/K[4][127]_i_1_n_0                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               16 |             40 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_mix/valid                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               12 |             40 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/E[0]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               16 |             40 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/mc_tvalid                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               10 |             40 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           |                                                                                                                                                                                                                                                                                                              |                3 |             40 |        13.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/valid                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               11 |             40 |         3.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                9 |             40 |         4.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |               18 |             46 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |               10 |             46 |         4.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                9 |             46 |         5.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |               10 |             46 |         4.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |               15 |             46 |         3.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                9 |             46 |         5.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |               13 |             46 |         3.54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |               18 |             46 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] |                                                                                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               20 |             56 |         2.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_mix/valid                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               23 |             64 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/CONNECT_LOGIC[3].F_valid_t_reg[4]__0                                                                                                                                      |                                                                                                                                                                                                                                                                                                              |               24 |             64 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/K[3][127]_i_1_n_0                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               31 |             64 |         2.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/E[0]                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               22 |             64 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[4].f_inst/u_sub/valid0                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               26 |             64 |         2.46 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[2].sawtooth_inst/mul_1/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               15 |             64 |         4.27 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[1].sawtooth_inst/mul_1/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               15 |             64 |         4.27 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/mul_1/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               24 |             64 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/mc_tvalid                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               23 |             64 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                                              |                5 |             66 |        13.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                8 |             68 |         8.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |               21 |             69 |         3.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |               24 |             69 |         2.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |               25 |             69 |         2.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |               21 |             69 |         3.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                    |               19 |             71 |         3.74 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/extractor/extract_valid                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               34 |             72 |         2.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_0[0]                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[255]_i_1__1_n_0                                                                                                                                                           |               20 |             73 |         3.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               18 |             73 |         4.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                               |               21 |             73 |         3.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               21 |             73 |         3.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               25 |             91 |         3.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               25 |             91 |         3.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               29 |             91 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               24 |             91 |         3.79 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/extract_tvalid                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               43 |             93 |         2.16 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/extractor/assign_valid                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               40 |             93 |         2.33 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/E[0]                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               40 |             93 |         2.33 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/x_next00_n_0                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               22 |             96 |         4.36 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_controller/sbox_gen_trigger_reg_0[0]                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               41 |             96 |         2.34 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/saw_start_pulse                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               21 |             96 |         4.57 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_tvalid[2]                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               21 |             99 |         4.71 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_sbox_gen/extractor/calE_valid                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               32 |            102 |         3.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/F_valid[3]                                                                                                                                          |                                                                                                                                                                                                                                                                                                              |               30 |            104 |         3.47 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               26 |            104 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/CONNECT_LOGIC[2].F_valid_t_reg[3]__0                                                                                                                                      |                                                                                                                                                                                                                                                                                                              |               53 |            128 |         2.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/CONNECT_LOGIC[0].F_valid_t_reg[1]__0                                                                                                                                      |                                                                                                                                                                                                                                                                                                              |               42 |            128 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/CONNECT_LOGIC[1].F_valid_t_reg[2]__0                                                                                                                                      |                                                                                                                                                                                                                                                                                                              |               47 |            128 |         2.72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/valid0                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               45 |            128 |         2.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[3].f_inst/u_sub/E[0]                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               51 |            128 |         2.51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/K                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               49 |            128 |         2.61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/K[1][127]_i_1_n_0                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               48 |            128 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/K[2][127]_i_1_n_0                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               55 |            128 |         2.33 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/mul_start_pulse                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               38 |            128 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/valid0                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               45 |            128 |         2.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/mc_tvalid                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               40 |            128 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/E[0]                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               49 |            128 |         2.61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_sub/valid0                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               40 |            128 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_mix/valid                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               48 |            128 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/E[0]                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               41 |            128 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/u_sub/valid0                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               35 |            128 |         3.66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/mc_tvalid                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               35 |            128 |         3.66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_mix/valid                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               48 |            128 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/u_mix/valid                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               49 |            128 |         2.61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/E[0]                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               48 |            128 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/u_sub/valid0                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               43 |            128 |         2.98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/mc_tvalid                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               33 |            128 |         3.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/key_in[127]_i_1_n_0                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               31 |            128 |         4.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_key_gen/u_sub/E[0]                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               39 |            128 |         3.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/F_valid_t_reg[0]__0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                              |               47 |            128 |         2.72 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/sawtooth_block[0].sawtooth_inst/sawtooth_valid_reg_0[0]                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               57 |            192 |         3.37 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/_inferred__0/i__n_0                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               36 |            192 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[2].f_inst/F_valid[2]                                                                                                                                          |                                                                                                                                                                                                                                                                                                              |               62 |            192 |         3.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               90 |            235 |         2.61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/encr_tvalid                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               92 |            256 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[1].f_inst/F_valid[1]                                                                                                                                          |                                                                                                                                                                                                                                                                                                              |               69 |            256 |         3.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_encryptor/feistel_encrypt_u/ROUND_LOGIC[0].f_inst/F_valid[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                              |               80 |            256 |         3.20 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               62 |            260 |         4.19 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       |                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               91 |            281 |         3.09 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/clock_gater_1/aclk_BUFGCE |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                              |               49 |            294 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_controller/E[0]                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               42 |            296 |         7.05 |
|  design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_bufgce_0                       | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_controller/sbox_gen_trigger                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               78 |            321 |         4.12 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_u/add_tvalid[0]_i_1_n_0                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |               91 |            384 |         4.22 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     | design_1_i/chaos_crypto_engine_0/inst/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/affine_transform_tvalid                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                            |              105 |            480 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                            |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                              |              421 |           2932 |         6.96 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk3                     |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                              |              420 |           3567 |         8.49 |
|  design_1_i/chaos_crypto_engine_0/chaos_crypto_engine_v1_0_S00_AXI_inst/crypto_engine_core_inst/u_prng/gated_clk2                     |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                              |              671 |           4985 |         7.43 |
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


