INFO: [VRFC 10-2263] Analyzing Verilog file "/home/atuser/git/CMPE260/proj1/proj1.sim/sim_1/impl/timing/xsim/mips_tb_b_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module ExecuteStage
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-311] analyzing module InstructionFetch
INFO: [VRFC 10-311] analyzing module MemoryStage
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WritebackStage
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module glbl
