#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Apr  7 16:46:19 2016
# Process ID: 29615
# Current directory: /home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/impl_1
# Command line: vivado -log tamu_ctp7_v7.vdi -applog -messageDb vivado.pb -mode batch -source tamu_ctp7_v7.tcl -notrace
# Log file: /home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/impl_1/tamu_ctp7_v7.vdi
# Journal file: /home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source tamu_ctp7_v7.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/ila_4p8g_synth_1/ila_4p8g.dcp' for cell 'i_io_link_4p8g_demo_ctrl/i_ila_4p8g'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/vio_4p8g_synth_1/vio_4p8g.dcp' for cell 'i_io_link_4p8g_demo_ctrl/i_vio_4p8g'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/ila_tx_rx_3p2g_synth_1/ila_tx_rx_3p2g.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/gen_ila.i_ila_tx_rx_3p2g'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_capture_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_playback_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp' for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx'
INFO: [Netlist 29-17] Analyzing 2023 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2291.582 ; gain = 547.016 ; free physical = 7480 ; free virtual = 13508
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/ila_4p8g/ip/ila_4p8g/ila_v6_0/constraints/ila.xdc] for cell 'i_io_link_4p8g_demo_ctrl/i_ila_4p8g'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/ila_4p8g/ip/ila_4p8g/ila_v6_0/constraints/ila.xdc] for cell 'i_io_link_4p8g_demo_ctrl/i_ila_4p8g'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/vio_4p8g/ip/vio_4p8g/vio_4p8g.xdc] for cell 'i_io_link_4p8g_demo_ctrl/i_vio_4p8g'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/vio_4p8g/ip/vio_4p8g/vio_4p8g.xdc] for cell 'i_io_link_4p8g_demo_ctrl/i_vio_4p8g'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/ila_tx_rx_3p2g/ip/ila_tx_rx_3p2g/ila_v6_0/constraints/ila.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/gen_ila.i_ila_tx_rx_3p2g'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/ila_tx_rx_3p2g/ip/ila_tx_rx_3p2g/ila_v6_0/constraints/ila.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/gen_ila.i_ila_tx_rx_3p2g'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/constrs_1/imports/new/constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_200_diff_in_clk_p' already exists, overwriting the previous clock with the same name. [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/constrs_1/imports/new/constraints.xdc:8]
INFO: [Timing 38-2] Deriving generated clocks [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/constrs_1/imports/new/constraints.xdc:387]
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/ila_4p8g_synth_1/ila_4p8g.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/vio_4p8g_synth_1/vio_4p8g.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/ila_tx_rx_3p2g_synth_1/ila_tx_rx_3p2g.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/playback_capture_ram_synth_1/playback_capture_ram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/fifo_cdc_18b_synth_1/fifo_cdc_18b.dcp'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_rx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[0].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[1].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[6].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[7].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[8].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[9].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[10].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[11].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[2].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[3].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[4].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
Finished Parsing XDC File [/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.srcs/fifo_cdc_18b/ip/fifo_cdc_18b/fifo_cdc_18b/fifo_cdc_18b_clocks.xdc] for cell 'i_io_link_3p2g_demo_ctrl/gen_io_link_3p2g_demo[5].i_io_link_3p2g_demo/i_fifo_cdc_18b_tx/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 196 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 112 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 80 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances

link_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:16 . Memory (MB): peak = 2436.543 ; gain = 1516.984 ; free physical = 7417 ; free virtual = 13359
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in 23 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2508.578 ; gain = 64.031 ; free physical = 7417 ; free virtual = 13360
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.cache/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/evka/code/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2508.578 ; gain = 0.000 ; free physical = 7378 ; free virtual = 13344
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1e195193c

Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 2508.578 ; gain = 0.000 ; free physical = 7378 ; free virtual = 13344
Implement Debug Cores | Checksum: 141a73b5f

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 27 inverter(s) to 169 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 164bbe081

Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 2508.578 ; gain = 0.000 ; free physical = 7373 ; free virtual = 13339

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 17 load pin(s).
INFO: [Opt 31-10] Eliminated 2237 cells.
Phase 3 Constant Propagation | Checksum: 18b9fe689

Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 2508.578 ; gain = 0.000 ; free physical = 7371 ; free virtual = 13337

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 12551 unconnected nets.
INFO: [Opt 31-140] Inserted 20 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 3955 unconnected cells.
Phase 4 Sweep | Checksum: 167b77388

Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 2508.578 ; gain = 0.000 ; free physical = 7370 ; free virtual = 13337

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2508.578 ; gain = 0.000 ; free physical = 7370 ; free virtual = 13337
Ending Logic Optimization Task | Checksum: 167b77388

Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 2508.578 ; gain = 0.000 ; free physical = 7370 ; free virtual = 13337

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 45 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 12 Total Ports: 90
Ending PowerOpt Patch Enables Task | Checksum: 1e3b6cba0

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7077 ; free virtual = 13048
Ending Power Optimization Task | Checksum: 1e3b6cba0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2864.684 ; gain = 356.105 ; free physical = 7077 ; free virtual = 13048
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:56 . Memory (MB): peak = 2864.684 ; gain = 428.141 ; free physical = 7077 ; free virtual = 13048
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7071 ; free virtual = 13048
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7063 ; free virtual = 13045
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/impl_1/tamu_ctp7_v7_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7057 ; free virtual = 13041
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in 23 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][5]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][6]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[13] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][8]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][0]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][1]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][2]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7054 ; free virtual = 13039
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7050 ; free virtual = 13035

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 3dc82d5c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7050 ; free virtual = 13035
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 3dc82d5c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:52 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7055 ; free virtual = 13044

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 3dc82d5c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:52 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7055 ; free virtual = 13044

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 78c1b58e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:52 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7055 ; free virtual = 13044
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b4fbbe28

Time (s): cpu = 00:00:56 ; elapsed = 00:00:52 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7055 ; free virtual = 13044

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1bb2d5fd5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7053 ; free virtual = 13044
Phase 1.2.1 Place Init Design | Checksum: 1492fa76f

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7053 ; free virtual = 13045
Phase 1.2 Build Placer Netlist Model | Checksum: 1492fa76f

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7053 ; free virtual = 13045

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1492fa76f

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7053 ; free virtual = 13045
Phase 1.3 Constrain Clocks/Macros | Checksum: 1492fa76f

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7053 ; free virtual = 13045
Phase 1 Placer Initialization | Checksum: 1492fa76f

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2864.684 ; gain = 0.000 ; free physical = 7051 ; free virtual = 13044

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12ca26364

Time (s): cpu = 00:02:25 ; elapsed = 00:01:35 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7064 ; free virtual = 13058

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1951ff3ad

Time (s): cpu = 00:02:25 ; elapsed = 00:01:35 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7064 ; free virtual = 13058

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 192ef2a51

Time (s): cpu = 00:02:49 ; elapsed = 00:01:46 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7076 ; free virtual = 13070

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16d720af2

Time (s): cpu = 00:02:50 ; elapsed = 00:01:47 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7070 ; free virtual = 13064

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 16d720af2

Time (s): cpu = 00:02:50 ; elapsed = 00:01:47 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7070 ; free virtual = 13064

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d5934d23

Time (s): cpu = 00:02:57 ; elapsed = 00:01:50 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7074 ; free virtual = 13068

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d5934d23

Time (s): cpu = 00:02:57 ; elapsed = 00:01:50 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7074 ; free virtual = 13067

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 13fb7cf47

Time (s): cpu = 00:03:13 ; elapsed = 00:02:05 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7028 ; free virtual = 13022
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 13fb7cf47

Time (s): cpu = 00:03:13 ; elapsed = 00:02:05 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7033 ; free virtual = 13028

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 13fb7cf47

Time (s): cpu = 00:03:14 ; elapsed = 00:02:06 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7033 ; free virtual = 13027

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 13fb7cf47

Time (s): cpu = 00:03:14 ; elapsed = 00:02:06 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7030 ; free virtual = 13025
Phase 3.7 Small Shape Detail Placement | Checksum: 13fb7cf47

Time (s): cpu = 00:03:14 ; elapsed = 00:02:06 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7030 ; free virtual = 13025

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a37bf6b0

Time (s): cpu = 00:03:15 ; elapsed = 00:02:08 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7028 ; free virtual = 13023
Phase 3 Detail Placement | Checksum: 1a37bf6b0

Time (s): cpu = 00:03:16 ; elapsed = 00:02:08 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7029 ; free virtual = 13023

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 246fb4fd6

Time (s): cpu = 00:03:34 ; elapsed = 00:02:12 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7025 ; free virtual = 13019

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 246fb4fd6

Time (s): cpu = 00:03:35 ; elapsed = 00:02:12 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7025 ; free virtual = 13020

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 246fb4fd6

Time (s): cpu = 00:03:35 ; elapsed = 00:02:13 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7025 ; free virtual = 13020

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 299754ae8

Time (s): cpu = 00:03:35 ; elapsed = 00:02:13 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7025 ; free virtual = 13020
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 299754ae8

Time (s): cpu = 00:03:35 ; elapsed = 00:02:13 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7025 ; free virtual = 13020
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 299754ae8

Time (s): cpu = 00:03:36 ; elapsed = 00:02:13 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7020 ; free virtual = 13015

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1294db506

Time (s): cpu = 00:03:37 ; elapsed = 00:02:14 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7021 ; free virtual = 13015
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.556. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1294db506

Time (s): cpu = 00:03:37 ; elapsed = 00:02:15 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7021 ; free virtual = 13015
Phase 4.1.3 Post Placement Optimization | Checksum: 1294db506

Time (s): cpu = 00:03:37 ; elapsed = 00:02:15 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7020 ; free virtual = 13015
Phase 4.1 Post Commit Optimization | Checksum: 1294db506

Time (s): cpu = 00:03:37 ; elapsed = 00:02:15 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7020 ; free virtual = 13015

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1294db506

Time (s): cpu = 00:03:38 ; elapsed = 00:02:15 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7021 ; free virtual = 13016

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1294db506

Time (s): cpu = 00:03:38 ; elapsed = 00:02:16 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7021 ; free virtual = 13016

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1294db506

Time (s): cpu = 00:03:38 ; elapsed = 00:02:16 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7020 ; free virtual = 13014
Phase 4.4 Placer Reporting | Checksum: 1294db506

Time (s): cpu = 00:03:38 ; elapsed = 00:02:16 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7019 ; free virtual = 13014

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 9b26c08a

Time (s): cpu = 00:03:39 ; elapsed = 00:02:16 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7018 ; free virtual = 13013
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9b26c08a

Time (s): cpu = 00:03:39 ; elapsed = 00:02:17 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7018 ; free virtual = 13012
Ending Placer Task | Checksum: 9059551a

Time (s): cpu = 00:03:39 ; elapsed = 00:02:17 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7017 ; free virtual = 13011
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:45 ; elapsed = 00:02:23 . Memory (MB): peak = 2892.734 ; gain = 28.051 ; free physical = 7017 ; free virtual = 13011
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2892.734 ; gain = 0.000 ; free physical = 6941 ; free virtual = 12999
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2892.734 ; gain = 0.000 ; free physical = 7004 ; free virtual = 13013
report_io: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2892.734 ; gain = 0.000 ; free physical = 7003 ; free virtual = 13012
report_utilization: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2892.734 ; gain = 0.000 ; free physical = 7002 ; free virtual = 13012
report_control_sets: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2892.734 ; gain = 0.000 ; free physical = 7002 ; free virtual = 13012
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in 23 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 36ac4320 ConstDB: 0 ShapeSum: 59ad11fa RouteDB: 0

Phase 1 Build RT Design
Using Offlined NodeGraph Builder
Phase 1 Build RT Design | Checksum: 12047023a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 3153.773 ; gain = 261.039 ; free physical = 6670 ; free virtual = 12685

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12047023a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 3153.773 ; gain = 261.039 ; free physical = 6671 ; free virtual = 12686

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12047023a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 3183.512 ; gain = 290.777 ; free physical = 6617 ; free virtual = 12634
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ec088fd0

Time (s): cpu = 00:01:39 ; elapsed = 00:00:50 . Memory (MB): peak = 3308.090 ; gain = 415.355 ; free physical = 6478 ; free virtual = 12496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.662  | TNS=0.000  | WHS=-0.415 | THS=-2093.173|

Phase 2 Router Initialization | Checksum: 7e62761e

Time (s): cpu = 00:01:53 ; elapsed = 00:00:53 . Memory (MB): peak = 3308.090 ; gain = 415.355 ; free physical = 6479 ; free virtual = 12496

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 214c3141a

Time (s): cpu = 00:04:20 ; elapsed = 00:01:19 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5978 ; free virtual = 11996

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3297
 Number of Nodes with overlaps = 270
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 296039624

Time (s): cpu = 00:05:00 ; elapsed = 00:01:29 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5970 ; free virtual = 11987
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.812  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18455facf

Time (s): cpu = 00:05:01 ; elapsed = 00:01:29 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5970 ; free virtual = 11987
Phase 4 Rip-up And Reroute | Checksum: 18455facf

Time (s): cpu = 00:05:01 ; elapsed = 00:01:29 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5970 ; free virtual = 11987

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15f74edd3

Time (s): cpu = 00:05:05 ; elapsed = 00:01:30 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5970 ; free virtual = 11988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.812  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15f74edd3

Time (s): cpu = 00:05:05 ; elapsed = 00:01:30 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5970 ; free virtual = 11988

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15f74edd3

Time (s): cpu = 00:05:05 ; elapsed = 00:01:30 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5971 ; free virtual = 11988
Phase 5 Delay and Skew Optimization | Checksum: 15f74edd3

Time (s): cpu = 00:05:05 ; elapsed = 00:01:30 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5971 ; free virtual = 11988

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: c8e309e8

Time (s): cpu = 00:05:11 ; elapsed = 00:01:32 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5972 ; free virtual = 11990
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.812  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 138d0757c

Time (s): cpu = 00:05:11 ; elapsed = 00:01:32 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5972 ; free virtual = 11990

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.96114 %
  Global Horizontal Routing Utilization  = 1.20226 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a1793ae5

Time (s): cpu = 00:05:12 ; elapsed = 00:01:33 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5973 ; free virtual = 11990

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a1793ae5

Time (s): cpu = 00:05:12 ; elapsed = 00:01:33 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5973 ; free virtual = 11990

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17521590a

Time (s): cpu = 00:05:15 ; elapsed = 00:01:36 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5972 ; free virtual = 11990

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.812  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17521590a

Time (s): cpu = 00:05:15 ; elapsed = 00:01:36 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5972 ; free virtual = 11990
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:15 ; elapsed = 00:01:36 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5972 ; free virtual = 11990

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
170 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:21 ; elapsed = 00:01:43 . Memory (MB): peak = 3786.074 ; gain = 893.340 ; free physical = 5972 ; free virtual = 11990
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3818.090 ; gain = 0.000 ; free physical = 5893 ; free virtual = 11989
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3818.094 ; gain = 32.020 ; free physical = 5949 ; free virtual = 11984
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/evka/code/tamu_ctp7_v7/tamu_ctp7_v7.runs/impl_1/tamu_ctp7_v7_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3850.105 ; gain = 32.012 ; free physical = 5940 ; free virtual = 11976
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3850.105 ; gain = 0.000 ; free physical = 5927 ; free virtual = 11975
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3850.105 ; gain = 0.000 ; free physical = 5917 ; free virtual = 11966
INFO: [Common 17-206] Exiting Vivado at Thu Apr  7 16:54:26 2016...
