CONFIG_PPC=y
CONFIG_SYS_FSL_SRIO_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_SRIO_OFFSET)"
CONFIG_CMD_FAT=y
CONFIG_SYS_BOOT_GET_CMDLINE=y
CONFIG_PHY_REALTEK=y
CONFIG_SYS_MPC85xx_IFC_OFFSET=0x124000
CONFIG_BOOTM_NETBSD=y
CONFIG_SYS_PCIE3_IO_VIRT=0xf8020000
CONFIG_SYS_SFP_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_SFP_OFFSET)"
CONFIG_BOARD_EARLY_INIT_F=y
CONFIG_BOARD_EARLY_INIT_R=y
CONFIG_HARD_I2C=y
CONFIG_SYS_CLK_FREQ="get_board_sys_clk(0)"
CONFIG_SYS_PCIE2_MEM_PHYS=0xa0000000
CONFIG_SYS_FLASH_BR_PRELIM="(BR_PHYS_ADDR((CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000)) | BR_PS_16 | BR_V)"
CONFIG_CMD_ITEST=y
CONFIG_SYS_BR3_PRELIM="CONFIG_SYS_FPGA_BR_PRELIM"
CONFIG_SYS_MPC85xx_USB_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB_OFFSET)"
CONFIG_CMD_EDITENV=y
CONFIG_CMD_SETEXPR=y
CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV2=0x11
CONFIG_L1_INIT_RAM=y
CONFIG_SYS_MPC85xx_ESPI_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ESPI_OFFSET)"
CONFIG_SYS_FSL_FM2_RX3_1G_OFFSET=0x58b000
CONFIG_CMD_CRC32=y
CONFIG_SYS_MPC85xx_CPM_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_CPM_OFFSET)"
CONFIG_SYS_LONGHELP=y
CONFIG_SYS_LBC_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_LBC_OFFSET)"
CONFIG_SYS_MPC85xx_USB_OFFSET="CONFIG_SYS_MPC85xx_USB1_OFFSET"
CONFIG_SYS_LOAD_ADDR=0x2000000
CONFIG_SYS_FSL_NUM_LAWS=32
CONFIG_SYS_FM1_DTSEC1_PHY_ADDR=0x1
CONFIG_CMD_XIMG=y
CONFIG_SHA1=y
CONFIG_SYS_FSL_PCIE_COMPAT="fsl,qoriq-pcie-v2.2"
CONFIG_SYS_NUM_ADDR_MAP=64
CONFIG_BOOTDELAY=3
CONFIG_SYS_MPC85xx_ESPI_OFFSET=0x110000
CONFIG_SYS_QE_FMAN_FW_ADDR=0xe9f40000
CONFIG_SYS_HELP_CMD_WIDTH=8
CONFIG_SYS_MPC85xx_GUTS_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_GUTS_OFFSET)"
CONFIG_SYS_MPC85xx_DMA_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_DMA_OFFSET)"
CONFIG_SYS_FSL_ERRATUM_DDR_A003=y
CONFIG_SYS_FSL_ERRATUM_USB138=y
CONFIG_FSL_LAW=y
CONFIG_FS_FAT=y
CONFIG_BOOTM_RTEMS=y
CONFIG_SYS_CBSIZE=256
CONFIG_FSL_LBC=y
CONFIG_SYS_MONITOR_LEN="(512 * 1024)"
CONFIG_MD5=y
CONFIG_BOOTM_LINUX=y
CONFIG_SYS_INIT_L3_END="(CONFIG_SYS_INIT_L3_ADDR + CONFIG_SYS_L3_SIZE)"
CONFIG_PPC_P2041=y
CONFIG_CMD_CONSOLE=y
CONFIG_SYS_FLASH_BASE_PHYS="0xfe0000000ull"
CONFIG_SYS_NUM_TLBCAMS=64
CONFIG_SYS_CPU="mpc85xx"
CONFIG_SYS_NUM_FM1_10GEC=0
CONFIG_MII=y
CONFIG_SYS_MPC85xx_DMA_OFFSET="CONFIG_SYS_MPC85xx_DMA1_OFFSET"
CONFIG_SYS_MPC85xx_SERDES1_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SERDES1_OFFSET)"
CONFIG_CMD_REGINFO=y
CONFIG_SYS_CACHELINE_SIZE="L1_CACHE_BYTES"
CONFIG_MMC=y
CONFIG_SYS_CCSRBAR_PHYS="((CONFIG_SYS_CCSRBAR_PHYS_HIGH * 1ull) << 32 | CONFIG_SYS_CCSRBAR_PHYS_LOW)"
CONFIG_SYS_FPGA_OR_PRELIM="0xFF000F85ull"
CONFIG_SYS_FSL_FM1_RX0_10G_OFFSET=0x490000
CONFIG_SYS_FSL_BMAN_OFFSET=0x31a000
CONFIG_SYS_MPC85xx_USB1_PHY_OFFSET=0x214000
CONFIG_ROOTPATH="/opt/nfsroot"
CONFIG_BTB=y
CONFIG_SYS_FSL_FM1_DTSEC1_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_FM1_DTSEC1_OFFSET)"
CONFIG_SYS_DCSRBAR=0xf0000000
CONFIG_HAS_POST=y
CONFIG_SYS_MPC8xxx_DDR2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC8xxx_DDR2_OFFSET)"
CONFIG_SYS_DPAA_RMAN=y
CONFIG_CMD_MISC=y
CONFIG_SYS_QMAN_MEM_SIZE=0x00200000
CONFIG_FIT=y
CONFIG_SYS_MPC85xx_ECM_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ECM_OFFSET)"
CONFIG_SYS_GBL_DATA_OFFSET="(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)"
CONFIG_SYS_MPC85xx_PCIX_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIX_OFFSET)"
CONFIG_P2041RDB=y
CONFIG_SYS_FSL_CPC=y
CONFIG_PHY_GIGE=y
CONFIG_MISC_INIT_R=y
CONFIG_SYS_FSL_ERRATUM_A004849=y
CONFIG_ENV_OFFSET="(CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE)"
CONFIG_BPTR_VIRT_ADDR=0xfffff000
CONFIG_ENV_OVERWRITE=y
CONFIG_CMD_NET=y
CONFIG_SYS_SNVS_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_SNVS_OFFSET)"
CONFIG_SYS_BR2_PRELIM="CONFIG_SYS_PLD_BR_PRELIM"
CONFIG_CMD_NFS=y
CONFIG_SYS_MPC85xx_PCIX2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIX2_OFFSET)"
CONFIG_ENV_SIZE=0x2000
CONFIG_SYS_NUM_FMAN=y
CONFIG_FSL_I2C=y
CONFIG_SYS_PCIE2_IO_SIZE=0x00010000
CONFIG_SYS_IMMR="CONFIG_SYS_CCSRBAR"
CONFIG_SYS_NUM_CPC="CONFIG_NUM_DDR_CONTROLLERS"
CONFIG_CMD_PING=y
CONFIG_SYS_PCIE3_MEM_SIZE=0x20000000
CONFIG_SYS_BOOK3E_HV=y
CONFIG_CMD_GREPENV=y
CONFIG_FSL_ELBC=y
CONFIG_BOOKE=y
CONFIG_SYS_MPC85xx_L2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_L2_OFFSET)"
CONFIG_SYS_MALLOC_LEN="(1024 * 1024)"
CONFIG_SYS_MPC85xx_GPIO_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_GPIO_OFFSET)"
CONFIG_SYS_OR3_PRELIM="CONFIG_SYS_FPGA_OR_PRELIM"
CONFIG_SYS_MPC85xx_SERDES2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SERDES2_OFFSET)"
CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY=0xf0000000
CONFIG_SYS_MPC85xx_DMA2_OFFSET=0x101000
CONFIG_SYS_BMAN_MEM_SIZE=0x00200000
CONFIG_SYS_I2C_SPEED=400000
CONFIG_SYS_FSL_SRIO_MAX_PORTS=0
CONFIG_PCIE2=y
CONFIG_PCIE3=y
CONFIG_SYS_PCIE2_IO_VIRT=0xf8010000
CONFIG_SYS_TBIPA_VALUE=8
CONFIG_SYS_BOOTM_LEN="(64 << 20)"
CONFIG_SYS_FLASH_BANKS_LIST="{CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000}"
CONFIG_SYS_PCIE3_MEM_VIRT=0xc0000000
CONFIG_SYS_TEXT_BASE=0xe9f80000
CONFIG_SYS_FSL_ERRATUM_DDR_A003474=y
CONFIG_SYS_FSL_FM1_RX5_1G_OFFSET=0x48d000
CONFIG_CMD_FLASH=y
CONFIG_CMD_SAVEENV=y
CONFIG_ENV_SECT_SIZE=0x20000
CONFIG_SYS_NS16550_SERIAL=y
CONFIG_I2C_MULTI_BUS=y
CONFIG_IDE_SWAP_IO=y
CONFIG_SYS_FSL_CORENET_CCM_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_CCM_OFFSET)"
CONFIG_SYS_MPC85xx_SATA2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SATA2_OFFSET)"
CONFIG_SYS_FSL_SEC_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_SEC_OFFSET)"
CONFIG_SYS_PCI1_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCI1_OFFSET)"
CONFIG_SYS_FSL_FM2_RX0_1G_OFFSET=0x588000
CONFIG_SYS_FSL_CORENET_SERDES2_OFFSET=0xEB000
CONFIG_SYS_CCSRBAR_PHYS_LOW="CONFIG_SYS_CCSRBAR_DEFAULT"
CONFIG_POST_STD_LIST=y
CONFIG_ENV_ADDR="(CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)"
CONFIG_SYS_MPC85xx_SATA1_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SATA1_OFFSET)"
CONFIG_SYS_DDR_SDRAM_BASE=0x00000000
CONFIG_SYS_FSL_FM2_RX2_1G_OFFSET=0x58a000
CONFIG_SYS_FSL_FM2_RX1_10G_OFFSET=0x591000
CONFIG_BOOTARGS="root=/dev/mmcblk0p2 rw ip=off rootfstype=ext3 rootdelay=5 console=ttyS0,115200"
CONFIG_SYS_FSL_FM1_RX3_1G_OFFSET=0x48b000
CONFIG_SYS_FSL_JR0_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_JR0_OFFSET)"
CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV=0x10
CONFIG_SYS_I2C_OFFSET=0x118000
CONFIG_CMD_MEMORY=y
CONFIG_SYS_MAXARGS=16
CONFIG_SYS_FSL_ERRATUM_A004510=y
CONFIG_CMD_RUN=y
CONFIG_SYS_I2C_RTC_ADDR=0x68
CONFIG_SYS_PBSIZE="(CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT)+16)"
CONFIG_SYS_PCIE2_MEM_SIZE=0x08000000
CONFIG_SYS_FSL_SEC_COMPAT=4
CONFIG_CHIP_SELECTS_PER_CTRL=4
CONFIG_BOARDDIR="board/freescale/cxo160"
CONFIG_SYS_FSL_ERRATUM_SRIO_A004034=y
CONFIG_PPC_SPINTABLE_COMPATIBLE=y
CONFIG_SYS_FSL_FM2_OFFSET=0x500000
CONFIG_SYS_FSL_SRIO_IB_WIN_NUM=5
CONFIG_SYS_FSL_FM1_RX1_1G_OFFSET=0x489000
CONFIG_AUTOBOOT_PROMPT=""Write 'stop' to abort autoboot in %d seconds\n",CONFIG_BOOTDELAY"
CONFIG_OF_LIBFDT=y
CONFIG_SYS_FSL_CORENET_PME_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_PME_OFFSET)"
CONFIG_SYS_FSL_CORENET_RCPM_OFFSET=0xE2000
CONFIG_SYS_FSL_QMAN_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_QMAN_OFFSET)"
CONFIG_SYS_OR2_PRELIM="CONFIG_SYS_PLD_OR_PRELIM"
CONFIG_SYS_PCIE2_MEM_VIRT=0xa0000000
CONFIG_PHYLIB=y
CONFIG_LOADS_ECHO=y
CONFIG_SYS_MPC85xx_USB2_OFFSET=0x211000
CONFIG_CMDLINE_EDITING=y
CONFIG_FLASH_CFI_DRIVER=y
CONFIG_SYS_PCI2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCI2_OFFSET)"
CONFIG_SYS_MPC85xx_DMA1_OFFSET=0x100000
CONFIG_SYS_QMAN_MEM_PHYS="0xff4200000ull"
CONFIG_SYS_DPAA_PME=y
CONFIG_PHYS_64BIT=y
CONFIG_CMD_EXT2=y
CONFIG_BOOTCOMMAND="CONFIG_SDBOOT"
CONFIG_OF_STDOUT_VIA_ALIAS=y
CONFIG_BACKSIDE_L2_CACHE=y
CONFIG_E500MC=y
CONFIG_SYS_MPC85xx_PCIE4_OFFSET=0x203000
CONFIG_SYS_INIT_L3_ADDR="CONFIG_RAMBOOT_TEXT_BASE"
CONFIG_CMD_SETGETDCR=y
CONFIG_FSL_PCI_INIT=y
CONFIG_SYS_BOOT_RAMDISK_HIGH=y
CONFIG_SYS_PLD_OR_PRELIM="0xFF000F85ull"
CONFIG_SYS_SFP_OFFSET=0xE8000
CONFIG_SYS_MPC85xx_GUTS_OFFSET=0xE0000
CONFIG_ZLIB=y
CONFIG_LOADADDR=1000000
CONFIG_SYS_MPC85xx_USB2_PHY_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB2_PHY_OFFSET)"
CONFIG_SYS_MPC85xx_LBC_OFFSET=0x124000
CONFIG_SYS_DCSRBAR_PHYS="0xf00000000ull"
CONFIG_SYS_FSL_FM1_RX1_10G_OFFSET=0x491000
CONFIG_SYS_QMAN_MEM_BASE=0xf4200000
CONFIG_SYS_FPGA_BR_PRELIM="0xE1000801ull"
CONFIG_SYS_INIT_RAM_ADDR_PHYS="((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)"
CONFIG_ETHPRIME="FM1@DTSEC1"
CONFIG_CMD_GO=y
CONFIG_SYS_FLASH_WRITE_TOUT=500
CONFIG_FS_EXT4=y
CONFIG_SYS_FSL_CPC_ADDR="(CONFIG_SYS_CCSRBAR + CONFIG_SYS_FSL_CPC_OFFSET)"
CONFIG_SYS_CCSRBAR_PHYS_HIGH=0xf
CONFIG_SYS_MPC85xx_USB2_PHY_OFFSET=0x214100
CONFIG_CMD_BOOTD=y
CONFIG_CMD_BOOTM=y
CONFIG_SYS_SNVS_OFFSET=0x314000
CONFIG_SYS_BMAN_NUM_PORTALS=10
CONFIG_SYS_NS16550=y
CONFIG_SYS_ALT_MEMTEST=y
CONFIG_SYS_FSL_CORENET_PME_OFFSET=0x316000
CONFIG_SYS_FSL_ERRATUM_CPU_A003999=y
CONFIG_SYS_MPC85xx_ESDHC_OFFSET=0x114000
CONFIG_SYS_FSL_FM2_RX5_1G_OFFSET=0x58d000
CONFIG_SYS_FSL_NUM_CC_PLLS=2
CONFIG_SYS_BARGSIZE="CONFIG_SYS_CBSIZE"
CONFIG_AUTO_COMPLETE=y
CONFIG_MAX_MEM_MAPPED="((phys_size_t)2 << 30)"
CONFIG_PANIC_HANG=y
CONFIG_SYS_FM_MURAM_SIZE=0x28000
CONFIG_MP=y
CONFIG_SYS_PCIE3_IO_BUS=0x00000000
CONFIG_SYS_HZ=1000
CONFIG_SYS_I2C2_OFFSET=0x118100
CONFIG_SYS_NS16550_CLK="(get_bus_freq(0)/2)"
CONFIG_DOS_PARTITION=y
CONFIG_SYS_FSL_SEC_OFFSET=0x300000
CONFIG_GZIP=y
CONFIG_SYS_VENDOR="freescale"
CONFIG_SYS_FSL_CORENET_CLK_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_CLK_OFFSET)"
CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY=y
CONFIG_SYS_FSL_RAID_ENGINE_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_RAID_ENGINE_OFFSET)"
CONFIG_ADDR_MAP=y
CONFIG_SYS_LOADS_BAUD_CHANGE=y
CONFIG_SYS_FSL_THREADS_PER_CORE=y
CONFIG_BOOTSTAGE_USER_COUNT=20
CONFIG_CMD_FPGA=y
CONFIG_SYS_FSL_ESDHC_ADDR="CONFIG_SYS_MPC85xx_ESDHC_ADDR"
CONFIG_SYS_INIT_RAM_SIZE=0x00004000
CONFIG_SYS_MPC8xxx_DDR_OFFSET=0x8000
CONFIG_SYS_FSL_FM1_RX0_1G_OFFSET=0x488000
CONFIG_SYS_FSL_FM1_RX4_1G_OFFSET=0x48c000
CONFIG_SYS_BAUDRATE_TABLE="{300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}"
CONFIG_SYS_NS16550_COM1="(CONFIG_SYS_CCSRBAR+0x11C500)"
CONFIG_SYS_NS16550_COM2="(CONFIG_SYS_CCSRBAR+0x11C600)"
CONFIG_SYS_NS16550_COM3="(CONFIG_SYS_CCSRBAR+0x11D500)"
CONFIG_SYS_NS16550_COM4="(CONFIG_SYS_CCSRBAR+0x11D600)"
CONFIG_SYS_FSL_SRIO_OB_WIN_NUM=9
CONFIG_SYS_PCIE1_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE1_OFFSET)"
CONFIG_SYS_FSL_PAMU_OFFSET=0x20000
CONFIG_E500=y
CONFIG_PCI_SCAN_SHOW=y
CONFIG_SYS_BR0_PRELIM="CONFIG_SYS_FLASH_BR_PRELIM"
CONFIG_SYS_FSL_FM1_OFFSET=0x400000
CONFIG_SYS_IFC_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_IFC_OFFSET)"
CONFIG_FMAN_ENET=y
CONFIG_SYS_CCSRBAR_DEFAULT=0xfe000000
CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011=y
CONFIG_SYS_HUSH_PARSER=y
CONFIG_SYS_INIT_L3_ADDR_PHYS="(0xf00000000ull | CONFIG_RAMBOOT_TEXT_BASE)"
CONFIG_CMD_ERRATA=y
CONFIG_SYS_FSL_ERRATUM_ESDHC111=y
CONFIG_SYS_FSL_BMAN_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_BMAN_OFFSET)"
CONFIG_ENV_IS_IN_FLASH=y
CONFIG_SYS_INIT_RAM_LOCK=y
CONFIG_SYS_SDRAM_BASE="CONFIG_SYS_DDR_SDRAM_BASE"
CONFIG_SYS_MPC85xx_USB1_OFFSET=0x210000
CONFIG_SYS_FSL_FM1_RX2_1G_OFFSET=0x48a000
CONFIG_SYS_FSL_QORIQ_CHASSIS1=y
CONFIG_SYS_FSL_FM2_RX0_10G_OFFSET=0x590000
CONFIG_SYS_PCI_64BIT=y
CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW="CONFIG_SYS_INIT_RAM_ADDR"
CONFIG_SYS_FSL_FM2_RX1_1G_OFFSET=0x589000
CONFIG_SYS_PCIE3_IO_PHYS="0xff8020000ull"
CONFIG_SYS_MPC85xx_USB1_PHY_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB1_PHY_OFFSET)"
CONFIG_SYS_PCIE3_MEM_BUS=0xe0000000
CONFIG_CMD_DHCP=y
CONFIG_SDBOOT="mmcinfo; fatload mmc 0:1 1000000 $uImagefile;  fatload mmc 0:1 $fdtaddr $fdtfile;bootm $uImageaddr - $fdtaddr"
CONFIG_CMD_ECHO=y
CONFIG_GENERIC_MMC=y
CONFIG_SYS_INIT_SP_OFFSET="CONFIG_SYS_GBL_DATA_OFFSET"
CONFIG_SYS_FSL_TBCLK_DIV=32
CONFIG_SYS_FSL_SRIO_OFFSET=0xC0000
CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH=0xf
CONFIG_SYS_FDT_PAD="(0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)"
CONFIG_SYS_FLASH_EMPTY_INFO=y
CONFIG_SYS_FSL_RAID_ENGINE_OFFSET=0x320000
CONFIG_SYS_INIT_RAM_ADDR=0xffd00000
CONFIG_SYS_PCIE2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE2_OFFSET)"
CONFIG_SYS_MONITOR_BASE="CONFIG_SYS_TEXT_BASE"
CONFIG_SYS_MPC85xx_PCIE3_OFFSET=0x202000
CONFIG_I2C_CMD_TREE=y
CONFIG_SYS_MPC85xx_PIC_OFFSET=0x40000
CONFIG_EXTRA_ENV_SETTINGS="hwconfig=fsl_ddr:ctlr_intlv=cacheline,bank_intlv=cs0_cs1\0netdev=eth0\0uboot=" __stringify(CONFIG_UBOOTPATH) "\0ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0consoled=ttyS0\0baudrate=115200\0fdtaddr=c00000\0uImageaddr=1000000\0fdtfile=/cxo160.dtb\0uImagefile=/cxo160.z\0"
CONFIG_SYS_FSL_CORENET_RMAN_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_RMAN_OFFSET)"
CONFIG_SYS_CCSRBAR="CONFIG_SYS_CCSRBAR_DEFAULT"
CONFIG_BOOTFILE="uImage"
CONFIG_FSL_ESDHC=y
CONFIG_SYS_FSL_JR0_OFFSET=0x301000
CONFIG_SYS_PAMU_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_PAMU_OFFSET)"
CONFIG_SYS_FLASH_OR_PRELIM="((0xf8000ff7 & ~OR_GPCM_SCY & ~OR_GPCM_EHTR) | OR_GPCM_SCY_8 | OR_GPCM_EHTR_CLEAR)"
CONFIG_SYS_ARCH="powerpc"
CONFIG_SYS_PCIE2_IO_BUS=0x00000000
CONFIG_SYS_DPAA_QBMAN=y
CONFIG_BAUDRATE=115200
CONFIG_SYS_BOARD="cxo160"
CONFIG_NUM_DDR_CONTROLLERS=y
CONFIG_SYS_BOOTMAPSZ="(64 << 20)"
CONFIG_SYS_FSL_CORENET_SERDES2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES2_OFFSET)"
CONFIG_AUTOBOOT_STOP_STR="stop"
CONFIG_SYS_FSL_FM1_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_FM1_OFFSET)"
CONFIG_HWCONFIG=y
CONFIG_CMD_IMPORTENV=y
CONFIG_OF_BOARD_SETUP=y
CONFIG_SYS_MPC85xx_SATA2_OFFSET=0x221000
CONFIG_SYS_MPC8xxx_DDR3_OFFSET=0xA000
CONFIG_SYS_FSL_CORENET_SERDES_OFFSET=0xEA000
CONFIG_SYS_FLASH_CFI=y
CONFIG_CMD_EXPORTENV=y
CONFIG_CMD_PCI=y
CONFIG_PARTITIONS=y
CONFIG_SYS_NS16550_REG_SIZE=y
CONFIG_FSL_DDR3=y
CONFIG_SYS_MEMTEST_END=0x00400000
CONFIG_SYS_FSL_CORENET_CCM_OFFSET=0x0000
CONFIG_CMD_I2C=y
CONFIG_FIT_VERBOSE=y
CONFIG_SYS_FSL_CORENET_RCPM_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_RCPM_OFFSET)"
CONFIG_SYS_PCIE3_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE3_OFFSET)"
CONFIG_SYS_MPC85xx_ESDHC_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ESDHC_OFFSET)"
CONFIG_MAX_CPUS=4
CONFIG_CMD_ELF=y
CONFIG_SYS_MPC8xxx_DDR2_OFFSET=0x9000
CONFIG_POST="CONFIG_SYS_POST_MEMORY"
CONFIG_SYS_OR0_PRELIM="CONFIG_SYS_FLASH_OR_PRELIM"
CONFIG_CMD_DATE=y
CONFIG_SYS_MPC85xx_SATA1_OFFSET=0x220000
CONFIG_SYS_FSL_FM2_RX4_1G_OFFSET=0x58c000
CONFIG_SYS_LBC_LCRR="LCRR_CLKDIV_8"
CONFIG_SYS_DEF_EEPROM_ADDR=0
CONFIG_SYS_PLD_BR_PRELIM="0xE0000801ull"
CONFIG_SYS_FLASH_BASE=0xe0000000
CONFIG_SYS_BOOT_GET_KBD=y
CONFIG_SYS_I2C_SLAVE=0x7F
CONFIG_SYS_MAX_FLASH_BANKS=y
CONFIG_CMD_IMLS=y
CONFIG_SYS_FSL_CORENET_CLK_OFFSET=0xE1000
CONFIG_RESET_VECTOR_ADDRESS=0xe9fffffc
CONFIG_CMD_SOURCE=y
CONFIG_PCI_PNP=y
CONFIG_FSL_CORENET=y
CONFIG_SYS_FSL_FM2_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_FM2_OFFSET)"
CONFIG_SYS_PROMPT="=> "
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
CONFIG_SYS_FSL_CLUSTER_1_L2_OFFSET=0xC20000
CONFIG_SYS_MPC8xxx_PIC_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PIC_OFFSET)"
CONFIG_SYS_MEMTEST_START=0x00200000
CONFIG_CMD_LOADB=y
CONFIG_CMD_LOADS=y
CONFIG_SYS_PCIE4_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE4_OFFSET)"
CONFIG_CMD_IMI=y
CONFIG_SYS_L3_SIZE="(1024 << 10)"
CONFIG_SYS_PCIE2_IO_PHYS=0xf8010000
CONFIG_CONS_INDEX=y
CONFIG_SYS_PCIE2_MEM_BUS=0xa0000000
CONFIG_SYS_FSL_FM1_DTSEC1_OFFSET=0x4e0000
CONFIG_LMB=y
CONFIG_SYS_PCIE3_MEM_PHYS="0xc40000000ull"
CONFIG_SYS_MPC85xx_GPIO_OFFSET=0x130000
CONFIG_CMD_IRQ=y
CONFIG_SYS_DPAA_FMAN=y
CONFIG_SYS_NUM_FM1_DTSEC=2
CONFIG_SYS_SDRAM_SIZE=2048
CONFIG_SYS_MPC85xx_PCIE1_OFFSET=0x200000
CONFIG_SYS_BMAN_MEM_PHYS="0xff4000000ull"
CONFIG_SYS_MPC8xxx_DDR_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC8xxx_DDR_OFFSET)"
CONFIG_MPC85xx=y
CONFIG_SYS_MAX_FLASH_SECT=256
CONFIG_ENABLE_36BIT_PHYS=y
CONFIG_AUTOBOOT_KEYED=y
CONFIG_SYS_FSL_USB_ENABLE_OVERRIDE=y
CONFIG_SYS_FSL_ESDHC_BROKEN_TIMEOUT=y
CONFIG_SYS_FSL_CORENET_SERDES_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES_OFFSET)"
CONFIG_SYS_QMAN_NUM_PORTALS=10
CONFIG_SYS_FLASH_QUIET_TEST=y
CONFIG_CMD_BDI=y
CONFIG_SYS_FLASH_AMD_CHECK_DQ7=y
CONFIG_SYS_CACHE_STASHING=y
CONFIG_FLASH_SHOW_PROGRESS=45
CONFIG_SYS_FSL_CPC_OFFSET=0x10000
CONFIG_DIMM_SLOTS_PER_CTLR=y
CONFIG_PCI=y
CONFIG_UBOOTPATH="u-boot.bin"
CONFIG_SYS_FM1_DTSEC2_PHY_ADDR=0x4
CONFIG_CMD_MII=y
CONFIG_SYS_MPC8xxx_DDR3_ADDR="(CONFIG_SYS_IMMR + CONFIG_SYS_MPC8xxx_DDR3_OFFSET)"
CONFIG_SYS_BMAN_MEM_BASE=0xf4000000
CONFIG_SYS_FLASH_ERASE_TOUT=60000
CONFIG_CMD_MMC=y
CONFIG_SYS_MPC85xx_PCIE2_OFFSET=0x201000
CONFIG_SYS_QE_FMAN_FW_LENGTH=0x10000
CONFIG_SYS_PCIE3_IO_SIZE=0x00010000
CONFIG_RTC_DS1337=y
CONFIG_SYS_INIT_L2CSR0="L2CSR0_L2E"
CONFIG_SYS_FSL_QMAN_OFFSET=0x318000
CONFIG_SYS_FSL_CORENET_RMAN_OFFSET=0x1e0000
CONFIG_SYS_QE_FMAN_FW_IN_NOR=y
