// Seed: 438188762
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign #id_7 id_4 = 1'h0;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri id_3,
    output wor id_4,
    input wand id_5,
    input tri0 id_6,
    input tri id_7,
    input wand id_8,
    input wand id_9,
    input tri1 id_10,
    input uwire id_11,
    output tri0 id_12,
    output tri1 id_13,
    input wor id_14,
    input tri id_15,
    output tri1 id_16,
    input tri0 id_17,
    input supply1 id_18
);
  wire id_20;
  nand primCall (id_4, id_1, id_18, id_8);
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
