{"files":[{"patch":"@@ -8344,1 +8344,1 @@\n-instruct fma_HF_reg(fRegF dst, fRegF src1, fRegF src2)\n+instruct fma_HF_reg(fRegF dst, fRegF src1, fRegF src2, fRegF src3)\n@@ -8346,2 +8346,2 @@\n-  match(Set dst (FmaHF src2 (Binary dst src1)));\n-  format %{ \"fmadd.h $dst, $src1, $src2\\t# $dst = $dst * $src1 + $src2 fma packedH\" %}\n+  match(Set dst (FmaHF src3 (Binary src1 src2)));\n+  format %{ \"fmadd.h $dst, $src1, $src2, $src3\\t# $dst = $src1 * $src2 + $src3 fma packedH\" %}\n@@ -8349,1 +8349,1 @@\n-    __ fmadd_h($dst$$FloatRegister, $dst$$FloatRegister, $src1$$FloatRegister, $src2$$FloatRegister);\n+    __ fmadd_h($dst$$FloatRegister, $src1$$FloatRegister, $src2$$FloatRegister, $src3$$FloatRegister);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"}]}