[2025-09-17 08:08:42] START suite=qualcomm_srv trace=srv115_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv115_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2627505 heartbeat IPC: 3.806 cumulative IPC: 3.806 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5037840 cumulative IPC: 3.97 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5037840 cumulative IPC: 3.97 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5037841 heartbeat IPC: 4.149 cumulative IPC: 5 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13900492 heartbeat IPC: 1.128 cumulative IPC: 1.128 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22724490 heartbeat IPC: 1.133 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 31562085 heartbeat IPC: 1.132 cumulative IPC: 1.131 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 40440457 heartbeat IPC: 1.126 cumulative IPC: 1.13 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 49249894 heartbeat IPC: 1.135 cumulative IPC: 1.131 (Simulation time: 00 hr 07 min 12 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 58101496 heartbeat IPC: 1.13 cumulative IPC: 1.131 (Simulation time: 00 hr 08 min 23 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 66880384 heartbeat IPC: 1.139 cumulative IPC: 1.132 (Simulation time: 00 hr 09 min 36 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 75748268 heartbeat IPC: 1.128 cumulative IPC: 1.131 (Simulation time: 00 hr 10 min 45 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv115_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000019 cycles: 84448178 heartbeat IPC: 1.149 cumulative IPC: 1.133 (Simulation time: 00 hr 11 min 53 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 88323934 cumulative IPC: 1.132 (Simulation time: 00 hr 13 min 01 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 88323934 cumulative IPC: 1.132 (Simulation time: 00 hr 13 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv115_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.132 instructions: 100000002 cycles: 88323934
CPU 0 Branch Prediction Accuracy: 90.94% MPKI: 15.94 Average ROB Occupancy at Mispredict: 26.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3841
BRANCH_INDIRECT: 0.4179
BRANCH_CONDITIONAL: 12.99
BRANCH_DIRECT_CALL: 0.923
BRANCH_INDIRECT_CALL: 0.6044
BRANCH_RETURN: 0.6205


====Backend Stall Breakdown====
ROB_STALL: 102033
LQ_STALL: 0
SQ_STALL: 541287


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 95.860466
REPLAY_LOAD: 103.136986
NON_REPLAY_LOAD: 25.29583

== Total ==
ADDR_TRANS: 4122
REPLAY_LOAD: 7529
NON_REPLAY_LOAD: 90382

== Counts ==
ADDR_TRANS: 43
REPLAY_LOAD: 73
NON_REPLAY_LOAD: 3573

cpu0->cpu0_STLB TOTAL        ACCESS:    1859244 HIT:    1854911 MISS:       4333 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1859244 HIT:    1854911 MISS:       4333 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 211.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8282339 HIT:    7385211 MISS:     897128 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6735364 HIT:    5998846 MISS:     736518 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     555861 HIT:     410476 MISS:     145385 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     983261 HIT:     975272 MISS:       7989 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7853 HIT:        617 MISS:       7236 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15006456 HIT:    8035536 MISS:    6970920 MSHR_MERGE:    1658151
cpu0->cpu0_L1I LOAD         ACCESS:   15006456 HIT:    8035536 MISS:    6970920 MSHR_MERGE:    1658151
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.13 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30437697 HIT:   26954481 MISS:    3483216 MSHR_MERGE:    1496900
cpu0->cpu0_L1D LOAD         ACCESS:   17094464 HIT:   15294707 MISS:    1799757 MSHR_MERGE:     377155
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13334400 HIT:   11658902 MISS:    1675498 MSHR_MERGE:    1119637
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8833 HIT:        872 MISS:       7961 MSHR_MERGE:        108
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.96 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12458264 HIT:   10557017 MISS:    1901247 MSHR_MERGE:     951147
cpu0->cpu0_ITLB LOAD         ACCESS:   12458264 HIT:   10557017 MISS:    1901247 MSHR_MERGE:     951147
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.072 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28834841 HIT:   27617218 MISS:    1217623 MSHR_MERGE:     308479
cpu0->cpu0_DTLB LOAD         ACCESS:   28834841 HIT:   27617218 MISS:    1217623 MSHR_MERGE:     308479
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.938 cycles
cpu0->LLC TOTAL        ACCESS:    1106518 HIT:    1054627 MISS:      51891 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     736518 HIT:     717008 MISS:      19510 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     145385 HIT:     117118 MISS:      28267 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     217379 HIT:     217160 MISS:        219 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7236 HIT:       3341 MISS:       3895 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 120.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3472
  ROW_BUFFER_MISS:      48199
  AVG DBUS CONGESTED CYCLE: 3.445
Channel 0 WQ ROW_BUFFER_HIT:        873
  ROW_BUFFER_MISS:      20991
  FULL:          0
Channel 0 REFRESHES ISSUED:       7361

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       517109       431792        77356         2497
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          165          414          258
  STLB miss resolved @ L2C                0          134          172          241           58
  STLB miss resolved @ LLC                0          103          275         1670          703
  STLB miss resolved @ MEM                0            0          293         2333         2080

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162437        52499      1293971       100840          364
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           93           93           16
  STLB miss resolved @ L2C                0           33           95           57            9
  STLB miss resolved @ LLC                0           61          277          453           40
  STLB miss resolved @ MEM                0            0           69          181           56
[2025-09-17 08:21:43] END   suite=qualcomm_srv trace=srv115_ap (rc=0)
