Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec  2 13:57:38 2021
| Host         : SurfacePro3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Protogen_wrapper_timing_summary_routed.rpt -pb Protogen_wrapper_timing_summary_routed.pb -rpx Protogen_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Protogen_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.358        0.000                      0                 4396        0.073        0.000                      0                 4396        3.750        0.000                       0                  1517  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 8.000}      16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.358        0.000                      0                 4161        0.073        0.000                      0                 4161        3.750        0.000                       0                  1433  
clk_fpga_1          9.567        0.000                      0                  192        0.122        0.000                      0                  192        7.020        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1              12.165        0.000                      0                   43        0.660        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_afull_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 3.194ns (37.595%)  route 5.302ns (62.405%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.737     3.031    Protogen_i/Zynq/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[29])
                                                      1.447     4.478 f  Protogen_i/Zynq/inst/PS7_i/MAXIGP0AWADDR[29]
                         net (fo=1, routed)           0.967     5.445    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[15]
    SLICE_X27Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.569 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_5/O
                         net (fo=2, routed)           0.661     6.230    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_9
    SLICE_X27Y98         LUT5 (Prop_lut5_I4_O)        0.152     6.382 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_3/O
                         net (fo=1, routed)           0.438     6.820    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_3_n_0
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.332     7.152 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.435     7.586    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y103        LUT6 (Prop_lut6_I3_O)        0.124     7.710 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.459     8.169    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/s_axi_awvalid
    SLICE_X28Y103        LUT2 (Prop_lut2_I0_O)        0.120     8.289 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.695     8.984    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/s_axi_awvalid
    SLICE_X35Y104        LUT5 (Prop_lut5_I4_O)        0.327     9.311 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_4__0/O
                         net (fo=1, routed)           0.444     9.755    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_4__0_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.879 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_3__2/O
                         net (fo=5, routed)           0.595    10.474    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_3__2_n_0
    SLICE_X34Y104        LUT2 (Prop_lut2_I1_O)        0.116    10.590 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_afull_i_2__2/O
                         net (fo=1, routed)           0.609    11.199    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_afull_i_2__2_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I1_O)        0.328    11.527 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_afull_i_1__1/O
                         net (fo=1, routed)           0.000    11.527    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_afull_i_1__1_n_0
    SLICE_X34Y103        FDRE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_afull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.654    12.833    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/aclk
    SLICE_X34Y103        FDRE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_afull_reg/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X34Y103        FDRE (Setup_fdre_C_D)        0.077    12.885    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_afull_reg
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 2.756ns (34.670%)  route 5.193ns (65.330%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.737     3.031    Protogen_i/Zynq/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[29])
                                                      1.438     4.469 f  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ARADDR[29]
                         net (fo=1, routed)           0.975     5.444    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[15]
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_5/O
                         net (fo=2, routed)           0.668     6.236    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y95         LUT5 (Prop_lut5_I4_O)        0.150     6.386 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=1, routed)           0.436     6.822    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_3_n_0
    SLICE_X27Y95         LUT6 (Prop_lut6_I0_O)        0.326     7.148 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.315     7.464    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           0.313     7.901    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.025 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           0.916     8.940    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X31Y86         LUT3 (Prop_lut3_I1_O)        0.118     9.058 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          1.095    10.153    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]_1
    SLICE_X30Y82         LUT5 (Prop_lut5_I4_O)        0.352    10.505 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[1]_i_1/O
                         net (fo=1, routed)           0.475    10.980    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[1]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.517    12.696    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X30Y82         FDRE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/C
                         clock pessimism              0.229    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X30Y82         FDRE (Setup_fdre_C_D)       -0.240    12.531    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 2.779ns (35.809%)  route 4.982ns (64.191%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.737     3.031    Protogen_i/Zynq/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[29])
                                                      1.447     4.478 f  Protogen_i/Zynq/inst/PS7_i/MAXIGP0AWADDR[29]
                         net (fo=1, routed)           0.967     5.445    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[15]
    SLICE_X27Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.569 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_5/O
                         net (fo=2, routed)           0.661     6.230    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_9
    SLICE_X27Y98         LUT5 (Prop_lut5_I4_O)        0.152     6.382 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_3/O
                         net (fo=1, routed)           0.438     6.820    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_3_n_0
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.332     7.152 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.435     7.586    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y103        LUT6 (Prop_lut6_I3_O)        0.124     7.710 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.459     8.169    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/s_axi_awvalid
    SLICE_X28Y103        LUT2 (Prop_lut2_I0_O)        0.120     8.289 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.833     9.122    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awvalid
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.327     9.449 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/gen_pipelined.state[2]_i_3__1/O
                         net (fo=10, routed)          0.807    10.256    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]_1
    SLICE_X36Y104        LUT5 (Prop_lut5_I4_O)        0.153    10.409 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4/O
                         net (fo=4, routed)           0.382    10.791    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0
    SLICE_X36Y104        FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.653    12.832    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X36Y104        FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[0]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X36Y104        FDSE (Setup_fdse_C_CE)      -0.376    12.431    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 2.779ns (35.809%)  route 4.982ns (64.191%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.737     3.031    Protogen_i/Zynq/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[29])
                                                      1.447     4.478 f  Protogen_i/Zynq/inst/PS7_i/MAXIGP0AWADDR[29]
                         net (fo=1, routed)           0.967     5.445    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[15]
    SLICE_X27Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.569 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_5/O
                         net (fo=2, routed)           0.661     6.230    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_9
    SLICE_X27Y98         LUT5 (Prop_lut5_I4_O)        0.152     6.382 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_3/O
                         net (fo=1, routed)           0.438     6.820    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_3_n_0
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.332     7.152 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.435     7.586    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y103        LUT6 (Prop_lut6_I3_O)        0.124     7.710 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.459     8.169    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/s_axi_awvalid
    SLICE_X28Y103        LUT2 (Prop_lut2_I0_O)        0.120     8.289 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.833     9.122    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awvalid
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.327     9.449 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/gen_pipelined.state[2]_i_3__1/O
                         net (fo=10, routed)          0.807    10.256    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]_1
    SLICE_X36Y104        LUT5 (Prop_lut5_I4_O)        0.153    10.409 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4/O
                         net (fo=4, routed)           0.382    10.791    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0
    SLICE_X36Y104        FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.653    12.832    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X36Y104        FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X36Y104        FDSE (Setup_fdse_C_CE)      -0.376    12.431    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 2.779ns (35.809%)  route 4.982ns (64.191%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.737     3.031    Protogen_i/Zynq/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[29])
                                                      1.447     4.478 f  Protogen_i/Zynq/inst/PS7_i/MAXIGP0AWADDR[29]
                         net (fo=1, routed)           0.967     5.445    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[15]
    SLICE_X27Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.569 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_5/O
                         net (fo=2, routed)           0.661     6.230    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_9
    SLICE_X27Y98         LUT5 (Prop_lut5_I4_O)        0.152     6.382 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_3/O
                         net (fo=1, routed)           0.438     6.820    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_3_n_0
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.332     7.152 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.435     7.586    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y103        LUT6 (Prop_lut6_I3_O)        0.124     7.710 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.459     8.169    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/s_axi_awvalid
    SLICE_X28Y103        LUT2 (Prop_lut2_I0_O)        0.120     8.289 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.833     9.122    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awvalid
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.327     9.449 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/gen_pipelined.state[2]_i_3__1/O
                         net (fo=10, routed)          0.807    10.256    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]_1
    SLICE_X36Y104        LUT5 (Prop_lut5_I4_O)        0.153    10.409 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4/O
                         net (fo=4, routed)           0.382    10.791    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0
    SLICE_X36Y104        FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.653    12.832    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X36Y104        FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X36Y104        FDSE (Setup_fdse_C_CE)      -0.376    12.431    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 2.779ns (35.809%)  route 4.982ns (64.191%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.737     3.031    Protogen_i/Zynq/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[29])
                                                      1.447     4.478 f  Protogen_i/Zynq/inst/PS7_i/MAXIGP0AWADDR[29]
                         net (fo=1, routed)           0.967     5.445    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[15]
    SLICE_X27Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.569 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_5/O
                         net (fo=2, routed)           0.661     6.230    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_9
    SLICE_X27Y98         LUT5 (Prop_lut5_I4_O)        0.152     6.382 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_3/O
                         net (fo=1, routed)           0.438     6.820    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_3_n_0
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.332     7.152 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.435     7.586    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X27Y103        LUT6 (Prop_lut6_I3_O)        0.124     7.710 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.459     8.169    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/s_axi_awvalid
    SLICE_X28Y103        LUT2 (Prop_lut2_I0_O)        0.120     8.289 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.833     9.122    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awvalid
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.327     9.449 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/gen_pipelined.state[2]_i_3__1/O
                         net (fo=10, routed)          0.807    10.256    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]_1
    SLICE_X36Y104        LUT5 (Prop_lut5_I4_O)        0.153    10.409 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4/O
                         net (fo=4, routed)           0.382    10.791    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0
    SLICE_X36Y104        FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.653    12.832    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X36Y104        FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X36Y104        FDSE (Setup_fdse_C_CE)      -0.376    12.431    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 2.726ns (36.329%)  route 4.778ns (63.671%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.737     3.031    Protogen_i/Zynq/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[29])
                                                      1.438     4.469 f  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ARADDR[29]
                         net (fo=1, routed)           0.975     5.444    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[15]
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_5/O
                         net (fo=2, routed)           0.668     6.236    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y95         LUT5 (Prop_lut5_I4_O)        0.150     6.386 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=1, routed)           0.436     6.822    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_3_n_0
    SLICE_X27Y95         LUT6 (Prop_lut6_I0_O)        0.326     7.148 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.315     7.464    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           0.313     7.901    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.025 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           0.916     8.940    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X31Y86         LUT3 (Prop_lut3_I1_O)        0.118     9.058 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.811     9.869    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[2]_1
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.322    10.191 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1/O
                         net (fo=4, routed)           0.343    10.534    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0
    SLICE_X33Y82         FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.471    12.650    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X33Y82         FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[0]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X33Y82         FDSE (Setup_fdse_C_CE)      -0.408    12.317    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 2.726ns (36.329%)  route 4.778ns (63.671%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.737     3.031    Protogen_i/Zynq/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[29])
                                                      1.438     4.469 f  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ARADDR[29]
                         net (fo=1, routed)           0.975     5.444    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[15]
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_5/O
                         net (fo=2, routed)           0.668     6.236    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y95         LUT5 (Prop_lut5_I4_O)        0.150     6.386 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=1, routed)           0.436     6.822    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_3_n_0
    SLICE_X27Y95         LUT6 (Prop_lut6_I0_O)        0.326     7.148 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.315     7.464    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           0.313     7.901    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.025 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           0.916     8.940    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X31Y86         LUT3 (Prop_lut3_I1_O)        0.118     9.058 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.811     9.869    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[2]_1
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.322    10.191 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1/O
                         net (fo=4, routed)           0.343    10.534    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0
    SLICE_X33Y82         FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.471    12.650    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X33Y82         FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X33Y82         FDSE (Setup_fdse_C_CE)      -0.408    12.317    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 2.726ns (36.329%)  route 4.778ns (63.671%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.737     3.031    Protogen_i/Zynq/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[29])
                                                      1.438     4.469 f  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ARADDR[29]
                         net (fo=1, routed)           0.975     5.444    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[15]
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_5/O
                         net (fo=2, routed)           0.668     6.236    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y95         LUT5 (Prop_lut5_I4_O)        0.150     6.386 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=1, routed)           0.436     6.822    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_3_n_0
    SLICE_X27Y95         LUT6 (Prop_lut6_I0_O)        0.326     7.148 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.315     7.464    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           0.313     7.901    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.025 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           0.916     8.940    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X31Y86         LUT3 (Prop_lut3_I1_O)        0.118     9.058 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.811     9.869    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[2]_1
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.322    10.191 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1/O
                         net (fo=4, routed)           0.343    10.534    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0
    SLICE_X33Y82         FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.471    12.650    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X33Y82         FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X33Y82         FDSE (Setup_fdse_C_CE)      -0.408    12.317    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 2.726ns (36.329%)  route 4.778ns (63.671%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.737     3.031    Protogen_i/Zynq/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[29])
                                                      1.438     4.469 f  Protogen_i/Zynq/inst/PS7_i/MAXIGP0ARADDR[29]
                         net (fo=1, routed)           0.975     5.444    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[15]
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_5/O
                         net (fo=2, routed)           0.668     6.236    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y95         LUT5 (Prop_lut5_I4_O)        0.150     6.386 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=1, routed)           0.436     6.822    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_3_n_0
    SLICE_X27Y95         LUT6 (Prop_lut6_I0_O)        0.326     7.148 f  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.315     7.464    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           0.313     7.901    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.025 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           0.916     8.940    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X31Y86         LUT3 (Prop_lut3_I1_O)        0.118     9.058 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.811     9.869    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[2]_1
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.322    10.191 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1/O
                         net (fo=4, routed)           0.343    10.534    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0
    SLICE_X33Y82         FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        1.471    12.650    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X33Y82         FDSE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X33Y82         FDSE (Setup_fdse_C_CE)      -0.408    12.317    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.119%)  route 0.298ns (67.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.556     0.892    Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]/Q
                         net (fo=2, routed)           0.298     1.331    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/p_1_in2_in[12]
    RAMB36_X2Y16         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.860     1.226    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/bram_clk_a
    RAMB36_X2Y16         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/CLKARDCLK
                         clock pessimism             -0.264     0.962    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.258    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Protogen_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.556     0.892    Protogen_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X34Y89         FDRE                                         r  Protogen_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Protogen_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[23]/Q
                         net (fo=1, routed)           0.113     1.169    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1/m_axi_rdata[0]
    SLICE_X34Y88         SRLC32E                                      r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.823     1.189    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1/aclk
    SLICE_X34Y88         SRLC32E                                      r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.259%)  route 0.269ns (67.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.555     0.891    Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/Q
                         net (fo=2, routed)           0.269     1.287    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/p_1_in2_in[5]
    RAMB36_X2Y17         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.865     1.231    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/bram_clk_a
    RAMB36_X2Y17         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0/CLKARDCLK
                         clock pessimism             -0.264     0.967    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.209    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.206%)  route 0.269ns (67.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.556     0.892    Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/Q
                         net (fo=2, routed)           0.269     1.289    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/p_1_in2_in[15]
    RAMB36_X2Y16         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.860     1.226    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/bram_clk_a
    RAMB36_X2Y16         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/CLKARDCLK
                         clock pessimism             -0.264     0.962    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.205    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.557     0.893    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X36Y99         FDRE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1126]/Q
                         net (fo=1, routed)           0.099     1.156    Protogen_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIB0
    SLICE_X38Y98         RAMD32                                       r  Protogen_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.825     1.191    Protogen_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X38Y98         RAMD32                                       r  Protogen_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X38Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.055    Protogen_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.556     0.892    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X36Y93         FDRE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[75]/Q
                         net (fo=1, routed)           0.099     1.155    Protogen_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIB0
    SLICE_X38Y92         RAMD32                                       r  Protogen_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.823     1.189    Protogen_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X38Y92         RAMD32                                       r  Protogen_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.053    Protogen_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1074]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1074]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.718%)  route 0.195ns (48.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.639     0.975    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X36Y100        FDRE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1074]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1074]/Q
                         net (fo=1, routed)           0.195     1.334    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg_n_0_[1074]
    SLICE_X36Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.379 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1074]_i_2/O
                         net (fo=1, routed)           0.000     1.379    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1074]_i_2_n_0
    SLICE_X36Y99         FDRE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1074]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.825     1.191    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X36Y99         FDRE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1074]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1074]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1064]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.557     0.893    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X40Y98         FDRE                                         r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1064]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1064]/Q
                         net (fo=1, routed)           0.119     1.152    Protogen_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/DIA1
    SLICE_X38Y97         RAMD32                                       r  Protogen_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.825     1.191    Protogen_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X38Y97         RAMD32                                       r  Protogen_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.047    Protogen_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Protogen_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.789%)  route 0.159ns (49.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.574     0.910    Protogen_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X30Y89         FDRE                                         r  Protogen_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  Protogen_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[25]/Q
                         net (fo=1, routed)           0.159     1.233    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1/m_axi_rdata[0]
    SLICE_X26Y87         SRLC32E                                      r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.839     1.205    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1/aclk
    SLICE_X26Y87         SRLC32E                                      r  Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    Protogen_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Protogen_i/rst_Zynq_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.638     0.974    Protogen_i/rst_Zynq_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X47Y106        FDRE                                         r  Protogen_i/rst_Zynq_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  Protogen_i/rst_Zynq_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.056     1.171    Protogen_i/rst_Zynq_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X46Y106        LUT5 (Prop_lut5_I4_O)        0.045     1.216 r  Protogen_i/rst_Zynq_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.216    Protogen_i/rst_Zynq_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X46Y106        FDRE                                         r  Protogen_i/rst_Zynq_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1441, routed)        0.910     1.276    Protogen_i/rst_Zynq_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y106        FDRE                                         r  Protogen_i/rst_Zynq_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.289     0.987    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)         0.120     1.107    Protogen_i/rst_Zynq_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Protogen_i/Zynq/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Protogen_i/Zynq/inst/FCLK_CLK0_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y87    Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y87    Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y88    Protogen_i/Matrix_Driver/inst/Matrix_Memory_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87    Protogen_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        9.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 3.100ns (50.864%)  route 2.995ns (49.136%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 18.635 - 16.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.683     2.977    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/panel_clk
    RAMB36_X2Y16         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.431 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/DOBDO[7]
                         net (fo=2, routed)           1.355     6.786    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/rd_data[15]
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/g20_carry_i_5/O
                         net (fo=1, routed)           0.000     6.910    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[1]_1[3]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.286 r  Protogen_i/Matrix_Driver/inst/led_driver/g20_carry/CO[3]
                         net (fo=1, routed)           1.640     8.926    Protogen_i/Matrix_Driver/inst/led_driver/g20_carry_n_0
    SLICE_X50Y81         LUT2 (Prop_lut2_I1_O)        0.146     9.072 r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2[1]_i_1/O
                         net (fo=1, routed)           0.000     9.072    Protogen_i/Matrix_Driver/inst/led_driver/g2
    SLICE_X50Y81         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.456    18.635    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X50Y81         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[1]/C
                         clock pessimism              0.129    18.764    
                         clock uncertainty           -0.243    18.521    
    SLICE_X50Y81         FDCE (Setup_fdce_C_D)        0.118    18.639    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[1]
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.583ns  (required time - arrival time)
  Source:                 Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 3.235ns (53.306%)  route 2.834ns (46.694%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 18.707 - 16.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.676     2.970    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/panel_clk
    RAMB36_X2Y15         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.424 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1/DOBDO[2]
                         net (fo=2, routed)           1.152     6.576    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/rd_data[42]
    SLICE_X32Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/g10_carry_i_7/O
                         net (fo=1, routed)           0.000     6.700    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[1]_1[1]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.233 r  Protogen_i/Matrix_Driver/inst/led_driver/g10_carry/CO[3]
                         net (fo=1, routed)           1.682     8.915    Protogen_i/Matrix_Driver/inst/led_driver/g10_carry_n_0
    SLICE_X55Y82         LUT2 (Prop_lut2_I1_O)        0.124     9.039 r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.039    Protogen_i/Matrix_Driver/inst/led_driver/g1
    SLICE_X55Y82         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.528    18.707    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X55Y82         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[1]/C
                         clock pessimism              0.129    18.836    
                         clock uncertainty           -0.243    18.593    
    SLICE_X55Y82         FDCE (Setup_fdce_C_D)        0.029    18.622    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  9.583    

Slack (MET) :             9.791ns  (required time - arrival time)
  Source:                 Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 3.215ns (55.204%)  route 2.609ns (44.796%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 18.635 - 16.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.689     2.983    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/panel_clk
    RAMB36_X2Y17         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.437 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0/DOBDO[1]
                         net (fo=2, routed)           1.322     6.760    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/rd_data[1]
    SLICE_X32Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.884 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/b20_carry_i_8/O
                         net (fo=1, routed)           0.000     6.884    Protogen_i/Matrix_Driver/inst/led_driver/S[0]
    SLICE_X32Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.397 r  Protogen_i/Matrix_Driver/inst/led_driver/b20_carry/CO[3]
                         net (fo=1, routed)           1.286     8.683    Protogen_i/Matrix_Driver/inst/led_driver/b20_carry_n_0
    SLICE_X50Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.807 r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2[0]_i_1/O
                         net (fo=1, routed)           0.000     8.807    Protogen_i/Matrix_Driver/inst/led_driver/b2
    SLICE_X50Y81         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.456    18.635    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X50Y81         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[0]/C
                         clock pessimism              0.129    18.764    
                         clock uncertainty           -0.243    18.521    
    SLICE_X50Y81         FDCE (Setup_fdce_C_D)        0.077    18.598    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[0]
  -------------------------------------------------------------------
                         required time                         18.598    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  9.791    

Slack (MET) :             10.179ns  (required time - arrival time)
  Source:                 Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 3.215ns (58.054%)  route 2.323ns (41.946%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 18.708 - 16.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.748     3.042    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/panel_clk
    RAMB36_X3Y17         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.496 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_0/DOBDO[1]
                         net (fo=2, routed)           1.304     6.801    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/rd_data[33]
    SLICE_X54Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.925 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/b10_carry_i_8/O
                         net (fo=1, routed)           0.000     6.925    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[0]_1[0]
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.438 r  Protogen_i/Matrix_Driver/inst/led_driver/b10_carry/CO[3]
                         net (fo=1, routed)           1.019     8.456    Protogen_i/Matrix_Driver/inst/led_driver/b10_carry_n_0
    SLICE_X55Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.580 r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.580    Protogen_i/Matrix_Driver/inst/led_driver/b1
    SLICE_X55Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.529    18.708    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X55Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[0]/C
                         clock pessimism              0.265    18.973    
                         clock uncertainty           -0.243    18.730    
    SLICE_X55Y83         FDCE (Setup_fdce_C_D)        0.029    18.759    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.759    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                 10.179    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 3.229ns (60.072%)  route 2.146ns (39.928%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 18.708 - 16.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.735     3.029    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/panel_clk
    RAMB36_X3Y15         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.483 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_2/DOBDO[3]
                         net (fo=2, routed)           1.157     6.641    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/rd_data[19]
    SLICE_X54Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.765 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/r20_carry_i_7/O
                         net (fo=1, routed)           0.000     6.765    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[2]_1[1]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.298 r  Protogen_i/Matrix_Driver/inst/led_driver/r20_carry/CO[3]
                         net (fo=1, routed)           0.989     8.287    Protogen_i/Matrix_Driver/inst/led_driver/r20_carry_n_0
    SLICE_X55Y83         LUT2 (Prop_lut2_I1_O)        0.118     8.405 r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2[2]_i_1/O
                         net (fo=1, routed)           0.000     8.405    Protogen_i/Matrix_Driver/inst/led_driver/r2
    SLICE_X55Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.529    18.708    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X55Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[2]/C
                         clock pessimism              0.265    18.973    
                         clock uncertainty           -0.243    18.730    
    SLICE_X55Y83         FDCE (Setup_fdce_C_D)        0.075    18.805    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb2_reg[2]
  -------------------------------------------------------------------
                         required time                         18.805    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.417ns  (required time - arrival time)
  Source:                 Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 3.243ns (60.610%)  route 2.108ns (39.390%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 18.707 - 16.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.742     3.036    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/panel_clk
    RAMB36_X3Y16         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.490 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_2/DOBDO[1]
                         net (fo=2, routed)           1.148     6.639    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/rd_data[49]
    SLICE_X54Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.763 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/r10_carry_i_8/O
                         net (fo=1, routed)           0.000     6.763    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[2]_1[0]
    SLICE_X54Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.276 r  Protogen_i/Matrix_Driver/inst/led_driver/r10_carry/CO[3]
                         net (fo=1, routed)           0.959     8.235    Protogen_i/Matrix_Driver/inst/led_driver/r10_carry_n_0
    SLICE_X55Y82         LUT2 (Prop_lut2_I1_O)        0.152     8.387 r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.387    Protogen_i/Matrix_Driver/inst/led_driver/r1
    SLICE_X55Y82         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.528    18.707    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X55Y82         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[2]/C
                         clock pessimism              0.265    18.972    
                         clock uncertainty           -0.243    18.729    
    SLICE_X55Y82         FDCE (Setup_fdce_C_D)        0.075    18.804    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                 10.417    

Slack (MET) :             11.613ns  (required time - arrival time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.580ns (16.165%)  route 3.008ns (83.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 18.690 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/rst_Zynq_62M/U0/SEQ/slowest_sync_clk
    SLICE_X51Y96         FDSE                                         r  Protogen_i/rst_Zynq_62M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDSE (Prop_fdse_C_Q)         0.456     3.389 f  Protogen_i/rst_Zynq_62M/U0/SEQ/pr_reg/Q
                         net (fo=8, routed)           2.171     5.560    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/pwropt_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.124     5.684 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1_ENBWREN_cooolgate_en_gate_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.837     6.521    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1_ENBWREN_cooolgate_en_sig_5
    RAMB36_X2Y16         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.511    18.690    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/panel_clk
    RAMB36_X2Y16         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/CLKBWRCLK
                         clock pessimism              0.129    18.819    
                         clock uncertainty           -0.243    18.577    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.134    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1
  -------------------------------------------------------------------
                         required time                         18.134    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                 11.613    

Slack (MET) :             11.752ns  (required time - arrival time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.575ns (17.715%)  route 2.671ns (82.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 18.695 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/rst_Zynq_62M/U0/SEQ/slowest_sync_clk
    SLICE_X51Y96         FDSE                                         r  Protogen_i/rst_Zynq_62M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDSE (Prop_fdse_C_Q)         0.456     3.389 f  Protogen_i/rst_Zynq_62M/U0/SEQ/pr_reg/Q
                         net (fo=8, routed)           1.781     5.170    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/pwropt_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.119     5.289 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0_ENBWREN_cooolgate_en_gate_7_LOPT_REMAP/O
                         net (fo=1, routed)           0.890     6.179    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0_ENBWREN_cooolgate_en_sig_4
    RAMB36_X2Y17         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.516    18.695    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/panel_clk
    RAMB36_X2Y17         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0/CLKBWRCLK
                         clock pessimism              0.129    18.824    
                         clock uncertainty           -0.243    18.582    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    17.931    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0
  -------------------------------------------------------------------
                         required time                         17.931    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                 11.752    

Slack (MET) :             11.945ns  (required time - arrival time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.580ns (17.842%)  route 2.671ns (82.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 18.685 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/rst_Zynq_62M/U0/SEQ/slowest_sync_clk
    SLICE_X51Y96         FDSE                                         r  Protogen_i/rst_Zynq_62M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDSE (Prop_fdse_C_Q)         0.456     3.389 f  Protogen_i/rst_Zynq_62M/U0/SEQ/pr_reg/Q
                         net (fo=8, routed)           1.781     5.170    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/pwropt_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.124     5.294 r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1_ENBWREN_cooolgate_en_gate_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.890     6.184    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1_ENBWREN_cooolgate_en_sig_2
    RAMB36_X2Y15         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.506    18.685    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/panel_clk
    RAMB36_X2Y15         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1/CLKBWRCLK
                         clock pessimism              0.129    18.814    
                         clock uncertainty           -0.243    18.572    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.129    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1
  -------------------------------------------------------------------
                         required time                         18.129    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                 11.945    

Slack (MET) :             12.133ns  (required time - arrival time)
  Source:                 Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.456ns (15.001%)  route 2.584ns (84.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 18.685 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X44Y80         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDPE (Prop_fdpe_C_Q)         0.456     3.389 r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[10]/Q
                         net (fo=7, routed)           2.584     5.973    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_2_2[10]
    RAMB36_X2Y15         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.506    18.685    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/panel_clk
    RAMB36_X2Y15         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1/CLKBWRCLK
                         clock pessimism              0.229    18.914    
                         clock uncertainty           -0.243    18.672    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    18.106    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1
  -------------------------------------------------------------------
                         required time                         18.106    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 12.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.638     0.974    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y101        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.171    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X49Y101        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.911     1.277    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y101        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.303     0.974    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.075     1.049    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/rst_Zynq_62M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.638     0.974    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y101        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.182    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/p_1_in4_in
    SLICE_X49Y101        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.911     1.277    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y101        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.303     0.974    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.078     1.052    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.638     0.974    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.180    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X48Y100        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.911     1.277    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.303     0.974    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.075     1.049    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.128ns (20.594%)  route 0.494ns (79.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.550     0.886    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X44Y82         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDPE (Prop_fdpe_C_Q)         0.128     1.014 r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[4]/Q
                         net (fo=9, routed)           0.494     1.507    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_2_2[4]
    RAMB36_X3Y17         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.882     1.248    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/panel_clk
    RAMB36_X3Y17         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_0/CLKBWRCLK
                         clock pessimism             -0.035     1.213    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.129     1.342    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.128ns (20.613%)  route 0.493ns (79.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.548     0.884    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X44Y80         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDPE (Prop_fdpe_C_Q)         0.128     1.012 r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[9]/Q
                         net (fo=8, routed)           0.493     1.505    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_2_2[9]
    RAMB36_X3Y16         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.878     1.244    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/panel_clk
    RAMB36_X3Y16         RAMB36E1                                     r  Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.035     1.209    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130     1.339    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/rst_Zynq_62M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.918%)  route 0.131ns (48.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.638     0.974    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.131     1.246    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/p_3_in1_in
    SLICE_X49Y100        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.911     1.277    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y100        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.290     0.987    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.075     1.062    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.638     0.974    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y101        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052     1.154    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.098     1.252 r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.252    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X49Y101        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.911     1.277    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y101        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.303     0.974    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.092     1.066    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/rst_Zynq_62M/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.578     0.914    Protogen_i/rst_Zynq_62M/U0/SEQ/slowest_sync_clk
    SLICE_X58Y97         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.164     1.078 f  Protogen_i/rst_Zynq_62M/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.082     1.160    Protogen_i/rst_Zynq_62M/U0/SEQ/p_0_in
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.205 r  Protogen_i/rst_Zynq_62M/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.205    Protogen_i/rst_Zynq_62M/U0/SEQ/Core_i_1_n_0
    SLICE_X59Y97         FDSE                                         r  Protogen_i/rst_Zynq_62M/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.848     1.214    Protogen_i/rst_Zynq_62M/U0/SEQ/slowest_sync_clk
    SLICE_X59Y97         FDSE                                         r  Protogen_i/rst_Zynq_62M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.287     0.927    
    SLICE_X59Y97         FDSE (Hold_fdse_C_D)         0.091     1.018    Protogen_i/rst_Zynq_62M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.737%)  route 0.115ns (38.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.638     0.974    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y101        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.115     1.230    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_exr
    SLICE_X49Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.275 r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.275    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_int0__0
    SLICE_X49Y100        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.911     1.277    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y100        FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.287     0.990    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.092     1.082    Protogen_i/rst_Zynq_62M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.569     0.905    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X55Y81         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.128     1.173    Protogen_i/Matrix_Driver/inst/led_driver/PANEL_CTRL[1]
    SLICE_X55Y81         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.836     1.202    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X55Y81         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.297     0.905    
    SLICE_X55Y81         FDPE (Hold_fdpe_C_D)         0.070     0.975    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X3Y17    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X2Y15    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X3Y16    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X2Y17    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X2Y16    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X3Y15    Protogen_i/Matrix_Driver/inst/Matrix_Buffer/ram_block_reg_2_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y17  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         16.000      15.000     SLICE_X55Y81    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X55Y81    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X50Y82    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X46Y100   Protogen_i/rst_Zynq_62M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X46Y100   Protogen_i/rst_Zynq_62M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         8.000       7.500      SLICE_X55Y81    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         8.000       7.500      SLICE_X55Y81    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X55Y81    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X55Y81    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X50Y82    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X50Y82    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X50Y82    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X50Y82    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X46Y100   Protogen_i/rst_Zynq_62M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X46Y100   Protogen_i/rst_Zynq_62M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         8.000       7.500      SLICE_X55Y81    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         8.000       7.500      SLICE_X55Y81    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X55Y81    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X55Y81    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X50Y82    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X50Y82    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X50Y82    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X50Y82    Protogen_i/Matrix_Driver/inst/led_driver/FSM_onehot_state_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       12.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.165ns  (required time - arrival time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[10]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.580ns (18.863%)  route 2.495ns (81.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 18.646 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.060     4.449    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          1.435     6.008    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X44Y80         FDPE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.467    18.646    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X44Y80         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[10]/C
                         clock pessimism              0.129    18.775    
                         clock uncertainty           -0.243    18.532    
    SLICE_X44Y80         FDPE (Recov_fdpe_C_PRE)     -0.359    18.173    Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                 12.165    

Slack (MET) :             12.165ns  (required time - arrival time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[6]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.580ns (18.863%)  route 2.495ns (81.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 18.646 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.060     4.449    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          1.435     6.008    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X44Y80         FDPE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.467    18.646    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X44Y80         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[6]/C
                         clock pessimism              0.129    18.775    
                         clock uncertainty           -0.243    18.532    
    SLICE_X44Y80         FDPE (Recov_fdpe_C_PRE)     -0.359    18.173    Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                 12.165    

Slack (MET) :             12.165ns  (required time - arrival time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[7]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.580ns (18.863%)  route 2.495ns (81.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 18.646 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.060     4.449    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          1.435     6.008    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X44Y80         FDPE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.467    18.646    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X44Y80         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[7]/C
                         clock pessimism              0.129    18.775    
                         clock uncertainty           -0.243    18.532    
    SLICE_X44Y80         FDPE (Recov_fdpe_C_PRE)     -0.359    18.173    Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                 12.165    

Slack (MET) :             12.165ns  (required time - arrival time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[8]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.580ns (18.863%)  route 2.495ns (81.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 18.646 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.060     4.449    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          1.435     6.008    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X44Y80         FDPE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.467    18.646    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X44Y80         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[8]/C
                         clock pessimism              0.129    18.775    
                         clock uncertainty           -0.243    18.532    
    SLICE_X44Y80         FDPE (Recov_fdpe_C_PRE)     -0.359    18.173    Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                 12.165    

Slack (MET) :             12.165ns  (required time - arrival time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[9]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.580ns (18.863%)  route 2.495ns (81.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 18.646 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.060     4.449    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          1.435     6.008    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X44Y80         FDPE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.467    18.646    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X44Y80         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[9]/C
                         clock pessimism              0.129    18.775    
                         clock uncertainty           -0.243    18.532    
    SLICE_X44Y80         FDPE (Recov_fdpe_C_PRE)     -0.359    18.173    Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                 12.165    

Slack (MET) :             12.170ns  (required time - arrival time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.580ns (18.890%)  route 2.490ns (81.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 18.646 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.060     4.449    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          1.430     6.003    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X45Y80         FDPE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.467    18.646    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X45Y80         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[0]/C
                         clock pessimism              0.129    18.775    
                         clock uncertainty           -0.243    18.532    
    SLICE_X45Y80         FDPE (Recov_fdpe_C_PRE)     -0.359    18.173    Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 12.170    

Slack (MET) :             12.170ns  (required time - arrival time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.580ns (18.890%)  route 2.490ns (81.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 18.646 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.060     4.449    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          1.430     6.003    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X45Y80         FDPE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.467    18.646    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X45Y80         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[1]/C
                         clock pessimism              0.129    18.775    
                         clock uncertainty           -0.243    18.532    
    SLICE_X45Y80         FDPE (Recov_fdpe_C_PRE)     -0.359    18.173    Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 12.170    

Slack (MET) :             12.170ns  (required time - arrival time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.580ns (18.890%)  route 2.490ns (81.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 18.646 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.060     4.449    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          1.430     6.003    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X45Y80         FDPE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.467    18.646    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X45Y80         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[2]/C
                         clock pessimism              0.129    18.775    
                         clock uncertainty           -0.243    18.532    
    SLICE_X45Y80         FDPE (Recov_fdpe_C_PRE)     -0.359    18.173    Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 12.170    

Slack (MET) :             12.170ns  (required time - arrival time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[5]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.580ns (18.890%)  route 2.490ns (81.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 18.646 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.060     4.449    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          1.430     6.003    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X45Y80         FDPE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.467    18.646    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X45Y80         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[5]/C
                         clock pessimism              0.129    18.775    
                         clock uncertainty           -0.243    18.532    
    SLICE_X45Y80         FDPE (Recov_fdpe_C_PRE)     -0.359    18.173    Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 12.170    

Slack (MET) :             12.317ns  (required time - arrival time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[3]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_1 rise@16.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.580ns (19.820%)  route 2.346ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 18.649 - 16.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.639     2.933    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.060     4.449    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.573 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          1.286     5.859    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X44Y82         FDPE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    17.088    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.179 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          1.470    18.649    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X44Y82         FDPE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[3]/C
                         clock pessimism              0.129    18.778    
                         clock uncertainty           -0.243    18.535    
    SLICE_X44Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    18.176    Protogen_i/Matrix_Driver/inst/led_driver/s_ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         18.176    
                         arrival time                          -5.859    
  -------------------------------------------------------------------
                         slack                                 12.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.799%)  route 0.667ns (78.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.552     0.888    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.398     1.427    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          0.269     1.741    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X46Y83         FDCE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.817     1.183    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X46Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[0]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X46Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.799%)  route 0.667ns (78.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.552     0.888    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.398     1.427    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          0.269     1.741    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X46Y83         FDCE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.817     1.183    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X46Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[5]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X46Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.799%)  route 0.667ns (78.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.552     0.888    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.398     1.427    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          0.269     1.741    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X46Y83         FDCE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.817     1.183    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X46Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[6]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X46Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.799%)  route 0.667ns (78.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.552     0.888    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.398     1.427    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          0.269     1.741    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X46Y83         FDCE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.817     1.183    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X46Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[7]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X46Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    Protogen_i/Matrix_Driver/inst/led_driver/bpp_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.875%)  route 0.664ns (78.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.552     0.888    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.398     1.427    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          0.266     1.738    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X49Y83         FDCE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.817     1.183    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X49Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[2]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.875%)  route 0.664ns (78.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.552     0.888    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.398     1.427    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          0.266     1.738    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X49Y83         FDCE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.817     1.183    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X49Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[3]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.875%)  route 0.664ns (78.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.552     0.888    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.398     1.427    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          0.266     1.738    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X49Y83         FDCE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.817     1.183    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X49Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[4]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.764%)  route 0.669ns (78.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.552     0.888    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.398     1.427    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          0.270     1.742    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X48Y83         FDCE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.817     1.183    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X48Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[0]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.764%)  route 0.669ns (78.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.552     0.888    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.398     1.427    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          0.270     1.742    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X48Y83         FDCE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.817     1.183    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X48Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[1]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.764%)  route 0.669ns (78.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.552     0.888    Protogen_i/rst_Zynq_62M/U0/slowest_sync_clk
    SLICE_X52Y96         FDRE                                         r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Protogen_i/rst_Zynq_62M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.398     1.427    Protogen_i/Matrix_Driver/inst/led_driver/panel_resetn
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2/O
                         net (fo=43, routed)          0.270     1.742    Protogen_i/Matrix_Driver/inst/led_driver/s_rgb1[2]_i_2_n_0
    SLICE_X48Y83         FDCE                                         f  Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Protogen_i/Zynq/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Protogen_i/Zynq/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Protogen_i/Zynq/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=83, routed)          0.817     1.183    Protogen_i/Matrix_Driver/inst/led_driver/panel_clk
    SLICE_X48Y83         FDCE                                         r  Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[5]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    Protogen_i/Matrix_Driver/inst/led_driver/col_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.686    





