Reading OpenROAD database at '/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/23-openroad-globalplacementskipio/pm32.odb'…
Reading library file at '/home/npanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] place_pins args: -min_distance 3
Found 0 macro blocks.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           174
[INFO PPL-0002] Number of I/O             132
[INFO PPL-0003] Number of I/O w/sink      132
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 6984.95 um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                92     345.33
  Tap cell                                216     270.26
  Inverter                                164     615.59
  Sequential cell                         170    4426.75
  Multi-Input combinational cell          348    3036.66
  Total                                   990    8694.59
Writing OpenROAD database to '/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/24-openroad-ioplacement/pm32.odb'…
Writing netlist to '/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/24-openroad-ioplacement/pm32.nl.v'…
Writing powered netlist to '/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/24-openroad-ioplacement/pm32.pnl.v'…
Writing layout to '/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/24-openroad-ioplacement/pm32.def'…
Writing timing constraints to '/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/24-openroad-ioplacement/pm32.sdc'…
