

================================================================
== Vivado HLS Report for 'copy_tensor'
================================================================
* Date:           Mon Jan  7 16:14:07 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   12|   12|         6|          -|          -|     2|    no    |
        | + Loop 1.1      |    4|    4|         4|          -|          -|     1|    no    |
        |  ++ Loop 1.1.1  |    1|    1|         1|          -|          -|     1|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    172|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     51|
|Register         |        -|      -|     155|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     155|    223|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp3_fu_164_p2                 |     *    |      3|  0|  20|          32|          32|
    |k_1_fu_138_p2                  |     +    |      0|  0|  10|           2|           1|
    |next_mul_fu_127_p2             |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_158_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp_s_fu_172_p2                |     +    |      0|  0|  39|          32|          32|
    |exitcond2_fu_132_p2            |   icmp   |      0|  0|   9|           2|           3|
    |in2_1_V_read_assign_fu_148_p3  |  select  |      0|  0|  16|           1|          16|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      3|  0| 172|         133|         148|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |k_reg_79        |   9|          2|    2|          4|
    |phi_mul_reg_90  |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  51|         10|   35|         74|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |i_reg_115                    |   1|   0|    1|          0|
    |in2_1_V_read_assign_reg_215  |  16|   0|   16|          0|
    |j_reg_102                    |   1|   0|    1|          0|
    |k_1_reg_210                  |   2|   0|    2|          0|
    |k_reg_79                     |   2|   0|    2|          0|
    |next_mul_reg_202             |  32|   0|   32|          0|
    |phi_mul_reg_90               |  32|   0|   32|          0|
    |tmp3_reg_225                 |  32|   0|   32|          0|
    |tmp_reg_220                  |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 155|   0|  155|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  copy_tensor | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  copy_tensor | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  copy_tensor | return value |
|ap_done         | out |    1| ap_ctrl_hs |  copy_tensor | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  copy_tensor | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  copy_tensor | return value |
|in1_V_address0  | out |    3|  ap_memory |     in1_V    |     array    |
|in1_V_ce0       | out |    1|  ap_memory |     in1_V    |     array    |
|in1_V_we0       | out |    1|  ap_memory |     in1_V    |     array    |
|in1_V_d0        | out |   16|  ap_memory |     in1_V    |     array    |
|in2_0_V_read    |  in |   16|   ap_none  | in2_0_V_read |    scalar    |
|in2_1_V_read    |  in |   16|   ap_none  | in2_1_V_read |    scalar    |
|size1_x         |  in |   32|   ap_none  |    size1_x   |    scalar    |
|size1_y         |  in |   32|   ap_none  |    size1_y   |    scalar    |
+----------------+-----+-----+------------+--------------+--------------+

