# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 14:13:41 on Apr 14,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=01
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0
# 
#             Queue Advance=00
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 14:16:44 on Apr 14,2024, Elapsed time: 0:03:03
# Errors: 0, Warnings: 3
# vsim -gui work.testbench 
# Start time: 14:16:44 on Apr 14,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=01 
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify testbench of Data Hazard=0 Queue Advance=00 
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=01
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=00
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=10
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Queue Advance=0 Notify Testbench of Data Hazard=00
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0100
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0000
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1, funct3_2=0000
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0, funct3_2=0000
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1b00
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0b00
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
run 100
# 
# 
#             Time=100 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=105 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=110 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=115 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=120 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=125 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=130 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=135 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=140 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=145 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=150 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=155 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=160 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=165 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=170 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=175 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=180 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=185 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=190 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=195 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Dual instruction dispatch verified at time:                  200ns
run 100
# 
# 
#             Time=200 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=205 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=215 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=220 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=225 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=230 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=235 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=240 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=245 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=255 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=260 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=265 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=270 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=275 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=280 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=285 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=290 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=295 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
run 100
# 
# 
#             Time=300 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=310 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=315 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=320 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=325 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=330 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=335 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=340 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=345 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=350 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=355 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=360 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=370 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=375 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=380 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=390 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
run 100
# 
# 
#             Time=400 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=405 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=410 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=415 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=420 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=425 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=430 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=435 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=440 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=445 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=450 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=460 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=465 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=470 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=475 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=480 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=485 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=490 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# 
# 
#             Time=495 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
run 100
# 
# 
#             Time=500 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# ** Error: Store operation failed, incorrect write data. Expected feedbeef, got 00000000
#    Time: 505 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 623
# 
# 
#             Time=505 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=510 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# No operation instruction completed
# 
# 
#             Time=515 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=520 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=525 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=530 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=535 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=540 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=545 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# Dual instruction dispatch verified at                  550
# 
# 
#             Time=550 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1, Queue Advance=0, funct3_1=02
# 
# WAR Test completed successfully.
# 
# 
#             Time=555 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=1, funct3_1=12
# 
# 
#             Time=560 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=1, funct3_1=12
# 
# 
#             Time=565 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=570 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=575 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=580 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=585 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=590 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=595 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 600 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
run 100
# 
# 
#             Time=600 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=605 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=610 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=615 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=620 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=625 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=630 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=635 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=640 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=645 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=650 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=655 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=660 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=665 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=670 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=675 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=680 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=685 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=690 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=695 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
run 100
# 
# 
#             Time=700 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=705 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=710 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=715 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=720 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=725 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=730 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=735 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=740 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=745 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=750 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=755 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=760 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=765 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=770 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=775 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=780 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=785 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=790 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=795 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0000
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
run 400
# 
# 
#             Time=100 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=105 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=110 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=115 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=120 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=125 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=130 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=135 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=140 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=145 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=150 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=155 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=160 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=165 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=170 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=175 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=180 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=185 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=190 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=195 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0000
# 
# 
#             Time=205 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0000
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=215 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=220 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=225 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=230 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=235 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=240 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=245 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0000
# 
# 
#             Time=255 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0000
# 
# 
#             Time=260 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=265 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=270 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=275 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=280 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=285 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=290 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=295 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=300 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=310 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=315 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=320 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=325 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=330 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=335 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=340 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=345 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=350 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=355 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=360 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0000
# 
# 
#             Time=370 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0000
# 
# 
#             Time=375 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=380 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# 
#             Time=390 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0000
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0000
# 
# 
#             Time=400 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0000
# 
# 
#             Time=405 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=410 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=415 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=420 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=425 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=430 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=435 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=440 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=445 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=450 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0100
# 
# 
#             Time=460 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0100
# 
# 
#             Time=465 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=470 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=475 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=480 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=485 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=490 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# 
# 
#             Time=495 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
run 200
# 
# 
#             Time=500 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# ** Error: Store operation failed, incorrect write data. Expected feedbeef, got 00000000
#    Time: 505 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 623
# 
# 
#             Time=505 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# 
#             Time=510 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0100
# 
# No operation instruction completed
# 
# 
#             Time=515 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0100
# 
# 
#             Time=520 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0100
# 
# 
#             Time=525 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=530 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=535 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=540 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=545 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# Dual instruction dispatch verified at                  550
# 
# 
#             Time=550 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# WAR Test completed successfully.
# 
# 
#             Time=555 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=1, funct3_1=1 funct3_2=0102
# 
# 
#             Time=560 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=1, funct3_1=1 funct3_2=0102
# 
# 
#             Time=565 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0102
# 
# 
#             Time=570 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=0102
# 
# 
#             Time=575 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=580 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=585 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=590 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=595 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 600 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
# 
# 
#             Time=600 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=605 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=610 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=615 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=620 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=625 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=630 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=635 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=640 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=645 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=650 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=655 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=660 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=665 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=670 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=675 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=680 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=685 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=690 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# 
# 
#             Time=695 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=0102
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 14:29:10 on Apr 14,2024, Elapsed time: 0:12:26
# Errors: 2, Warnings: 2
# vsim -gui work.testbench 
# Start time: 14:29:10 on Apr 14,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 400
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=000
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=100 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=105 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=110 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=115 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=120 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=125 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=130 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=135 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=140 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=145 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=150 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=155 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=160 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=165 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=170 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=175 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=180 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=185 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=190 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=195 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=000
# 
# 
#             Time=205 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=000
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=215 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=220 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=225 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=230 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=235 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=240 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=245 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=000
# 
# 
#             Time=255 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=000
# 
# 
#             Time=260 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=265 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=270 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=275 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=280 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=285 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=290 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=295 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=300 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=310 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=315 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=320 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=325 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=330 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=335 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=340 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=345 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=350 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=355 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=360 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=000
# 
# 
#             Time=370 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=000
# 
# 
#             Time=375 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=380 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# 
#             Time=390 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=0 funct3_2=000
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=1 funct3_2=000
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 400
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=100
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=100 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=105 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=110 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=115 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=120 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=125 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=130 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=135 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=140 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=145 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=150 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=155 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=160 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=165 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=170 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=175 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=180 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=185 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=190 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=195 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=100
# 
# 
#             Time=205 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=100
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=215 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=220 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=225 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=230 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=235 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=240 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=245 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=100
# 
# 
#             Time=255 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=100
# 
# 
#             Time=260 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=265 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=270 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=275 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=280 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=285 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=290 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=295 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=300 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=310 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=315 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=320 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=325 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=330 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=335 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=340 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=345 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=350 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=355 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=360 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=100
# 
# 
#             Time=370 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=100
# 
# 
#             Time=375 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=380 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# 
#             Time=390 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=000
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=100
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 400
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=100 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=105 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=110 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=115 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=120 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=125 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=130 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=135 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=140 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=145 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=150 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=155 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=160 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=165 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=170 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=175 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=180 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=185 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=190 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=195 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=205 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=215 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=220 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=225 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=230 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=235 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=240 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=245 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=255 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=260 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=265 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=270 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=275 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=280 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=285 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=290 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=295 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=300 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=310 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=315 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=320 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=325 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=330 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=335 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=340 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=345 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=350 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=355 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=360 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=370 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=375 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=380 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=390 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
run 100
# 
# 
#             Time=400 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=405 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=410 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=415 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=420 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=425 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=430 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=435 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=440 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=445 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=450 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=460 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=465 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=470 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=475 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=480 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=485 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=490 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# 
# 
#             Time=495 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
run 100
# 
# 
#             Time=500 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# ** Error: Store operation failed, incorrect write data. Expected feedbeef, got 00000000
#    Time: 505 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 623
# 
# 
#             Time=505 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=510 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# No operation instruction completed
# 
# 
#             Time=515 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=520 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=525 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=530 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=535 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=540 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=545 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# Dual instruction dispatch verified at                  550
# 
# 
#             Time=550 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1, Queue Advance=0, funct3_1=02
# 
# WAR Test completed successfully.
# 
# 
#             Time=555 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=1, funct3_1=12
# 
# 
#             Time=560 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=1, funct3_1=12
# 
# 
#             Time=565 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=570 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=575 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=580 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=585 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=590 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=595 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 600 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 400
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=100 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=105 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=110 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=115 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=120 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=125 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=130 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=135 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=140 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=145 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=150 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=155 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=160 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=165 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=170 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=175 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=180 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=185 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=190 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=195 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=205 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=215 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=220 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=225 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=230 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=235 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=240 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=245 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=255 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=260 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=265 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=270 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=275 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=280 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=285 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=290 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=295 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=300 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=310 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=315 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=320 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=325 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=330 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=335 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=340 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=345 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=350 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=355 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=360 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=370 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=375 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=380 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=390 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
run 100
# 
# 
#             Time=400 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=405 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=410 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=415 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=420 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=425 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=430 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=435 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=440 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=445 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=450 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=460 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=465 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=470 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=475 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=480 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=485 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=490 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# 
# 
#             Time=495 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
run 100
# 
# 
#             Time=500 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# ** Error: Store operation failed, incorrect write data. Expected feedbeef, got 00000000
#    Time: 505 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 623
# 
# 
#             Time=505 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=510 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# No operation instruction completed
# 
# 
#             Time=515 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=520 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=525 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=530 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=535 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=540 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=545 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# Dual instruction dispatch verified at                  550
# 
# 
#             Time=550 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1, Queue Advance=0, funct3_1=02
# 
# WAR Test completed successfully.
# 
# 
#             Time=555 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=1, funct3_1=12
# 
# 
#             Time=560 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=1, funct3_1=12
# 
# 
#             Time=565 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=570 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=575 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=580 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=585 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=590 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=595 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
run 100
# 
# 
#             Time=600 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=605 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=610 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=615 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=620 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=625 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=630 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=635 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=640 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=645 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=650 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=655 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=660 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=665 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=670 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 675 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
# 
# 
#             Time=675 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=680 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=685 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=690 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=695 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
run 100
# 
# 
#             Time=700 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=705 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=710 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=715 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=720 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=725 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=730 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=735 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=740 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=745 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=750 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=755 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=760 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=765 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=770 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=775 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=780 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=785 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=790 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=795 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 400
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=100 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=105 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=110 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=115 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=120 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=125 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=130 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=135 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=140 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=145 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=150 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=155 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=160 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=165 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=170 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=175 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=180 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=185 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=190 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=195 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=205 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=215 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=220 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=225 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=230 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=235 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=240 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=245 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=255 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=260 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=265 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=270 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=275 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=280 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=285 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=290 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=295 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=300 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=310 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=315 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=320 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=325 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=330 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=335 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=340 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=345 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=350 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=355 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=360 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=370 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=375 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=380 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# 
#             Time=390 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=00
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
run 100
# 
# 
#             Time=400 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=10
# 
# 
#             Time=405 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=410 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=415 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=420 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=425 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=430 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=435 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=440 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=445 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=450 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=460 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=465 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=470 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=475 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=480 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=485 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=490 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# 
# 
#             Time=495 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
run 100
# 
# 
#             Time=500 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# ** Error: Store operation failed, incorrect write data. Expected feedbeef, got 00000000
#    Time: 505 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 623
# 
# 
#             Time=505 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=510 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# No operation instruction completed
# 
# 
#             Time=515 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=520 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0010011 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=525 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=530 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=535 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=540 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=545 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# Dual instruction dispatch verified at                  550
# 
# 
#             Time=550 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1, Queue Advance=0, funct3_1=02
# 
# WAR Test completed successfully.
# 
# 
#             Time=555 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=1, funct3_1=12
# 
# 
#             Time=560 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=1, funct3_1=12
# 
# 
#             Time=565 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=570 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=12
# 
# 
#             Time=575 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=580 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=585 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=590 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=595 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
run 100
# 
# 
#             Time=600 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=605 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=610 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=615 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=620 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=625 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=630 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=635 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=640 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=645 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=650 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=655 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=660 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=665 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=670 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=675 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=680 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=685 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=690 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=695 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
run 100
# 
# 
#             Time=700 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=705 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=710 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=715 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=720 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=725 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=730 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=735 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=740 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=745 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=750 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=755 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=760 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=765 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=770 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=775 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=780 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=785 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=790 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=795 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
run 100
# 
# 
#             Time=800 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=805 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=810 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=815 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=820 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 825 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
# 
# 
#             Time=825 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=830 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=835 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=840 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=845 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=850 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=855 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=860 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=865 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=870 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=875 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=880 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=885 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=890 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=895 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
run 100
# 
# 
#             Time=900 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=905 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=910 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=915 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=920 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=925 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=930 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=935 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=940 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=945 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=950 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=955 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=960 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=965 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=970 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=975 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=980 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=985 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=990 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# 
# 
#             Time=995 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0100011 RS1=00000 RS2=00101 Add=01010 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0 RD2=0000011 RS1=01010 RS2=00101 Add=00100 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0, Queue Advance=0, funct3_1=02
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 14:37:31 on Apr 14,2024, Elapsed time: 0:08:21
# Errors: 2, Warnings: 2
# vsim -gui work.testbench 
# Start time: 14:37:31 on Apr 14,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# 
# 
#             Time=0 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=5 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=10 | clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=15 | clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=20 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=25 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=30 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0000000 RS1=00000 RS2=00000 Add=00000 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=35 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=40 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=45 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=50 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=55 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=60 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=65 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=70 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=75 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=80 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=85 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=90 | clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# 
# 
#             Time=95 | clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0 RD1=0110011 RS1=00011 RS2=00001 Add=00010 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0 RD2=0110011 RS1=00100 RS2=00010 Add=00100 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=00
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=000
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
run 100
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# Dual instruction dispatch verified at time:                  200ns
run 100
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=000
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=000
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=000
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=000
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
run 100
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=000
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=000
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=000
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=000
run 100
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=000
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=010
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=010
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
run 100
# 
# 
#             Time=500 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# ** Error: Store operation failed, incorrect write data. Expected feedbeef, got 00000000
#    Time: 505 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 623
# 
# 
#             Time=505 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=510 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# No operation instruction completed
# 
# 
#             Time=515 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=010
# 
# 
#             Time=520 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=010
# 
# 
#             Time=525 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=530 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=535 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=540 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=545 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# Dual instruction dispatch verified at                  550
# 
# 
#             Time=550 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# WAR Test completed successfully.
# 
# 
#             Time=555 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             Queue Advance=1, funct3_1=010
# 
# 
#             Time=560 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             Queue Advance=1, funct3_1=010
# 
# 
#             Time=565 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=010
# 
# 
#             Time=570 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=010
# 
# 
#             Time=575 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=580 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=585 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=590 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# 
# 
#             Time=595 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=010
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 600 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=1, funct3_1=000
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0 Queue Advance=0, funct3_1=000
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
run 100
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# Dual instruction dispatch verified at time:                  200ns
run 100
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
run 100
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
run 100
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=10
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=10
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
run 100
# 
# 
#             Time=500 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# ** Error: Store operation failed, incorrect write data. Expected feedbeef, got 00000000
#    Time: 505 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 623
# 
# 
#             Time=505 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=510 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# No operation instruction completed
# 
# 
#             Time=515 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=10
# 
# 
#             Time=520 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=10
# 
# 
#             Time=525 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=530 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=535 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=540 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=545 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# Dual instruction dispatch verified at                  550
# 
# 
#             Time=550 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# WAR Test completed successfully.
# 
# 
#             Time=555 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             Queue Advance=1, funct3_1=10
# 
# 
#             Time=560 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             Queue Advance=1, funct3_1=10
# 
# 
#             Time=565 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=10
# 
# 
#             Time=570 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=10
# 
# 
#             Time=575 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=580 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=585 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=590 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=595 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 600 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
run 100
# 
# 
#             Time=600 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=605 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=610 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=615 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=620 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=625 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=630 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=635 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=640 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=645 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=650 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=655 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=660 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=665 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=670 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=675 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=680 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=685 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=690 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=695 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
run 100
# 
# 
#             Time=700 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=705 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=710 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=715 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=720 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=725 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=730 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=735 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=740 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=745 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=750 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=755 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=760 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=765 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=770 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=775 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=780 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=785 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=790 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=795 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
run 100
# 
# 
#             Time=800 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=805 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=810 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=815 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=820 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=825 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=830 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=835 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=840 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=845 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=850 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=855 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=860 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=865 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=870 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=875 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=880 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=885 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=890 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# 
# 
#             Time=895 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=10
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
run 100
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# Dual instruction dispatch verified at time:                  200ns
run 100
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
run 100
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
run 100
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=2
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=2
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
run 100
# 
# 
#             Time=500 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# ** Error: Store operation failed, incorrect write data. Expected feedbeef, got 00000000
#    Time: 505 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 623
# 
# 
#             Time=505 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=510 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# No operation instruction completed
# 
# 
#             Time=515 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=2
# 
# 
#             Time=520 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=2
# 
# 
#             Time=525 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=530 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=535 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=540 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=545 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# Dual instruction dispatch verified at                  550
# 
# 
#             Time=550 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# WAR Test completed successfully.
# 
# 
#             Time=555 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             Queue Advance=1, funct3_1=2
# 
# 
#             Time=560 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             Queue Advance=1, funct3_1=2
# 
# 
#             Time=565 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=2
# 
# 
#             Time=570 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=2
# 
# 
#             Time=575 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=580 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=585 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=590 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=595 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 600 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
run 100
# 
# 
#             Time=600 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=605 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=610 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=615 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=620 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=625 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=630 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=635 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=640 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=645 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=650 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=655 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=660 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=665 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=670 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=675 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=680 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=685 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=690 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=695 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
run 100
# 
# 
#             Time=700 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=705 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=710 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=715 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=720 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=725 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=730 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=735 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=740 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=745 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=750 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=755 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=760 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=765 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=770 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=775 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=780 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=785 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=790 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
# 
# 
#             Time=795 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1, funct3_1=0000
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0, funct3_1=0000
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv failed with 1 errors.
# Compile of topmodule.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=000 funct3_2=000
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000 funct3_2=000
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv failed with 1 errors.
# Compile of topmodule.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0000
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0000
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=000
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=000
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
run 100
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Dual instruction dispatch verified at time:                  200ns
run 100
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
run 100
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
run 100
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=2
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=2
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=2
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=000
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=000
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
run 100
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Dual instruction dispatch verified at time:                  200ns
run 100
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
run 100
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
run 100
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
run 100
# 
# 
#             Time=500 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# ** Error: Store operation failed, incorrect write data. Expected feedbeef, got 00000000
#    Time: 505 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 623
# 
# 
#             Time=505 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=510 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# No operation instruction completed
# 
# 
#             Time=515 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=520 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=525 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=530 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=535 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=540 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=545 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Dual instruction dispatch verified at                  550
# 
# 
#             Time=550 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# WAR Test completed successfully.
# 
# 
#             Time=555 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=560 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=565 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=570 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=575 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=580 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=585 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=590 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=595 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             Queue Advance=0 funct3_1=10
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 600 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 800
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=500 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# ** Error: Store operation failed, incorrect write data. Expected feedbeef, got 00000000
#    Time: 505 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 623
# 
# 
#             Time=505 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=510 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# No operation instruction completed
# 
# 
#             Time=515 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=520 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=525 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=530 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=535 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=540 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=545 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Dual instruction dispatch verified at                  550
# 
# 
#             Time=550 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# WAR Test completed successfully.
# 
# 
#             Time=555 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=560 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=565 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=570 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=575 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=580 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=585 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=590 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=595 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 600 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
# 
# 
#             Time=600 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=605 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=610 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=615 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=620 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=625 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=630 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=635 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=640 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=645 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=650 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=655 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=660 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=665 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=670 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=675 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=680 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=685 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=690 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=695 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=700 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=705 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=710 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=715 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=720 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=725 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=730 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=735 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=740 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=745 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=750 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=755 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=760 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=765 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=770 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=775 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=780 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=785 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=790 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=795 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 800
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# BILLS mafia
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# BILLS mafia
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=500 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# ** Error: Store operation failed, incorrect write data. Expected feedbeef, got 00000000
#    Time: 505 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 623
# BILLS mafia
# 
# 
#             Time=505 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=510 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# No operation instruction completed
# 
# 
#             Time=515 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=520 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=525 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=530 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=535 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=540 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=545 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Dual instruction dispatch verified at                  550
# 
# 
#             Time=550 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# WAR Test completed successfully.
# 
# 
#             Time=555 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=560 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=565 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=570 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=575 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=580 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=585 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=590 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=595 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 600 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
# 
# 
#             Time=600 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=605 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=610 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=615 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=620 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=625 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=630 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=635 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=640 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=645 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=650 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=655 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=660 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=665 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=670 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=675 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=680 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=685 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=690 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=695 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=700 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=705 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=710 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=715 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=720 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=725 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=730 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=735 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=740 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=745 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=750 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=755 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=760 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=765 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=770 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=775 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=780 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=785 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=790 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=795 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 600
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# BILLS mafia
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# BILLS mafia
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=500 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# BILLS mafia
# 
# 
#             Time=505 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=510 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=515 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=520 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=525 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=530 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=535 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=540 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=545 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=550 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=555 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=560 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=565 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=570 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=575 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=580 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=585 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=590 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct write data. Expected feedbeef, got feedbeef
# 
# 
#             Time=595 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 600
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Add operation result is correct. Expected 00000005, got 00000005
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# BILLS mafia
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# BILLS mafia
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=500 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# BILLS mafia
# 
# 
#             Time=505 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=510 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct write data. Expected feedbeef, got feedbeef
# 
# 
#             Time=515 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=520 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# No operation instruction completed
# 
# 
#             Time=525 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=530 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=535 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=540 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=545 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=550 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=555 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Dual instruction dispatch verified at                  560
# 
# 
#             Time=560 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# WAR Test completed successfully.
# 
# 
#             Time=565 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=570 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=575 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=580 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=585 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=590 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=595 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
run 60
# 
# 
#             Time=600 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=605 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 610 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
# 
# 
#             Time=610 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=615 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=620 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=625 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=630 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=635 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=640 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=645 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=650 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=655 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 600
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Add operation result is correct. Expected 00000005, got 00000005
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:1
# first_entry_type_store1:0
# BILLS mafia
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# type_store1:1
# first_entry_type_store1:0
# BILLS mafia
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=500 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:1
# first_entry_type_store1:0
# BILLS mafia
# 
# 
#             Time=505 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=510 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct write data. Expected feedbeef, got feedbeef
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=515 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=520 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# No operation instruction completed
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=525 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=530 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=535 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=540 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=545 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=550 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:0
# first_entry_type_store1:1
# 
# 
#             Time=555 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Dual instruction dispatch verified at                  560
# 
# 
#             Time=560 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:0
# first_entry_type_store1:1
# 
# WAR Test completed successfully.
# 
# 
#             Time=565 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=570 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_store1:0
# first_entry_type_store1:1
# 
# 
#             Time=575 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=580 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_store1:0
# first_entry_type_store1:1
# 
# 
#             Time=585 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=590 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:0
# first_entry_type_store1:1
# 
# 
#             Time=595 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
run 100
# 
# 
#             Time=600 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=605 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 610 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
# 
# 
#             Time=610 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=615 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=620 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=625 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=630 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=635 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=640 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=645 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=650 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=655 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=660 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=665 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=670 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=675 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=680 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=685 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=690 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=695 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 600
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Add operation result is correct. Expected 00000005, got 00000005
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:0
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:0
# BILLS mafia
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:0
# BILLS mafia
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=500 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:0
# BILLS mafia
# 
# 
#             Time=505 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=510 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct write data. Expected feedbeef, got feedbeef
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=515 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=520 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# No operation instruction completed
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=525 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=530 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=535 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=540 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=545 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=550 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# 
# 
#             Time=555 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Dual instruction dispatch verified at                  560
# 
# 
#             Time=560 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# 
# WAR Test completed successfully.
# 
# 
#             Time=565 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=570 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# 
# 
#             Time=575 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=580 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# 
# 
#             Time=585 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=590 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# 
# 
#             Time=595 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
run 100
# 
# 
#             Time=600 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=605 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 610 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
# 
# 
#             Time=610 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=615 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=620 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=625 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=630 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=635 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=640 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=645 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=650 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=655 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=660 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=665 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=670 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=675 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=680 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=685 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=690 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# 
# 
#             Time=695 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 600
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Add operation result is correct. Expected 00000005, got 00000005
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=500 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=505 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=510 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct write data. Expected feedbeef, got feedbeef
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:1
# 
# 
#             Time=515 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=520 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# No operation instruction completed
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:1
# 
# 
#             Time=525 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=530 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=535 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=540 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=545 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=550 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=555 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Dual instruction dispatch verified at                  560
# 
# 
#             Time=560 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# start_memory_write1:0
# 
# WAR Test completed successfully.
# 
# 
#             Time=565 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=570 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=575 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=580 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=585 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=590 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=595 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
run 100
# 
# 
#             Time=600 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=605 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# ** Error: 
# Failed to dispatch dual instructions simultaneously.
#    Time: 610 ps  Scope: testbench File: C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv Line: 670
# 
# 
#             Time=610 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=615 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=620 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=625 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=630 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=635 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=640 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=645 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=650 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=655 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=660 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=665 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=670 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=675 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=680 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=685 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=690 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=695 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 600
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Add operation result is correct. Expected 00000005, got 00000005
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=500 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=505 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=510 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct write data. Expected feedbeef, got feedbeef
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:1
# 
# 
#             Time=515 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=520 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# No operation instruction completed
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:1
# sureeeeeeeeeeeee
# 
# 
#             Time=525 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=530 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# sureeeeeeeeeeeee
# 
# 
#             Time=535 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=540 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:1
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=545 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=550 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=555 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Dual instruction dispatch verified at                  560
# 
# 
#             Time=560 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# start_memory_write1:0
# 
# WAR Test completed successfully.
# 
# 
#             Time=565 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=570 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=575 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=580 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=585 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=590 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:1
# start_memory_write1:0
# 
# 
#             Time=595 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# Compile of adder_unit.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of instruction_queue.sv was successful.
# Compile of memory_unit.sv was successful.
# Compile of multiplier_unit.sv was successful.
# Compile of register_file.sv was successful.
# Compile of testbench.sv was successful with warnings.
# Compile of topmodule.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.instruction_queue
# Loading work.instruction_decoder
# Loading work.register_file
# Loading work.memory_unit
# Loading work.dispatch_unit
# Loading work.adder_unit
# Loading work.multiplier_unit
run 600
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
#             Time=0 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=5 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=10 clk=0 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=15 clk=1 reset=1 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=20 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=25 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=30 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000000 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000000 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=35 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=40 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=45 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=50 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=55 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=60 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=65 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=70 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=75 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=80 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=85 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=90 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=95 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=100 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=105 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=110 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=115 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=120 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=125 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=130 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=135 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=140 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=145 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=150 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:1
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=155 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=160 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=165 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=170 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=175 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=180 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=185 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=190 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=195 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Dual instruction dispatch verified at time:                  200ns
# 
# 
#             Time=200 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=205 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# Adder operation started at time:                  210
# 
# 
#             Time=210 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=215 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=220 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=225 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=230 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=235 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=240 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=245 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Adder operation completed successfully within 4 cycles at time:                  250
# 
# 
#             Time=250 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=255 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=260 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=265 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=270 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=275 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=280 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=285 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=290 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=295 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=300 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# Multiplier operation started at time:                  305
# 
# 
#             Time=305 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=310 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=315 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=320 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=325 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=330 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=335 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=340 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=345 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=350 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=355 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=360 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiplier operation completed successfully within 6 cycles at time:                  365
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=365 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=370 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=375 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=380 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=0 Mul=1 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Add operation result is correct. Expected 00000005, got 00000005
# type_add1:0
# first_entry_type_add1:0
# type_mul1:1
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=385 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=390 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# Multiply operation result is correct. Expected 0000000f, got 0000000f
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=395 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# 
# 
#             Time=400 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0110011 RD1=00011 RS1=00001 RS2=00010 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0110011 RD2=00100 RS1=00010 RS2=00100 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=0
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=405 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=410 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=1 Mul=0 Load=0 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=1 Load=0 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:1
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=415 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=420 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=425 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=430 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=435 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=440 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=445 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=450 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Load operation completed successfully. Expected feedbeef, got feedbeef
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=455 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=460 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=465 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=470 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=475 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=480 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=485 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=490 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct memory address. Expected 0000000a, got 0000000a
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=495 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=500 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:1
# 
# 
#             Time=505 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=510 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Store operation passed with correct write data. Expected feedbeef, got feedbeef
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:1
# sureeeeeeeeeeeee
# 
# 
#             Time=515 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=520 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# No operation instruction completed
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:0
# sureeeeeeeeeeeee
# 
# 
#             Time=525 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=530 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=0, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:0
# 
# 
#             Time=535 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=540 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:1
# 
# 
#             Time=545 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=550 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:1
# 
# 
#             Time=555 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# Dual instruction dispatch verified at                  560
# 
# 
#             Time=560 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:1
# 
# WAR Test completed successfully.
# 
# 
#             Time=565 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=570 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:1
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:1
# 
# 
#             Time=575 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=580 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0000011 RD1=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:1
# 
# 
#             Time=585 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=590 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:1
# first_entry_type_load1:0
# type_store1:0
# first_entry_type_store1:0
# start_memory_write1:1
# 
# 
#             Time=595 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
run 100
# 
# 
#             Time=600 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:1
# 
# 
#             Time=605 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# Dual instruction dispatch verified at                  610
# 
# 
#             Time=610 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:1
# 
# RAW Test completed successfully.
# 
# 
#             Time=615 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=1, start_memory_read2=1
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=620 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=1, start_memory_read2=1
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:1
# 
# 
#             Time=625 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=630 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0000011 RD2=01010 RS1=00101 RS2=00100 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:1
# 
# 
#             Time=635 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=640 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=1 Store=0 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:1
# 
# 
#             Time=645 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# 
#             Time=650 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:1
# 
# 
#             Time=655 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# 
# Dual instruction dispatch verified at                  660
# 
# 
#             Time=660 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=1 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=1
# 
#             Queue Advance=0 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:1
# 
# WAW Test completed successfully.
# 
# 
#             Time=665 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=1, start_memory_read2=1
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=670 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=1
# 
#             start_memory_write1=1, start_memory_read2=1
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:1
# start_memory_write1:1
# 
# 
#             Time=675 clk=1 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# 
# 
#             Time=680 clk=0 reset=0 simulation_end=0
# 
#             Dispatch1: Opcode=0100011 RD1=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0100011 RD2=00000 RS1=00101 RS2=01010 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=1 funct3_1=10
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:1
# 
# Data Hazards Test completed successfully.
# 
# 
#             Time=685 clk=1 reset=0 simulation_end=1
# 
#             Dispatch1: Opcode=0010011 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# 
# 
#             Time=690 clk=0 reset=0 simulation_end=1
# 
#             Dispatch1: Opcode=0010011 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=1 NOP=0 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=1 NOP=0
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
# type_add1:0
# first_entry_type_add1:0
# type_mul1:0
# first_entry_type_mul1:0
# type_load1:0
# first_entry_type_load1:0
# type_store1:1
# first_entry_type_store1:0
# start_memory_write1:1
# 
# 
#             Time=695 clk=1 reset=0 simulation_end=1
# 
#             Dispatch1: Opcode=0010011 RD1=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1 
# 
#             Dispatch2: Opcode=0010011 RD2=00000 RS1=00000 RS2=00000 Add=0 Mul=0 Load=0 Store=0 NOP=1
# 
#             Data Hazard=0 Notify Testbench of Data Hazard=0
# 
#             start_memory_write1=1, start_memory_read2=0
# 
#             Queue Advance=0 funct3_1=0
