<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed May  1 16:05:07 2024" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo-z7-10:part0:1.2" DEVICE="7z010" NAME="vespa_soc" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UartSlave_0" PORT="i_Clk"/>
        <CONNECTION INSTANCE="GPIO_Slave_0" PORT="i_Clk"/>
        <CONNECTION INSTANCE="vespa_cpu_0" PORT="i_Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RST" SIGIS="undef" SIGNAME="External_Ports_RST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UartSlave_0" PORT="i_Rst"/>
        <CONNECTION INSTANCE="GPIO_Slave_0" PORT="i_Rst"/>
        <CONNECTION INSTANCE="vespa_cpu_0" PORT="i_Rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Rx" SIGIS="undef" SIGNAME="External_Ports_Rx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UartSlave_0" PORT="i_Rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Tx" SIGIS="undef" SIGNAME="UartSlave_0_o_Tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UartSlave_0" PORT="o_Tx"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="4" FULLNAME="/CustomInterconnect_0" HWVERSION="1.0" INSTANCE="CustomInterconnect_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CustomInterconnect" VLNV="user.org:user:CustomInterconnect:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="vespa_soc_CustomInterconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="i_WEnable" SIGIS="undef" SIGNAME="vespa_cpu_0_o_WEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vespa_cpu_0" PORT="o_WEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_WAddr" RIGHT="0" SIGIS="undef" SIGNAME="vespa_cpu_0_o_WAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vespa_cpu_0" PORT="o_WAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_WData" RIGHT="0" SIGIS="undef" SIGNAME="vespa_cpu_0_o_WData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vespa_cpu_0" PORT="o_WData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_REnable" SIGIS="undef" SIGNAME="vespa_cpu_0_o_REnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vespa_cpu_0" PORT="o_REnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_RAddr" RIGHT="0" SIGIS="undef" SIGNAME="vespa_cpu_0_o_RAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vespa_cpu_0" PORT="o_RAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_RData" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_RData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vespa_cpu_0" PORT="i_RData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_WEnable_0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WEnable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMemory_0" PORT="i_WEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_WAddr_0" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WAddr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMemory_0" PORT="i_WAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_WData_0" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WData_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMemory_0" PORT="i_WData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_REnable_0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_REnable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMemory_0" PORT="i_REnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_RAddr_0" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_RAddr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMemory_0" PORT="i_RAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_RData_0" RIGHT="0" SIGIS="undef" SIGNAME="DataMemory_0_o_RData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMemory_0" PORT="o_RData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_WEnable_1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="o_WAddr_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="o_WData_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_REnable_1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="o_RAddr_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="i_RData_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_WEnable_2" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WEnable_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIO_Slave_0" PORT="i_WEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_WAddr_2" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WAddr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIO_Slave_0" PORT="i_WAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_WData_2" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WData_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIO_Slave_0" PORT="i_WData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_REnable_2" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_REnable_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIO_Slave_0" PORT="i_REnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_RAddr_2" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_RAddr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIO_Slave_0" PORT="i_RAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_RData_2" RIGHT="0" SIGIS="undef" SIGNAME="GPIO_Slave_0_o_RData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIO_Slave_0" PORT="o_RData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_WEnable_3" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WEnable_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UartSlave_0" PORT="i_WEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_WAddr_3" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WAddr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UartSlave_0" PORT="i_WAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_WData_3" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WData_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UartSlave_0" PORT="i_WData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_REnable_3" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_REnable_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UartSlave_0" PORT="i_REnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_RAddr_3" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_RAddr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UartSlave_0" PORT="i_RAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_RData_3" RIGHT="0" SIGIS="undef" SIGNAME="UartSlave_0_o_RData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UartSlave_0" PORT="o_RData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_WEnable_4" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="o_WAddr_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="o_WData_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_REnable_4" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="o_RAddr_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="i_RData_4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_WEnable_5" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WEnable_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS2_0" PORT="i_WEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_WAddr_5" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WAddr_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS2_0" PORT="i_WAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_WData_5" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WData_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS2_0" PORT="i_WData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_REnable_5" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_REnable_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS2_0" PORT="i_REnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_RAddr_5" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_RAddr_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS2_0" PORT="i_RAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_RData_5" RIGHT="0" SIGIS="undef" SIGNAME="PS2_0_o_RData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS2_0" PORT="o_RData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_WEnable_6" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="o_WAddr_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="o_WData_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_REnable_6" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="o_RAddr_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="i_RData_6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_WEnable_7" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WEnable_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timerSlave_0" PORT="i_WEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_WAddr_7" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WAddr_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timerSlave_0" PORT="i_WAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_WData_7" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WData_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timerSlave_0" PORT="i_WData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_REnable_7" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_REnable_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timerSlave_0" PORT="i_REnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_RAddr_7" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_RAddr_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timerSlave_0" PORT="i_RAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_RData_7" RIGHT="0" SIGIS="undef" SIGNAME="timerSlave_0_o_RData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timerSlave_0" PORT="o_RData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataMemory_0" HWVERSION="1.0" INSTANCE="DataMemory_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMemory" VLNV="user.org:user:DataMemory:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="vespa_soc_DataMemory_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_Clk" SIGIS="clk" SIGNAME="vespa_cpu_0_o_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vespa_cpu_0" PORT="o_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="vespa_cpu_0_o_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vespa_cpu_0" PORT="o_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_WEnable" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WEnable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WEnable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_WAddr" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WAddr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WAddr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_WData" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WData_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WData_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_REnable" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_REnable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_REnable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_RAddr" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_RAddr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_RAddr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_RData" RIGHT="0" SIGIS="undef" SIGNAME="DataMemory_0_o_RData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="i_RData_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Err" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_MemBusy" SIGIS="undef" SIGNAME="DataMemory_0_o_MemBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vespa_cpu_0" PORT="data_mem_initialized"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="25" FULLNAME="/GPIO_Slave_0" HWVERSION="1.0" INSTANCE="GPIO_Slave_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="GPIO_Slave" VLNV="user.org:user:GPIO_Slave:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="vespa_soc_GPIO_Slave_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_Clk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_WEnable" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WEnable_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WEnable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_WAddr" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WAddr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WAddr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_WData" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WData_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WData_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_REnable" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_REnable_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_REnable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_RAddr" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_RAddr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_RAddr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_RData" RIGHT="0" SIGIS="undef" SIGNAME="GPIO_Slave_0_o_RData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="i_RData_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Err" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="7" NAME="pin" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/PS2_0" HWVERSION="1.0" INSTANCE="PS2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PS2" VLNV="user.org:user:PS2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ST_IDLE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="ST_DATA" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="ST_PARITY" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="ST_STOP" VALUE="&quot;11&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="vespa_soc_PS2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_Clk" SIGIS="clk" SIGNAME="vespa_cpu_0_o_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vespa_cpu_0" PORT="o_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="vespa_cpu_0_o_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vespa_cpu_0" PORT="o_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_WEnable" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WEnable_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WEnable_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_WAddr" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WAddr_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WAddr_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_WData" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WData_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WData_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_REnable" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_REnable_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_REnable_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_RAddr" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_RAddr_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_RAddr_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_RData" RIGHT="0" SIGIS="undef" SIGNAME="PS2_0_o_RData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="i_RData_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Err" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_Ps2Clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_Ps2Sda" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="o_Data" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/UartSlave_0" HWVERSION="1.0" INSTANCE="UartSlave_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UartSlave" VLNV="user.org:user:UartSlave:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="vespa_soc_UartSlave_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_Clk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_WEnable" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WEnable_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WEnable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_WAddr" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WAddr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WAddr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_WData" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WData_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WData_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_REnable" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_REnable_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_REnable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_RAddr" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_RAddr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_RAddr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_RData" RIGHT="0" SIGIS="undef" SIGNAME="UartSlave_0_o_RData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="i_RData_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Err" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_Rx" SIGIS="undef" SIGNAME="External_Ports_Rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Tx" SIGIS="undef" SIGNAME="UartSlave_0_o_Tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Tx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/timerSlave_0" HWVERSION="1.0" INSTANCE="timerSlave_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="timerSlave" VLNV="user.org:user:timerSlave:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="vespa_soc_timerSlave_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_Clk" SIGIS="clk" SIGNAME="vespa_cpu_0_o_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vespa_cpu_0" PORT="o_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="vespa_cpu_0_o_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vespa_cpu_0" PORT="o_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_WEnable" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WEnable_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WEnable_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_WAddr" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WAddr_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WAddr_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_WData" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_WData_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_WData_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_REnable" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_REnable_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_REnable_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_RAddr" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_RAddr_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_RAddr_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_RData" RIGHT="0" SIGIS="undef" SIGNAME="timerSlave_0_o_RData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="i_RData_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Err" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_TimerOverflow" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_PWMChannel1" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_PWMChannel2" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_PWMChannel3" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_PWMChannel4" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_OnePulse" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="40" FULLNAME="/vespa_cpu_0" HWVERSION="1.0" INSTANCE="vespa_cpu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="vespa_cpu" VLNV="user.org:user:vespa_cpu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="vespa_soc_vespa_cpu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_Clk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="o_Clk" SIGIS="clk" SIGNAME="vespa_cpu_0_o_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMemory_0" PORT="i_Clk"/>
            <CONNECTION INSTANCE="PS2_0" PORT="i_Clk"/>
            <CONNECTION INSTANCE="timerSlave_0" PORT="i_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="vespa_cpu_0_o_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMemory_0" PORT="i_Rst"/>
            <CONNECTION INSTANCE="PS2_0" PORT="i_Rst"/>
            <CONNECTION INSTANCE="timerSlave_0" PORT="i_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_WEnable" SIGIS="undef" SIGNAME="vespa_cpu_0_o_WEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="i_WEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_WAddr" RIGHT="0" SIGIS="undef" SIGNAME="vespa_cpu_0_o_WAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="i_WAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_WData" RIGHT="0" SIGIS="undef" SIGNAME="vespa_cpu_0_o_WData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="i_WData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_REnable" SIGIS="undef" SIGNAME="vespa_cpu_0_o_REnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="i_REnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_RAddr" RIGHT="0" SIGIS="undef" SIGNAME="vespa_cpu_0_o_RAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="i_RAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_RData" RIGHT="0" SIGIS="undef" SIGNAME="CustomInterconnect_0_o_RData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CustomInterconnect_0" PORT="o_RData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_mem_initialized" SIGIS="undef" SIGNAME="DataMemory_0_o_MemBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMemory_0" PORT="o_MemBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="int_req" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="int_number" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="int_ack_complete" SIGIS="undef"/>
        <PORT DIR="O" NAME="int_ack_attended" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
