

================================================================
== Vitis HLS Report for 'ClefiaF1Xor_3'
================================================================
* Date:           Tue Dec  6 19:10:33 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset" [clefia.c:165]   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i8 %rk_offset_read" [clefia.c:165]   --->   Operation 11 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln165" [clefia.c:121]   --->   Operation 12 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 8" [clefia.c:121]   --->   Operation 13 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 14 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 15 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%add_ln121 = add i8 %rk_offset_read, i8 1" [clefia.c:121]   --->   Operation 16 'add' 'add_ln121' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %add_ln121" [clefia.c:121]   --->   Operation 17 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rk_addr_16 = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 18 'getelementptr' 'rk_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%src_addr_1 = getelementptr i8 %src, i64 0, i64 9" [clefia.c:121]   --->   Operation 19 'getelementptr' 'src_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%src_load_1 = load i4 %src_addr_1" [clefia.c:124]   --->   Operation 20 'load' 'src_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%rk_load_1 = load i8 %rk_addr_16" [clefia.c:124]   --->   Operation 21 'load' 'rk_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 22 [1/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 22 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 23 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 24 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 24 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%src_load_1 = load i4 %src_addr_1" [clefia.c:124]   --->   Operation 25 'load' 'src_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%rk_load_1 = load i8 %rk_addr_16" [clefia.c:124]   --->   Operation 26 'load' 'rk_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %rk_load_1, i8 %src_load_1" [clefia.c:124]   --->   Operation 27 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln121_24 = add i8 %rk_offset_read, i8 2" [clefia.c:121]   --->   Operation 28 'add' 'add_ln121_24' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln121_59 = zext i8 %add_ln121_24" [clefia.c:121]   --->   Operation 29 'zext' 'zext_ln121_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%rk_addr_17 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_59" [clefia.c:121]   --->   Operation 30 'getelementptr' 'rk_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%src_addr_2 = getelementptr i8 %src, i64 0, i64 10" [clefia.c:121]   --->   Operation 31 'getelementptr' 'src_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%src_load_2 = load i4 %src_addr_2" [clefia.c:124]   --->   Operation 32 'load' 'src_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%rk_load_2 = load i8 %rk_addr_17" [clefia.c:124]   --->   Operation 33 'load' 'rk_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 34 [1/1] (1.91ns)   --->   "%add_ln121_25 = add i8 %rk_offset_read, i8 3" [clefia.c:121]   --->   Operation 34 'add' 'add_ln121_25' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln121_60 = zext i8 %add_ln121_25" [clefia.c:121]   --->   Operation 35 'zext' 'zext_ln121_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%rk_addr_18 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_60" [clefia.c:121]   --->   Operation 36 'getelementptr' 'rk_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%src_addr_3 = getelementptr i8 %src, i64 0, i64 11" [clefia.c:121]   --->   Operation 37 'getelementptr' 'src_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%src_load_3 = load i4 %src_addr_3" [clefia.c:124]   --->   Operation 38 'load' 'src_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%rk_load_3 = load i8 %rk_addr_18" [clefia.c:124]   --->   Operation 39 'load' 'rk_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 8" [clefia.c:114]   --->   Operation 40 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i4 %dst_addr" [clefia.c:117]   --->   Operation 41 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dst_addr_1 = getelementptr i8 %dst, i64 0, i64 9" [clefia.c:114]   --->   Operation 42 'getelementptr' 'dst_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_1, i4 %dst_addr_1" [clefia.c:117]   --->   Operation 43 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%src_load_2 = load i4 %src_addr_2" [clefia.c:124]   --->   Operation 44 'load' 'src_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%rk_load_2 = load i8 %rk_addr_17" [clefia.c:124]   --->   Operation 45 'load' 'rk_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 46 [1/1] (0.99ns)   --->   "%xor_ln124_31 = xor i8 %rk_load_2, i8 %src_load_2" [clefia.c:124]   --->   Operation 46 'xor' 'xor_ln124_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (2.32ns)   --->   "%src_load_3 = load i4 %src_addr_3" [clefia.c:124]   --->   Operation 47 'load' 'src_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%rk_load_3 = load i8 %rk_addr_18" [clefia.c:124]   --->   Operation 48 'load' 'rk_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 49 [1/1] (0.99ns)   --->   "%xor_ln124_3 = xor i8 %rk_load_3, i8 %src_load_3" [clefia.c:124]   --->   Operation 49 'xor' 'xor_ln124_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %xor_ln124" [clefia.c:173]   --->   Operation 50 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173" [clefia.c:173]   --->   Operation 51 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 52 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i8 %xor_ln124_1" [clefia.c:174]   --->   Operation 53 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174" [clefia.c:174]   --->   Operation 54 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%z_1 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 55 'load' 'z_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%dst_addr_2 = getelementptr i8 %dst, i64 0, i64 10" [clefia.c:114]   --->   Operation 56 'getelementptr' 'dst_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_2, i4 %dst_addr_2" [clefia.c:117]   --->   Operation 57 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%dst_addr_3 = getelementptr i8 %dst, i64 0, i64 11" [clefia.c:114]   --->   Operation 58 'getelementptr' 'dst_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_3, i4 %dst_addr_3" [clefia.c:117]   --->   Operation 59 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 60 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 60 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%z_1 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 61 'load' 'z_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %xor_ln124_31" [clefia.c:175]   --->   Operation 62 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175" [clefia.c:175]   --->   Operation 63 'getelementptr' 'clefia_s1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%z_2 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 64 'load' 'z_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %xor_ln124_3" [clefia.c:176]   --->   Operation 65 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176" [clefia.c:176]   --->   Operation 66 'getelementptr' 'clefia_s0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%z_3 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 67 'load' 'z_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_1, i32 7" [clefia.c:131]   --->   Operation 68 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_1, i8 14" [clefia.c:132]   --->   Operation 69 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_1" [clefia.c:131]   --->   Operation 70 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 71 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 72 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%x_assign_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_8" [clefia.c:134]   --->   Operation 73 'bitconcatenate' 'x_assign_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_1)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 74 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_1)   --->   "%xor_ln132_1 = xor i8 %x_assign_3, i8 14" [clefia.c:132]   --->   Operation 75 'xor' 'xor_ln132_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_1 = select i1 %tmp_9, i8 %xor_ln132_1, i8 %x_assign_3" [clefia.c:131]   --->   Operation 76 'select' 'select_ln131_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i8 %select_ln131_1" [clefia.c:134]   --->   Operation 77 'trunc' 'trunc_ln134_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 7" [clefia.c:134]   --->   Operation 78 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%x_assign_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1, i1 %tmp_10" [clefia.c:134]   --->   Operation 79 'bitconcatenate' 'x_assign_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 6" [clefia.c:131]   --->   Operation 80 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_2)   --->   "%xor_ln132_2 = xor i8 %x_assign_6, i8 14" [clefia.c:132]   --->   Operation 81 'xor' 'xor_ln132_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_2 = select i1 %tmp_11, i8 %xor_ln132_2, i8 %x_assign_6" [clefia.c:131]   --->   Operation 82 'select' 'select_ln131_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln134_2 = trunc i8 %select_ln131_2" [clefia.c:134]   --->   Operation 83 'trunc' 'trunc_ln134_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_2, i32 7" [clefia.c:134]   --->   Operation 84 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_7)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 85 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_7)   --->   "%xor_ln132_7 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 86 'xor' 'xor_ln132_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_7 = select i1 %tmp_21, i8 %xor_ln132_7, i8 %z" [clefia.c:131]   --->   Operation 87 'select' 'select_ln131_7' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln134_7 = trunc i8 %select_ln131_7" [clefia.c:134]   --->   Operation 88 'trunc' 'trunc_ln134_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_7, i32 7" [clefia.c:134]   --->   Operation 89 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%x_assign_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_7, i1 %tmp_22" [clefia.c:134]   --->   Operation 90 'bitconcatenate' 'x_assign_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_8)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_7, i32 6" [clefia.c:131]   --->   Operation 91 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_8)   --->   "%xor_ln132_8 = xor i8 %x_assign_4, i8 14" [clefia.c:132]   --->   Operation 92 'xor' 'xor_ln132_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_8 = select i1 %tmp_23, i8 %xor_ln132_8, i8 %x_assign_4" [clefia.c:131]   --->   Operation 93 'select' 'select_ln131_8' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln134_8 = trunc i8 %select_ln131_8" [clefia.c:134]   --->   Operation 94 'trunc' 'trunc_ln134_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 7" [clefia.c:134]   --->   Operation 95 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%x_assign_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_8, i1 %tmp_24" [clefia.c:134]   --->   Operation 96 'bitconcatenate' 'x_assign_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_9)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 6" [clefia.c:131]   --->   Operation 97 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_9)   --->   "%xor_ln132_9 = xor i8 %x_assign_5, i8 14" [clefia.c:132]   --->   Operation 98 'xor' 'xor_ln132_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_9 = select i1 %tmp_25, i8 %xor_ln132_9, i8 %x_assign_5" [clefia.c:131]   --->   Operation 99 'select' 'select_ln131_9' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln134_9 = trunc i8 %select_ln131_9" [clefia.c:134]   --->   Operation 100 'trunc' 'trunc_ln134_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_9, i32 7" [clefia.c:134]   --->   Operation 101 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.99ns)   --->   "%xor_ln180 = xor i8 %x_assign_3, i8 %x_assign_4" [clefia.c:180]   --->   Operation 102 'xor' 'xor_ln180' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 103 [1/2] (3.25ns)   --->   "%z_2 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 103 'load' 'z_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 104 [1/2] (3.25ns)   --->   "%z_3 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 104 'load' 'z_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_3)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_2, i32 7" [clefia.c:131]   --->   Operation 105 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_3)   --->   "%xor_ln132_3 = xor i8 %z_2, i8 14" [clefia.c:132]   --->   Operation 106 'xor' 'xor_ln132_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_3 = select i1 %tmp_13, i8 %xor_ln132_3, i8 %z_2" [clefia.c:131]   --->   Operation 107 'select' 'select_ln131_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln134_3 = trunc i8 %select_ln131_3" [clefia.c:134]   --->   Operation 108 'trunc' 'trunc_ln134_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 7" [clefia.c:134]   --->   Operation 109 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_3, i1 %tmp_14" [clefia.c:134]   --->   Operation 110 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_4)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_3, i32 7" [clefia.c:131]   --->   Operation 111 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_4)   --->   "%xor_ln132_4 = xor i8 %z_3, i8 14" [clefia.c:132]   --->   Operation 112 'xor' 'xor_ln132_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_4 = select i1 %tmp_15, i8 %xor_ln132_4, i8 %z_3" [clefia.c:131]   --->   Operation 113 'select' 'select_ln131_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln134_4 = trunc i8 %select_ln131_4" [clefia.c:134]   --->   Operation 114 'trunc' 'trunc_ln134_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_4, i32 7" [clefia.c:134]   --->   Operation 115 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%x_assign_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_4, i1 %tmp_16" [clefia.c:134]   --->   Operation 116 'bitconcatenate' 'x_assign_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_5)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_4, i32 6" [clefia.c:131]   --->   Operation 117 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_5)   --->   "%xor_ln132_5 = xor i8 %x_assign_1, i8 14" [clefia.c:132]   --->   Operation 118 'xor' 'xor_ln132_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_5 = select i1 %tmp_17, i8 %xor_ln132_5, i8 %x_assign_1" [clefia.c:131]   --->   Operation 119 'select' 'select_ln131_5' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln134_5 = trunc i8 %select_ln131_5" [clefia.c:134]   --->   Operation 120 'trunc' 'trunc_ln134_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 7" [clefia.c:134]   --->   Operation 121 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%x_assign_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_5, i1 %tmp_18" [clefia.c:134]   --->   Operation 122 'bitconcatenate' 'x_assign_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_6)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 6" [clefia.c:131]   --->   Operation 123 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_6)   --->   "%xor_ln132_6 = xor i8 %x_assign_2, i8 14" [clefia.c:132]   --->   Operation 124 'xor' 'xor_ln132_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_6 = select i1 %tmp_19, i8 %xor_ln132_6, i8 %x_assign_2" [clefia.c:131]   --->   Operation 125 'select' 'select_ln131_6' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln134_6 = trunc i8 %select_ln131_6" [clefia.c:134]   --->   Operation 126 'trunc' 'trunc_ln134_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_6, i32 7" [clefia.c:134]   --->   Operation 127 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_10)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 6" [clefia.c:131]   --->   Operation 128 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_10)   --->   "%xor_ln132_10 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 129 'xor' 'xor_ln132_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_10 = select i1 %tmp_27, i8 %xor_ln132_10, i8 %x_assign_s" [clefia.c:131]   --->   Operation 130 'select' 'select_ln131_10' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln134_10 = trunc i8 %select_ln131_10" [clefia.c:134]   --->   Operation 131 'trunc' 'trunc_ln134_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_10, i32 7" [clefia.c:134]   --->   Operation 132 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%x_assign_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_10, i1 %tmp_28" [clefia.c:134]   --->   Operation 133 'bitconcatenate' 'x_assign_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_11)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_10, i32 6" [clefia.c:131]   --->   Operation 134 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_11)   --->   "%xor_ln132_11 = xor i8 %x_assign_7, i8 14" [clefia.c:132]   --->   Operation 135 'xor' 'xor_ln132_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_11 = select i1 %tmp_29, i8 %xor_ln132_11, i8 %x_assign_7" [clefia.c:131]   --->   Operation 136 'select' 'select_ln131_11' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln134_11 = trunc i8 %select_ln131_11" [clefia.c:134]   --->   Operation 137 'trunc' 'trunc_ln134_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_11, i32 7" [clefia.c:134]   --->   Operation 138 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%src_addr_4 = getelementptr i8 %src, i64 0, i64 12" [clefia.c:121]   --->   Operation 139 'getelementptr' 'src_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [2/2] (2.32ns)   --->   "%src_load_4 = load i4 %src_addr_4" [clefia.c:124]   --->   Operation 140 'load' 'src_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%src_addr_5 = getelementptr i8 %src, i64 0, i64 13" [clefia.c:121]   --->   Operation 141 'getelementptr' 'src_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [2/2] (2.32ns)   --->   "%src_load_5 = load i4 %src_addr_5" [clefia.c:124]   --->   Operation 142 'load' 'src_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_2, i1 %tmp_12" [clefia.c:134]   --->   Operation 143 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_6, i1 %tmp_20" [clefia.c:134]   --->   Operation 144 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_9, i1 %tmp_26" [clefia.c:134]   --->   Operation 145 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_11, i1 %tmp_30" [clefia.c:134]   --->   Operation 146 'bitconcatenate' 'or_ln134_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%dst_addr_4 = getelementptr i8 %dst, i64 0, i64 12" [clefia.c:121]   --->   Operation 147 'getelementptr' 'dst_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/2] (2.32ns)   --->   "%src_load_4 = load i4 %src_addr_4" [clefia.c:124]   --->   Operation 148 'load' 'src_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_32)   --->   "%xor_ln124_36 = xor i8 %src_load_4, i8 %x_assign_s" [clefia.c:124]   --->   Operation 149 'xor' 'xor_ln124_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_32)   --->   "%xor_ln124_37 = xor i8 %xor_ln124_36, i8 %z" [clefia.c:124]   --->   Operation 150 'xor' 'xor_ln124_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_32)   --->   "%xor_ln124_38 = xor i8 %x_assign_1, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 151 'xor' 'xor_ln124_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_32)   --->   "%xor_ln124_39 = xor i8 %xor_ln124_38, i8 %or_ln" [clefia.c:124]   --->   Operation 152 'xor' 'xor_ln124_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_32 = xor i8 %xor_ln124_39, i8 %xor_ln124_37" [clefia.c:124]   --->   Operation 153 'xor' 'xor_ln124_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_32, i4 %dst_addr_4" [clefia.c:124]   --->   Operation 154 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%dst_addr_5 = getelementptr i8 %dst, i64 0, i64 13" [clefia.c:121]   --->   Operation 155 'getelementptr' 'dst_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/2] (2.32ns)   --->   "%src_load_5 = load i4 %src_addr_5" [clefia.c:124]   --->   Operation 156 'load' 'src_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_33)   --->   "%xor_ln124_40 = xor i8 %src_load_5, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 157 'xor' 'xor_ln124_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_33)   --->   "%xor_ln124_41 = xor i8 %xor_ln124_40, i8 %z_1" [clefia.c:124]   --->   Operation 158 'xor' 'xor_ln124_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_33)   --->   "%xor_ln124_42 = xor i8 %x_assign_1, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 159 'xor' 'xor_ln124_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_33)   --->   "%xor_ln124_43 = xor i8 %xor_ln124_42, i8 %x_assign_s" [clefia.c:124]   --->   Operation 160 'xor' 'xor_ln124_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_33 = xor i8 %xor_ln124_43, i8 %xor_ln124_41" [clefia.c:124]   --->   Operation 161 'xor' 'xor_ln124_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_33, i4 %dst_addr_5" [clefia.c:124]   --->   Operation 162 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%src_addr_6 = getelementptr i8 %src, i64 0, i64 14" [clefia.c:121]   --->   Operation 163 'getelementptr' 'src_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [2/2] (2.32ns)   --->   "%src_load_6 = load i4 %src_addr_6" [clefia.c:124]   --->   Operation 164 'load' 'src_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%src_addr_7 = getelementptr i8 %src, i64 0, i64 15" [clefia.c:121]   --->   Operation 165 'getelementptr' 'src_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [2/2] (2.32ns)   --->   "%src_load_7 = load i4 %src_addr_7" [clefia.c:124]   --->   Operation 166 'load' 'src_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%dst_addr_6 = getelementptr i8 %dst, i64 0, i64 14" [clefia.c:121]   --->   Operation 167 'getelementptr' 'dst_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/2] (2.32ns)   --->   "%src_load_6 = load i4 %src_addr_6" [clefia.c:124]   --->   Operation 168 'load' 'src_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_34)   --->   "%xor_ln124_44 = xor i8 %z_2, i8 %src_load_6" [clefia.c:124]   --->   Operation 169 'xor' 'xor_ln124_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_34)   --->   "%xor_ln124_45 = xor i8 %or_ln, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 170 'xor' 'xor_ln124_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_34)   --->   "%xor_ln124_46 = xor i8 %xor_ln124_45, i8 %xor_ln180" [clefia.c:124]   --->   Operation 171 'xor' 'xor_ln124_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_34 = xor i8 %xor_ln124_46, i8 %xor_ln124_44" [clefia.c:124]   --->   Operation 172 'xor' 'xor_ln124_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_34, i4 %dst_addr_6" [clefia.c:124]   --->   Operation 173 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%dst_addr_7 = getelementptr i8 %dst, i64 0, i64 15" [clefia.c:121]   --->   Operation 174 'getelementptr' 'dst_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/2] (2.32ns)   --->   "%src_load_7 = load i4 %src_addr_7" [clefia.c:124]   --->   Operation 175 'load' 'src_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_35)   --->   "%xor_ln124_47 = xor i8 %z_3, i8 %src_load_7" [clefia.c:124]   --->   Operation 176 'xor' 'xor_ln124_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_35)   --->   "%xor_ln124_48 = xor i8 %or_ln134_7, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 177 'xor' 'xor_ln124_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_35)   --->   "%xor_ln124_49 = xor i8 %xor_ln124_48, i8 %xor_ln180" [clefia.c:124]   --->   Operation 178 'xor' 'xor_ln124_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_35 = xor i8 %xor_ln124_49, i8 %xor_ln124_47" [clefia.c:124]   --->   Operation 179 'xor' 'xor_ln124_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_35, i4 %dst_addr_7" [clefia.c:124]   --->   Operation 180 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln186 = ret" [clefia.c:186]   --->   Operation 181 'ret' 'ret_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	wire read operation ('rk_offset_read', clefia.c:165) on port 'rk_offset' (clefia.c:165) [7]  (0 ns)
	'add' operation ('add_ln121', clefia.c:121) [14]  (1.92 ns)
	'getelementptr' operation ('rk_addr_16', clefia.c:121) [16]  (0 ns)
	'load' operation ('rk_load_1', clefia.c:124) on array 'rk' [19]  (3.25 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121_24', clefia.c:121) [21]  (1.92 ns)
	'getelementptr' operation ('rk_addr_17', clefia.c:121) [23]  (0 ns)
	'load' operation ('rk_load_2', clefia.c:124) on array 'rk' [26]  (3.25 ns)

 <State 3>: 4.64ns
The critical path consists of the following:
	'load' operation ('src_load_2', clefia.c:124) on array 'src' [25]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'src_load_2', clefia.c:124 on array 'dst' [125]  (2.32 ns)

 <State 4>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:174) on array 'clefia_s0' [40]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [49]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [55]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [61]  (1.25 ns)

 <State 5>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:176) on array 'clefia_s0' [46]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [73]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [79]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [85]  (1.25 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('src_addr_4', clefia.c:121) [128]  (0 ns)
	'load' operation ('src_load_4', clefia.c:124) on array 'src' [130]  (2.32 ns)

 <State 8>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_4', clefia.c:124) on array 'src' [130]  (2.32 ns)
	'xor' operation ('xor_ln124_36', clefia.c:124) [131]  (0 ns)
	'xor' operation ('xor_ln124_37', clefia.c:124) [132]  (0 ns)
	'xor' operation ('xor_ln124_32', clefia.c:124) [135]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_32', clefia.c:124 on array 'dst' [136]  (2.32 ns)

 <State 9>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_6', clefia.c:124) on array 'src' [148]  (2.32 ns)
	'xor' operation ('xor_ln124_44', clefia.c:124) [149]  (0 ns)
	'xor' operation ('xor_ln124_34', clefia.c:124) [152]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_34', clefia.c:124 on array 'dst' [153]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
