# Digital-system-and-experiment
Digital system and experiment, NCKU, CSIE, 110-1

# Verilog

[W4 testbench](https://github.com/TheRookie2021/Digital-system-and-experiment/blob/main/lab4_testbench.v)

[W5practice case seven display testbench](https://github.com/TheRookie2021/Digital-system-and-experiment/blob/main/lab5_testbench.v)

[lab3](https://github.com/TheRookie2021/Digital-system-and-experiment/blob/main/lab3.v)

1. structural 2. Data flow 3. behavioral

[lab4](https://github.com/TheRookie2021/Digital-system-and-experiment/blob/main/lab4.v)

1.  verilog programming process 2. concatenation 3.behavioral

[lab5](https://github.com/TheRookie2021/Digital-system-and-experiment/blob/main/lab5.v)

1. switch case 2. seven segment displayer 3.behavioral

[lab 6](https://github.com/TheRookie2021/Digital-system-and-experiment/blob/main/lab6.v)

1. multiple module 2. clock 3. sequential circuit

[lab7](https://github.com/TheRookie2021/Digital-system-and-experiment/blob/main/lab7.v)

1. moor machine 2. parameter setting 3.posedge or negedge

[lab8](https://github.com/TheRookie2021/Digital-system-and-experiment/blob/main/lab8.v)

[lab9](https://github.com/TheRookie2021/Digital-system-and-experiment/blob/main/lab9.v)

[lab10](https://github.com/TheRookie2021/Digital-system-and-experiment/blob/main/lab10.v)