$date
	Sun Oct 23 03:41:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#223132
b1100 !
1"
#223134
b1100 &
b1100 %
1$
#223135
0"
#223138
b110 &
b110 %
#223142
b11 &
b11 %
#223146
b1010 &
b1010 %
#223150
b101 &
b101 %
#223154
b10000 &
b10000 %
#223158
b1000 &
b1000 %
#223162
b100 &
b100 %
#223166
b10 &
b10 %
#223170
b1 &
b1 %
1#
#223174
b0 &
0#
b0 %
0$
#1149511
b1111 !
1"
#1149514
b1111 &
b1111 %
1$
#1149515
0"
#1149518
b101110 &
b101110 %
#1149522
b10111 &
b10111 %
#1149526
b1000110 &
b1000110 %
#1149530
b100011 &
b100011 %
#1149534
b1101010 &
b1101010 %
#1149538
b110101 &
b110101 %
#1149542
b10100000 &
b10100000 %
#1149546
b1010000 &
b1010000 %
#1149550
b101000 &
b101000 %
#1149554
b10100 &
b10100 %
#1149558
b1010 &
b1010 %
#1149562
b101 &
b101 %
#1149566
b10000 &
b10000 %
#1149570
b1000 &
b1000 %
#1149574
b100 &
b100 %
#1149578
b10 &
b10 %
#1149582
b1 &
1#
b1 %
#1149586
b0 &
b0 %
0#
0$
#2224588
b110 !
1"
#2224590
b110 &
b110 %
1$
#2224591
0"
#2224594
b11 &
b11 %
#2224598
b1010 &
b1010 %
#2224602
b101 &
b101 %
#2224606
b10000 &
b10000 %
#2224610
b1000 &
b1000 %
#2224614
b100 &
b100 %
#2224618
b10 &
b10 %
#2224622
b1 &
1#
b1 %
#2224626
b0 &
b0 %
0#
0$
#4500012
