/*
 * mem_layout.h -- MemMgrLite layout definition.
 *
 * This file was created by sdk_es_mem_layout.conf
 * !!! CAUTION! don't edit this file manually !!!
 *
 *   Notes: (C) Copyright 2014 Sony Corporation
 */
#ifndef MEM_LAYOUT_H_INCLUDED
#define MEM_LAYOUT_H_INCLUDED

/*
 * Memory Manager Configurations
 */
#define USE_MEMMGR_FENCE

/*
 * User defined constants
 */

/*
 * Memory devices
 */
/* AUD_SRAM: type=RAM, use=0x0007f218, remainder=0x00000de8 */
#define AUD_SRAM_ADDR	0x0d100000
#define AUD_SRAM_SIZE	0x00080000

/* RESERVED: type=RAM, use=0x000000c0, remainder=0x0003ff40 */
#define RESERVED_ADDR	0x0e000000
#define RESERVED_SIZE	0x00040000

/*
 * Fixed areas
 */
#define AUDIO_WORK_AREA_ALIGN   0x00020000
#define AUDIO_WORK_AREA_ADDR    0x0d100000
#define AUDIO_WORK_AREA_DRM     0x0d100000 /* _DRM is obsolete macro. to use _ADDR */
#define AUDIO_WORK_AREA_SIZE    0x0007c000

#define MSG_QUE_AREA_ALIGN   0x00000040
#define MSG_QUE_AREA_ADDR    0x0d17c000
#define MSG_QUE_AREA_DRM     0x0d17c000 /* _DRM is obsolete macro. to use _ADDR */
#define MSG_QUE_AREA_SIZE    0x00003000

#define MEMMGR_WORK_AREA_ALIGN   0x00000008
#define MEMMGR_WORK_AREA_ADDR    0x0d17f000
#define MEMMGR_WORK_AREA_DRM     0x0d17f000 /* _DRM is obsolete macro. to use _ADDR */
#define MEMMGR_WORK_AREA_SIZE    0x00000114

/* Skip 0x0004 bytes for alignment. */
#define MEMMGR_DATA_AREA_ALIGN   0x00000008
#define MEMMGR_DATA_AREA_ADDR    0x0d17f118
#define MEMMGR_DATA_AREA_DRM     0x0d17f118 /* _DRM is obsolete macro. to use _ADDR */
#define MEMMGR_DATA_AREA_SIZE    0x00000100

#define SPL_MGR_AREA_ALIGN   0x00000008
#define SPL_MGR_AREA_ADDR    0x0e000000
#define SPL_MGR_AREA_DRM     0x0e000000 /* _DRM is obsolete macro. to use _ADDR */
#define SPL_MGR_AREA_SIZE    0x00000040

#define SPU_LOG_AREA_ALIGN   0x00000008
#define SPU_LOG_AREA_ADDR    0x0e000040
#define SPU_LOG_AREA_DRM     0x0e000040 /* _DRM is obsolete macro. to use _ADDR */
#define SPU_LOG_AREA_SIZE    0x00000040

#define APU_LOG_AREA_ALIGN   0x00000008
#define APU_LOG_AREA_ADDR    0x0e000080
#define APU_LOG_AREA_DRM     0x0e000080 /* _DRM is obsolete macro. to use _ADDR */
#define APU_LOG_AREA_SIZE    0x00000040

#define NUM_FIXED_AREA_FENCES 0

/*
 * Memory Manager max work area size
 */
#define MEMMGR_MAX_WORK_SIZE  0x00000114

/*
 * Pool IDs
 */
#define NULL_POOL	0
#define DECODER_TEXT_DATA_POOL	1
#define DECODER_STACK_POOL	2
#define DECODER_HEAP_POOL	3
#define ES_BUF_POOL	4
#define PCM_BUF_POOL	5
#define APU_WORK_AREA_POOL	6
#define REC_APU_TEXT_DATA_POOL	7
#define REC_APU_STACK_POOL	8
#define REC_APU_HEAP_POOL	9
#define OUTPUT_BUF_POOL	10
#define MIC_IN_BUF_POOL	11
#define DMA_CH_SWAP_BUF_POOL	12
#define WUWSR_TEXT_DATA_POOL	13
#define WUWSR_HEAP_POOL	14
#define WUWSR_STACK_POOL	15
#define WUWSR_IN_BUF_POOL	16
#define MFE_TEXT_POOL	17
#define MFE_DATA_POOL	18
#define MFE_HEAP_POOL	19
#define MFE_STACK_POOL	20
#define XLOUD_TEXT_DATA_POOL	21
#define XLOUD_STACK_POOL	22
#define XLOUD_HEAP_POOL	23
#define I2S_IN_BUF_POOL	24
#define HP_OUT_BUF_POOL	25
#define I2S_OUT_BUF_POOL	26

#define NUM_MEM_LAYOUTS	5
#define NUM_MEM_POOLS	27


/*
 * Pool areas
 */
/* Layout0: */
#define MEMMGR_L0_WORK_SIZE   0x0000007c

#define L0_DECODER_TEXT_DATA_POOL_ALIGN    0x00020000
#define L0_DECODER_TEXT_DATA_POOL_ADDR     0x0d100000
#define L0_DECODER_TEXT_DATA_POOL_SIZE     0x0000e000
#define L0_DECODER_TEXT_DATA_POOL_NUM_SEG  0x00000001
#define L0_DECODER_TEXT_DATA_POOL_SEG_SIZE 0x0000e000

/* Skip 0x0004 bytes for alignment. */
#define L0_DECODER_STACK_POOL_ALIGN    0x00000008
#define L0_DECODER_STACK_POOL_L_FENCE  0x0d10e004
#define L0_DECODER_STACK_POOL_ADDR     0x0d10e008
#define L0_DECODER_STACK_POOL_SIZE     0x00001000
#define L0_DECODER_STACK_POOL_U_FENCE  0x0d10f008
#define L0_DECODER_STACK_POOL_NUM_SEG  0x00000001
#define L0_DECODER_STACK_POOL_SEG_SIZE 0x00001000

#define L0_DECODER_HEAP_POOL_ALIGN    0x00000008
#define L0_DECODER_HEAP_POOL_L_FENCE  0x0d10f00c
#define L0_DECODER_HEAP_POOL_ADDR     0x0d10f010
#define L0_DECODER_HEAP_POOL_SIZE     0x00001000
#define L0_DECODER_HEAP_POOL_U_FENCE  0x0d110010
#define L0_DECODER_HEAP_POOL_NUM_SEG  0x00000001
#define L0_DECODER_HEAP_POOL_SEG_SIZE 0x00001000

#define L0_ES_BUF_POOL_ALIGN    0x00000008
#define L0_ES_BUF_POOL_L_FENCE  0x0d110014
#define L0_ES_BUF_POOL_ADDR     0x0d110018
#define L0_ES_BUF_POOL_SIZE     0x00002000
#define L0_ES_BUF_POOL_U_FENCE  0x0d112018
#define L0_ES_BUF_POOL_NUM_SEG  0x00000002
#define L0_ES_BUF_POOL_SEG_SIZE 0x00001000

#define L0_PCM_BUF_POOL_ALIGN    0x00000008
#define L0_PCM_BUF_POOL_L_FENCE  0x0d11201c
#define L0_PCM_BUF_POOL_ADDR     0x0d112020
#define L0_PCM_BUF_POOL_SIZE     0x0000d800
#define L0_PCM_BUF_POOL_U_FENCE  0x0d11f820
#define L0_PCM_BUF_POOL_NUM_SEG  0x00000004
#define L0_PCM_BUF_POOL_SEG_SIZE 0x00003600

/* Skip 0x0004 bytes for alignment. */
#define L0_APU_WORK_AREA_POOL_ALIGN    0x00000008
#define L0_APU_WORK_AREA_POOL_ADDR     0x0d11f828
#define L0_APU_WORK_AREA_POOL_SIZE     0x00020000
#define L0_APU_WORK_AREA_POOL_NUM_SEG  0x00000001
#define L0_APU_WORK_AREA_POOL_SEG_SIZE 0x00020000

/* Remainder AUDIO_WORK_AREA=0x0003c7d8 */

/* Layout1: */
#define MEMMGR_L1_WORK_SIZE   0x000000ac

#define L1_REC_APU_TEXT_DATA_POOL_ALIGN    0x00020000
#define L1_REC_APU_TEXT_DATA_POOL_ADDR     0x0d100000
#define L1_REC_APU_TEXT_DATA_POOL_SIZE     0x0001b000
#define L1_REC_APU_TEXT_DATA_POOL_NUM_SEG  0x00000001
#define L1_REC_APU_TEXT_DATA_POOL_SEG_SIZE 0x0001b000

/* Skip 0x0004 bytes for alignment. */
#define L1_REC_APU_STACK_POOL_ALIGN    0x00000008
#define L1_REC_APU_STACK_POOL_L_FENCE  0x0d11b004
#define L1_REC_APU_STACK_POOL_ADDR     0x0d11b008
#define L1_REC_APU_STACK_POOL_SIZE     0x00002000
#define L1_REC_APU_STACK_POOL_U_FENCE  0x0d11d008
#define L1_REC_APU_STACK_POOL_NUM_SEG  0x00000001
#define L1_REC_APU_STACK_POOL_SEG_SIZE 0x00002000

#define L1_REC_APU_HEAP_POOL_ALIGN    0x00000008
#define L1_REC_APU_HEAP_POOL_L_FENCE  0x0d11d00c
#define L1_REC_APU_HEAP_POOL_ADDR     0x0d11d010
#define L1_REC_APU_HEAP_POOL_SIZE     0x00008000
#define L1_REC_APU_HEAP_POOL_U_FENCE  0x0d125010
#define L1_REC_APU_HEAP_POOL_NUM_SEG  0x00000001
#define L1_REC_APU_HEAP_POOL_SEG_SIZE 0x00008000

#define L1_OUTPUT_BUF_POOL_ALIGN    0x00000008
#define L1_OUTPUT_BUF_POOL_L_FENCE  0x0d125014
#define L1_OUTPUT_BUF_POOL_ADDR     0x0d125018
#define L1_OUTPUT_BUF_POOL_SIZE     0x0000d800
#define L1_OUTPUT_BUF_POOL_U_FENCE  0x0d132818
#define L1_OUTPUT_BUF_POOL_NUM_SEG  0x00000009
#define L1_OUTPUT_BUF_POOL_SEG_SIZE 0x00001800

#define L1_MIC_IN_BUF_POOL_ALIGN    0x00000008
#define L1_MIC_IN_BUF_POOL_L_FENCE  0x0d13281c
#define L1_MIC_IN_BUF_POOL_ADDR     0x0d132820
#define L1_MIC_IN_BUF_POOL_SIZE     0x00010e00
#define L1_MIC_IN_BUF_POOL_U_FENCE  0x0d143620
#define L1_MIC_IN_BUF_POOL_NUM_SEG  0x00000005
#define L1_MIC_IN_BUF_POOL_SEG_SIZE 0x00003600

#define L1_DMA_CH_SWAP_BUF_POOL_ALIGN    0x00000008
#define L1_DMA_CH_SWAP_BUF_POOL_L_FENCE  0x0d143624
#define L1_DMA_CH_SWAP_BUF_POOL_ADDR     0x0d143628
#define L1_DMA_CH_SWAP_BUF_POOL_SIZE     0x00010e00
#define L1_DMA_CH_SWAP_BUF_POOL_U_FENCE  0x0d154428
#define L1_DMA_CH_SWAP_BUF_POOL_NUM_SEG  0x00000005
#define L1_DMA_CH_SWAP_BUF_POOL_SEG_SIZE 0x00003600

/* Skip 0x0004 bytes for alignment. */
#define L1_APU_WORK_AREA_POOL_ALIGN    0x00000008
#define L1_APU_WORK_AREA_POOL_ADDR     0x0d154430
#define L1_APU_WORK_AREA_POOL_SIZE     0x00020000
#define L1_APU_WORK_AREA_POOL_NUM_SEG  0x00000001
#define L1_APU_WORK_AREA_POOL_SEG_SIZE 0x00020000

/* Remainder AUDIO_WORK_AREA=0x00007bd0 */

/* Layout2: */
#define MEMMGR_L2_WORK_SIZE   0x00000088

#define L2_WUWSR_TEXT_DATA_POOL_ALIGN    0x00020000
#define L2_WUWSR_TEXT_DATA_POOL_ADDR     0x0d100000
#define L2_WUWSR_TEXT_DATA_POOL_SIZE     0x00030000
#define L2_WUWSR_TEXT_DATA_POOL_NUM_SEG  0x00000001
#define L2_WUWSR_TEXT_DATA_POOL_SEG_SIZE 0x00030000

/* Skip 0x0004 bytes for alignment. */
#define L2_WUWSR_HEAP_POOL_ALIGN    0x00000008
#define L2_WUWSR_HEAP_POOL_L_FENCE  0x0d130004
#define L2_WUWSR_HEAP_POOL_ADDR     0x0d130008
#define L2_WUWSR_HEAP_POOL_SIZE     0x00002000
#define L2_WUWSR_HEAP_POOL_U_FENCE  0x0d132008
#define L2_WUWSR_HEAP_POOL_NUM_SEG  0x00000001
#define L2_WUWSR_HEAP_POOL_SEG_SIZE 0x00002000

#define L2_WUWSR_STACK_POOL_ALIGN    0x00000008
#define L2_WUWSR_STACK_POOL_L_FENCE  0x0d13200c
#define L2_WUWSR_STACK_POOL_ADDR     0x0d132010
#define L2_WUWSR_STACK_POOL_SIZE     0x00003000
#define L2_WUWSR_STACK_POOL_U_FENCE  0x0d135010
#define L2_WUWSR_STACK_POOL_NUM_SEG  0x00000001
#define L2_WUWSR_STACK_POOL_SEG_SIZE 0x00003000

#define L2_WUWSR_IN_BUF_POOL_ALIGN    0x00000008
#define L2_WUWSR_IN_BUF_POOL_L_FENCE  0x0d135014
#define L2_WUWSR_IN_BUF_POOL_ADDR     0x0d135018
#define L2_WUWSR_IN_BUF_POOL_SIZE     0x00004b00
#define L2_WUWSR_IN_BUF_POOL_U_FENCE  0x0d139b18
#define L2_WUWSR_IN_BUF_POOL_NUM_SEG  0x0000001e
#define L2_WUWSR_IN_BUF_POOL_SEG_SIZE 0x00000280

/* Remainder AUDIO_WORK_AREA=0x000424e4 */

/* Layout3: */
#define MEMMGR_L3_WORK_SIZE   0x00000114

#define L3_MFE_TEXT_POOL_ALIGN    0x00020000
#define L3_MFE_TEXT_POOL_ADDR     0x0d100000
#define L3_MFE_TEXT_POOL_SIZE     0x0000c000
#define L3_MFE_TEXT_POOL_NUM_SEG  0x00000001
#define L3_MFE_TEXT_POOL_SEG_SIZE 0x0000c000

/* Skip 0x000c bytes for alignment. */
#define L3_MFE_DATA_POOL_ALIGN    0x00000010
#define L3_MFE_DATA_POOL_L_FENCE  0x0d10c00c
#define L3_MFE_DATA_POOL_ADDR     0x0d10c010
#define L3_MFE_DATA_POOL_SIZE     0x0002a000
#define L3_MFE_DATA_POOL_U_FENCE  0x0d136010
#define L3_MFE_DATA_POOL_NUM_SEG  0x00000001
#define L3_MFE_DATA_POOL_SEG_SIZE 0x0002a000

#define L3_MFE_HEAP_POOL_ALIGN    0x00000008
#define L3_MFE_HEAP_POOL_L_FENCE  0x0d136014
#define L3_MFE_HEAP_POOL_ADDR     0x0d136018
#define L3_MFE_HEAP_POOL_SIZE     0x00001000
#define L3_MFE_HEAP_POOL_U_FENCE  0x0d137018
#define L3_MFE_HEAP_POOL_NUM_SEG  0x00000001
#define L3_MFE_HEAP_POOL_SEG_SIZE 0x00001000

#define L3_MFE_STACK_POOL_ALIGN    0x00000008
#define L3_MFE_STACK_POOL_L_FENCE  0x0d13701c
#define L3_MFE_STACK_POOL_ADDR     0x0d137020
#define L3_MFE_STACK_POOL_SIZE     0x00001000
#define L3_MFE_STACK_POOL_U_FENCE  0x0d138020
#define L3_MFE_STACK_POOL_NUM_SEG  0x00000001
#define L3_MFE_STACK_POOL_SEG_SIZE 0x00001000

/* Skip 0x7fdc bytes for alignment. */
#define L3_XLOUD_TEXT_DATA_POOL_ALIGN    0x00020000
#define L3_XLOUD_TEXT_DATA_POOL_ADDR     0x0d140000
#define L3_XLOUD_TEXT_DATA_POOL_SIZE     0x00016000
#define L3_XLOUD_TEXT_DATA_POOL_NUM_SEG  0x00000001
#define L3_XLOUD_TEXT_DATA_POOL_SEG_SIZE 0x00016000

/* Skip 0x0004 bytes for alignment. */
#define L3_XLOUD_STACK_POOL_ALIGN    0x00000008
#define L3_XLOUD_STACK_POOL_L_FENCE  0x0d156004
#define L3_XLOUD_STACK_POOL_ADDR     0x0d156008
#define L3_XLOUD_STACK_POOL_SIZE     0x00003000
#define L3_XLOUD_STACK_POOL_U_FENCE  0x0d159008
#define L3_XLOUD_STACK_POOL_NUM_SEG  0x00000001
#define L3_XLOUD_STACK_POOL_SEG_SIZE 0x00003000

#define L3_XLOUD_HEAP_POOL_ALIGN    0x00000008
#define L3_XLOUD_HEAP_POOL_L_FENCE  0x0d15900c
#define L3_XLOUD_HEAP_POOL_ADDR     0x0d159010
#define L3_XLOUD_HEAP_POOL_SIZE     0x00007000
#define L3_XLOUD_HEAP_POOL_U_FENCE  0x0d160010
#define L3_XLOUD_HEAP_POOL_NUM_SEG  0x00000001
#define L3_XLOUD_HEAP_POOL_SEG_SIZE 0x00007000

#define L3_MIC_IN_BUF_POOL_ALIGN    0x00000008
#define L3_MIC_IN_BUF_POOL_L_FENCE  0x0d160014
#define L3_MIC_IN_BUF_POOL_ADDR     0x0d160018
#define L3_MIC_IN_BUF_POOL_SIZE     0x00000960
#define L3_MIC_IN_BUF_POOL_U_FENCE  0x0d160978
#define L3_MIC_IN_BUF_POOL_NUM_SEG  0x00000005
#define L3_MIC_IN_BUF_POOL_SEG_SIZE 0x000001e0

#define L3_I2S_IN_BUF_POOL_ALIGN    0x00000008
#define L3_I2S_IN_BUF_POOL_L_FENCE  0x0d16097c
#define L3_I2S_IN_BUF_POOL_ADDR     0x0d160980
#define L3_I2S_IN_BUF_POOL_SIZE     0x00000f00
#define L3_I2S_IN_BUF_POOL_U_FENCE  0x0d161880
#define L3_I2S_IN_BUF_POOL_NUM_SEG  0x00000004
#define L3_I2S_IN_BUF_POOL_SEG_SIZE 0x000003c0

#define L3_HP_OUT_BUF_POOL_ALIGN    0x00000008
#define L3_HP_OUT_BUF_POOL_L_FENCE  0x0d161884
#define L3_HP_OUT_BUF_POOL_ADDR     0x0d161888
#define L3_HP_OUT_BUF_POOL_SIZE     0x000012c0
#define L3_HP_OUT_BUF_POOL_U_FENCE  0x0d162b48
#define L3_HP_OUT_BUF_POOL_NUM_SEG  0x00000005
#define L3_HP_OUT_BUF_POOL_SEG_SIZE 0x000003c0

#define L3_I2S_OUT_BUF_POOL_ALIGN    0x00000008
#define L3_I2S_OUT_BUF_POOL_L_FENCE  0x0d162b4c
#define L3_I2S_OUT_BUF_POOL_ADDR     0x0d162b50
#define L3_I2S_OUT_BUF_POOL_SIZE     0x000012c0
#define L3_I2S_OUT_BUF_POOL_U_FENCE  0x0d163e10
#define L3_I2S_OUT_BUF_POOL_NUM_SEG  0x00000005
#define L3_I2S_OUT_BUF_POOL_SEG_SIZE 0x000003c0

#define L3_DMA_CH_SWAP_BUF_POOL_ALIGN    0x00000008
#define L3_DMA_CH_SWAP_BUF_POOL_L_FENCE  0x0d163e14
#define L3_DMA_CH_SWAP_BUF_POOL_ADDR     0x0d163e18
#define L3_DMA_CH_SWAP_BUF_POOL_SIZE     0x00010e00
#define L3_DMA_CH_SWAP_BUF_POOL_U_FENCE  0x0d174c18
#define L3_DMA_CH_SWAP_BUF_POOL_NUM_SEG  0x00000006
#define L3_DMA_CH_SWAP_BUF_POOL_SEG_SIZE 0x00002d00

/* Remainder AUDIO_WORK_AREA=0x000073e4 */

/* Layout4: */
#define MEMMGR_L4_WORK_SIZE   0x00000050

#define L4_MFE_TEXT_POOL_ALIGN    0x00020000
#define L4_MFE_TEXT_POOL_ADDR     0x0d100000
#define L4_MFE_TEXT_POOL_SIZE     0x0000c000
#define L4_MFE_TEXT_POOL_NUM_SEG  0x00000001
#define L4_MFE_TEXT_POOL_SEG_SIZE 0x0000c000

#define L4_MFE_DATA_POOL_ALIGN    0x00000008
#define L4_MFE_DATA_POOL_ADDR     0x0d10c000
#define L4_MFE_DATA_POOL_SIZE     0x0002b000
#define L4_MFE_DATA_POOL_NUM_SEG  0x00000001
#define L4_MFE_DATA_POOL_SEG_SIZE 0x0002b000

/* Skip 0x0004 bytes for alignment. */
#define L4_MFE_STACK_POOL_ALIGN    0x00000008
#define L4_MFE_STACK_POOL_L_FENCE  0x0d137004
#define L4_MFE_STACK_POOL_ADDR     0x0d137008
#define L4_MFE_STACK_POOL_SIZE     0x00001000
#define L4_MFE_STACK_POOL_U_FENCE  0x0d138008
#define L4_MFE_STACK_POOL_NUM_SEG  0x00000001
#define L4_MFE_STACK_POOL_SEG_SIZE 0x00001000

#define L4_MFE_HEAP_POOL_ALIGN    0x00000008
#define L4_MFE_HEAP_POOL_L_FENCE  0x0d13800c
#define L4_MFE_HEAP_POOL_ADDR     0x0d138010
#define L4_MFE_HEAP_POOL_SIZE     0x00001000
#define L4_MFE_HEAP_POOL_U_FENCE  0x0d139010
#define L4_MFE_HEAP_POOL_NUM_SEG  0x00000001
#define L4_MFE_HEAP_POOL_SEG_SIZE 0x00001000

/* Remainder AUDIO_WORK_AREA=0x00042fec */

#endif /* MEM_LAYOUT_H_INCLUDED */
