// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_v_mix_0_0_AXIMMvideo2Bytes_2_13 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        m_axi_mm_video1_AWVALID,
        m_axi_mm_video1_AWREADY,
        m_axi_mm_video1_AWADDR,
        m_axi_mm_video1_AWID,
        m_axi_mm_video1_AWLEN,
        m_axi_mm_video1_AWSIZE,
        m_axi_mm_video1_AWBURST,
        m_axi_mm_video1_AWLOCK,
        m_axi_mm_video1_AWCACHE,
        m_axi_mm_video1_AWPROT,
        m_axi_mm_video1_AWQOS,
        m_axi_mm_video1_AWREGION,
        m_axi_mm_video1_AWUSER,
        m_axi_mm_video1_WVALID,
        m_axi_mm_video1_WREADY,
        m_axi_mm_video1_WDATA,
        m_axi_mm_video1_WSTRB,
        m_axi_mm_video1_WLAST,
        m_axi_mm_video1_WID,
        m_axi_mm_video1_WUSER,
        m_axi_mm_video1_ARVALID,
        m_axi_mm_video1_ARREADY,
        m_axi_mm_video1_ARADDR,
        m_axi_mm_video1_ARID,
        m_axi_mm_video1_ARLEN,
        m_axi_mm_video1_ARSIZE,
        m_axi_mm_video1_ARBURST,
        m_axi_mm_video1_ARLOCK,
        m_axi_mm_video1_ARCACHE,
        m_axi_mm_video1_ARPROT,
        m_axi_mm_video1_ARQOS,
        m_axi_mm_video1_ARREGION,
        m_axi_mm_video1_ARUSER,
        m_axi_mm_video1_RVALID,
        m_axi_mm_video1_RREADY,
        m_axi_mm_video1_RDATA,
        m_axi_mm_video1_RLAST,
        m_axi_mm_video1_RID,
        m_axi_mm_video1_RUSER,
        m_axi_mm_video1_RRESP,
        m_axi_mm_video1_BVALID,
        m_axi_mm_video1_BREADY,
        m_axi_mm_video1_BRESP,
        m_axi_mm_video1_BID,
        m_axi_mm_video1_BUSER,
        bytesLayer1_plane0_din,
        bytesLayer1_plane0_full_n,
        bytesLayer1_plane0_write,
        bytesLayer1_plane1_din,
        bytesLayer1_plane1_full_n,
        bytesLayer1_plane1_write,
        HwReg_layer1_buf1_dout,
        HwReg_layer1_buf1_empty_n,
        HwReg_layer1_buf1_read,
        HwReg_layer1_buf2_dout,
        HwReg_layer1_buf2_empty_n,
        HwReg_layer1_buf2_read,
        HwReg_layerHeight16_load_loc_dout,
        HwReg_layerHeight16_load_loc_empty_n,
        HwReg_layerHeight16_load_loc_read,
        layer1WidthInBytes_loc_dout,
        layer1WidthInBytes_loc_empty_n,
        layer1WidthInBytes_loc_read,
        p_read46_dout,
        p_read46_empty_n,
        p_read46_read,
        p_read1_dout,
        p_read1_empty_n,
        p_read1_read,
        HwReg_layerHeight16_load_loc_out_din,
        HwReg_layerHeight16_load_loc_out_full_n,
        HwReg_layerHeight16_load_loc_out_write,
        layer1WidthInBytes_loc_out_din,
        layer1WidthInBytes_loc_out_full_n,
        layer1WidthInBytes_loc_out_write,
        p_read1_out_din,
        p_read1_out_full_n,
        p_read1_out_write
);

parameter    ap_ST_fsm_state1 = 222'd1;
parameter    ap_ST_fsm_state2 = 222'd2;
parameter    ap_ST_fsm_state3 = 222'd4;
parameter    ap_ST_fsm_state4 = 222'd8;
parameter    ap_ST_fsm_state5 = 222'd16;
parameter    ap_ST_fsm_state6 = 222'd32;
parameter    ap_ST_fsm_state7 = 222'd64;
parameter    ap_ST_fsm_state8 = 222'd128;
parameter    ap_ST_fsm_state9 = 222'd256;
parameter    ap_ST_fsm_state10 = 222'd512;
parameter    ap_ST_fsm_state11 = 222'd1024;
parameter    ap_ST_fsm_state12 = 222'd2048;
parameter    ap_ST_fsm_state13 = 222'd4096;
parameter    ap_ST_fsm_state14 = 222'd8192;
parameter    ap_ST_fsm_state15 = 222'd16384;
parameter    ap_ST_fsm_state16 = 222'd32768;
parameter    ap_ST_fsm_state17 = 222'd65536;
parameter    ap_ST_fsm_state18 = 222'd131072;
parameter    ap_ST_fsm_state19 = 222'd262144;
parameter    ap_ST_fsm_state20 = 222'd524288;
parameter    ap_ST_fsm_state21 = 222'd1048576;
parameter    ap_ST_fsm_state22 = 222'd2097152;
parameter    ap_ST_fsm_state23 = 222'd4194304;
parameter    ap_ST_fsm_state24 = 222'd8388608;
parameter    ap_ST_fsm_state25 = 222'd16777216;
parameter    ap_ST_fsm_state26 = 222'd33554432;
parameter    ap_ST_fsm_state27 = 222'd67108864;
parameter    ap_ST_fsm_state28 = 222'd134217728;
parameter    ap_ST_fsm_state29 = 222'd268435456;
parameter    ap_ST_fsm_state30 = 222'd536870912;
parameter    ap_ST_fsm_state31 = 222'd1073741824;
parameter    ap_ST_fsm_state32 = 222'd2147483648;
parameter    ap_ST_fsm_state33 = 222'd4294967296;
parameter    ap_ST_fsm_state34 = 222'd8589934592;
parameter    ap_ST_fsm_state35 = 222'd17179869184;
parameter    ap_ST_fsm_state36 = 222'd34359738368;
parameter    ap_ST_fsm_state37 = 222'd68719476736;
parameter    ap_ST_fsm_state38 = 222'd137438953472;
parameter    ap_ST_fsm_state39 = 222'd274877906944;
parameter    ap_ST_fsm_state40 = 222'd549755813888;
parameter    ap_ST_fsm_state41 = 222'd1099511627776;
parameter    ap_ST_fsm_state42 = 222'd2199023255552;
parameter    ap_ST_fsm_state43 = 222'd4398046511104;
parameter    ap_ST_fsm_state44 = 222'd8796093022208;
parameter    ap_ST_fsm_state45 = 222'd17592186044416;
parameter    ap_ST_fsm_state46 = 222'd35184372088832;
parameter    ap_ST_fsm_state47 = 222'd70368744177664;
parameter    ap_ST_fsm_state48 = 222'd140737488355328;
parameter    ap_ST_fsm_state49 = 222'd281474976710656;
parameter    ap_ST_fsm_state50 = 222'd562949953421312;
parameter    ap_ST_fsm_state51 = 222'd1125899906842624;
parameter    ap_ST_fsm_state52 = 222'd2251799813685248;
parameter    ap_ST_fsm_state53 = 222'd4503599627370496;
parameter    ap_ST_fsm_state54 = 222'd9007199254740992;
parameter    ap_ST_fsm_state55 = 222'd18014398509481984;
parameter    ap_ST_fsm_state56 = 222'd36028797018963968;
parameter    ap_ST_fsm_state57 = 222'd72057594037927936;
parameter    ap_ST_fsm_state58 = 222'd144115188075855872;
parameter    ap_ST_fsm_state59 = 222'd288230376151711744;
parameter    ap_ST_fsm_state60 = 222'd576460752303423488;
parameter    ap_ST_fsm_state61 = 222'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 222'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 222'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 222'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 222'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 222'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 222'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 222'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 222'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 222'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 222'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 222'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 222'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 222'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 222'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 222'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 222'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 222'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 222'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 222'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 222'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 222'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 222'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 222'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 222'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 222'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 222'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 222'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 222'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 222'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 222'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 222'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 222'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 222'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 222'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 222'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 222'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 222'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 222'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 222'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 222'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 222'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 222'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 222'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 222'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 222'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 222'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 222'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 222'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 222'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 222'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 222'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_pp0_stage0 = 222'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state116 = 222'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state117 = 222'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state118 = 222'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state119 = 222'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state120 = 222'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state121 = 222'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state122 = 222'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state123 = 222'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state124 = 222'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state125 = 222'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state126 = 222'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state127 = 222'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state128 = 222'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state129 = 222'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state130 = 222'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state131 = 222'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state132 = 222'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state133 = 222'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state134 = 222'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state135 = 222'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state136 = 222'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state137 = 222'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state138 = 222'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state139 = 222'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state140 = 222'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state141 = 222'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state142 = 222'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state143 = 222'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state144 = 222'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state145 = 222'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state146 = 222'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state147 = 222'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state148 = 222'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state149 = 222'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state150 = 222'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state151 = 222'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state152 = 222'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state153 = 222'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state154 = 222'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state155 = 222'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state156 = 222'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state157 = 222'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state158 = 222'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state159 = 222'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state160 = 222'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state161 = 222'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state162 = 222'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state163 = 222'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state164 = 222'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state165 = 222'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state166 = 222'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state167 = 222'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state168 = 222'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state169 = 222'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state170 = 222'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state171 = 222'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state172 = 222'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_state173 = 222'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_state174 = 222'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_state175 = 222'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_state176 = 222'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state177 = 222'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state178 = 222'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state179 = 222'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state180 = 222'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state181 = 222'd383123885216472214589586756787577295904684780545900544;
parameter    ap_ST_fsm_state182 = 222'd766247770432944429179173513575154591809369561091801088;
parameter    ap_ST_fsm_state183 = 222'd1532495540865888858358347027150309183618739122183602176;
parameter    ap_ST_fsm_state184 = 222'd3064991081731777716716694054300618367237478244367204352;
parameter    ap_ST_fsm_state185 = 222'd6129982163463555433433388108601236734474956488734408704;
parameter    ap_ST_fsm_state186 = 222'd12259964326927110866866776217202473468949912977468817408;
parameter    ap_ST_fsm_state187 = 222'd24519928653854221733733552434404946937899825954937634816;
parameter    ap_ST_fsm_state188 = 222'd49039857307708443467467104868809893875799651909875269632;
parameter    ap_ST_fsm_state189 = 222'd98079714615416886934934209737619787751599303819750539264;
parameter    ap_ST_fsm_state190 = 222'd196159429230833773869868419475239575503198607639501078528;
parameter    ap_ST_fsm_state191 = 222'd392318858461667547739736838950479151006397215279002157056;
parameter    ap_ST_fsm_state192 = 222'd784637716923335095479473677900958302012794430558004314112;
parameter    ap_ST_fsm_state193 = 222'd1569275433846670190958947355801916604025588861116008628224;
parameter    ap_ST_fsm_state194 = 222'd3138550867693340381917894711603833208051177722232017256448;
parameter    ap_ST_fsm_state195 = 222'd6277101735386680763835789423207666416102355444464034512896;
parameter    ap_ST_fsm_state196 = 222'd12554203470773361527671578846415332832204710888928069025792;
parameter    ap_ST_fsm_state197 = 222'd25108406941546723055343157692830665664409421777856138051584;
parameter    ap_ST_fsm_state198 = 222'd50216813883093446110686315385661331328818843555712276103168;
parameter    ap_ST_fsm_state199 = 222'd100433627766186892221372630771322662657637687111424552206336;
parameter    ap_ST_fsm_state200 = 222'd200867255532373784442745261542645325315275374222849104412672;
parameter    ap_ST_fsm_state201 = 222'd401734511064747568885490523085290650630550748445698208825344;
parameter    ap_ST_fsm_state202 = 222'd803469022129495137770981046170581301261101496891396417650688;
parameter    ap_ST_fsm_state203 = 222'd1606938044258990275541962092341162602522202993782792835301376;
parameter    ap_ST_fsm_state204 = 222'd3213876088517980551083924184682325205044405987565585670602752;
parameter    ap_ST_fsm_state205 = 222'd6427752177035961102167848369364650410088811975131171341205504;
parameter    ap_ST_fsm_state206 = 222'd12855504354071922204335696738729300820177623950262342682411008;
parameter    ap_ST_fsm_state207 = 222'd25711008708143844408671393477458601640355247900524685364822016;
parameter    ap_ST_fsm_state208 = 222'd51422017416287688817342786954917203280710495801049370729644032;
parameter    ap_ST_fsm_state209 = 222'd102844034832575377634685573909834406561420991602098741459288064;
parameter    ap_ST_fsm_state210 = 222'd205688069665150755269371147819668813122841983204197482918576128;
parameter    ap_ST_fsm_state211 = 222'd411376139330301510538742295639337626245683966408394965837152256;
parameter    ap_ST_fsm_state212 = 222'd822752278660603021077484591278675252491367932816789931674304512;
parameter    ap_ST_fsm_state213 = 222'd1645504557321206042154969182557350504982735865633579863348609024;
parameter    ap_ST_fsm_state214 = 222'd3291009114642412084309938365114701009965471731267159726697218048;
parameter    ap_ST_fsm_state215 = 222'd6582018229284824168619876730229402019930943462534319453394436096;
parameter    ap_ST_fsm_state216 = 222'd13164036458569648337239753460458804039861886925068638906788872192;
parameter    ap_ST_fsm_state217 = 222'd26328072917139296674479506920917608079723773850137277813577744384;
parameter    ap_ST_fsm_state218 = 222'd52656145834278593348959013841835216159447547700274555627155488768;
parameter    ap_ST_fsm_state219 = 222'd105312291668557186697918027683670432318895095400549111254310977536;
parameter    ap_ST_fsm_state220 = 222'd210624583337114373395836055367340864637790190801098222508621955072;
parameter    ap_ST_fsm_state221 = 222'd421249166674228746791672110734681729275580381602196445017243910144;
parameter    ap_ST_fsm_state222 = 222'd842498333348457493583344221469363458551160763204392890034487820288;
parameter    ap_ST_fsm_pp1_stage0 = 222'd1684996666696914987166688442938726917102321526408785780068975640576;
parameter    ap_ST_fsm_state226 = 222'd3369993333393829974333376885877453834204643052817571560137951281152;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output   m_axi_mm_video1_AWVALID;
input   m_axi_mm_video1_AWREADY;
output  [63:0] m_axi_mm_video1_AWADDR;
output  [0:0] m_axi_mm_video1_AWID;
output  [31:0] m_axi_mm_video1_AWLEN;
output  [2:0] m_axi_mm_video1_AWSIZE;
output  [1:0] m_axi_mm_video1_AWBURST;
output  [1:0] m_axi_mm_video1_AWLOCK;
output  [3:0] m_axi_mm_video1_AWCACHE;
output  [2:0] m_axi_mm_video1_AWPROT;
output  [3:0] m_axi_mm_video1_AWQOS;
output  [3:0] m_axi_mm_video1_AWREGION;
output  [0:0] m_axi_mm_video1_AWUSER;
output   m_axi_mm_video1_WVALID;
input   m_axi_mm_video1_WREADY;
output  [127:0] m_axi_mm_video1_WDATA;
output  [15:0] m_axi_mm_video1_WSTRB;
output   m_axi_mm_video1_WLAST;
output  [0:0] m_axi_mm_video1_WID;
output  [0:0] m_axi_mm_video1_WUSER;
output   m_axi_mm_video1_ARVALID;
input   m_axi_mm_video1_ARREADY;
output  [63:0] m_axi_mm_video1_ARADDR;
output  [0:0] m_axi_mm_video1_ARID;
output  [31:0] m_axi_mm_video1_ARLEN;
output  [2:0] m_axi_mm_video1_ARSIZE;
output  [1:0] m_axi_mm_video1_ARBURST;
output  [1:0] m_axi_mm_video1_ARLOCK;
output  [3:0] m_axi_mm_video1_ARCACHE;
output  [2:0] m_axi_mm_video1_ARPROT;
output  [3:0] m_axi_mm_video1_ARQOS;
output  [3:0] m_axi_mm_video1_ARREGION;
output  [0:0] m_axi_mm_video1_ARUSER;
input   m_axi_mm_video1_RVALID;
output   m_axi_mm_video1_RREADY;
input  [127:0] m_axi_mm_video1_RDATA;
input   m_axi_mm_video1_RLAST;
input  [0:0] m_axi_mm_video1_RID;
input  [0:0] m_axi_mm_video1_RUSER;
input  [1:0] m_axi_mm_video1_RRESP;
input   m_axi_mm_video1_BVALID;
output   m_axi_mm_video1_BREADY;
input  [1:0] m_axi_mm_video1_BRESP;
input  [0:0] m_axi_mm_video1_BID;
input  [0:0] m_axi_mm_video1_BUSER;
output  [127:0] bytesLayer1_plane0_din;
input   bytesLayer1_plane0_full_n;
output   bytesLayer1_plane0_write;
output  [127:0] bytesLayer1_plane1_din;
input   bytesLayer1_plane1_full_n;
output   bytesLayer1_plane1_write;
input  [63:0] HwReg_layer1_buf1_dout;
input   HwReg_layer1_buf1_empty_n;
output   HwReg_layer1_buf1_read;
input  [63:0] HwReg_layer1_buf2_dout;
input   HwReg_layer1_buf2_empty_n;
output   HwReg_layer1_buf2_read;
input  [15:0] HwReg_layerHeight16_load_loc_dout;
input   HwReg_layerHeight16_load_loc_empty_n;
output   HwReg_layerHeight16_load_loc_read;
input  [15:0] layer1WidthInBytes_loc_dout;
input   layer1WidthInBytes_loc_empty_n;
output   layer1WidthInBytes_loc_read;
input  [15:0] p_read46_dout;
input   p_read46_empty_n;
output   p_read46_read;
input  [0:0] p_read1_dout;
input   p_read1_empty_n;
output   p_read1_read;
output  [15:0] HwReg_layerHeight16_load_loc_out_din;
input   HwReg_layerHeight16_load_loc_out_full_n;
output   HwReg_layerHeight16_load_loc_out_write;
output  [15:0] layer1WidthInBytes_loc_out_din;
input   layer1WidthInBytes_loc_out_full_n;
output   layer1WidthInBytes_loc_out_write;
output  [0:0] p_read1_out_din;
input   p_read1_out_full_n;
output   p_read1_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_mm_video1_ARVALID;
reg[63:0] m_axi_mm_video1_ARADDR;
reg m_axi_mm_video1_RREADY;
reg bytesLayer1_plane0_write;
reg bytesLayer1_plane1_write;
reg HwReg_layer1_buf1_read;
reg HwReg_layer1_buf2_read;
reg HwReg_layerHeight16_load_loc_read;
reg layer1WidthInBytes_loc_read;
reg p_read46_read;
reg p_read1_read;
reg HwReg_layerHeight16_load_loc_out_write;
reg layer1WidthInBytes_loc_out_write;
reg p_read1_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [221:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    mm_video1_blk_n_AR;
wire    ap_CS_fsm_state7;
reg    mm_video1_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln62_reg_546;
wire    ap_CS_fsm_state117;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln72_reg_571;
reg    bytesLayer1_plane0_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln62_reg_546_pp0_iter1_reg;
reg    bytesLayer1_plane1_blk_n;
reg    ap_enable_reg_pp1_iter2;
reg   [0:0] icmp_ln72_reg_571_pp1_iter1_reg;
reg    HwReg_layer1_buf1_blk_n;
reg    HwReg_layer1_buf2_blk_n;
reg    HwReg_layerHeight16_load_loc_blk_n;
reg    layer1WidthInBytes_loc_blk_n;
reg    p_read46_blk_n;
reg    p_read1_blk_n;
reg    HwReg_layerHeight16_load_loc_out_blk_n;
reg    layer1WidthInBytes_loc_out_blk_n;
reg    p_read1_out_blk_n;
reg   [12:0] x_reg_239;
reg   [12:0] x_23_reg_250;
reg   [63:0] HwReg_layer1_buf1_read_reg_448;
reg   [63:0] HwReg_layer1_buf2_read_reg_453;
reg   [15:0] HwReg_layerHeight16_load_loc_read_reg_458;
wire   [0:0] p_read_57_read_fu_162_p2;
reg   [0:0] p_read_57_reg_464;
reg   [12:0] loopWidth_reg_468;
reg   [11:0] div5_i_i_reg_476;
wire   [31:0] loopWidth_cast2_i_i_fu_294_p1;
reg   [31:0] loopWidth_cast2_i_i_reg_482;
wire    ap_CS_fsm_state2;
wire   [31:0] zext_ln56_fu_297_p1;
reg   [31:0] zext_ln56_reg_488;
wire   [0:0] icmp_ln56_fu_300_p2;
reg   [0:0] icmp_ln56_reg_493;
wire   [0:0] cmp21_i_i_fu_305_p2;
reg   [0:0] cmp21_i_i_reg_504;
wire   [27:0] zext_ln62_fu_310_p1;
reg   [27:0] zext_ln62_reg_508;
wire   [15:0] y_24_fu_318_p2;
reg   [15:0] y_24_reg_513;
wire    ap_CS_fsm_state3;
wire   [0:0] trunc_ln56_fu_324_p1;
reg   [0:0] trunc_ln56_reg_518;
wire   [0:0] icmp_ln56_1_fu_328_p2;
reg   [59:0] trunc_ln_reg_530;
wire    ap_CS_fsm_state6;
wire   [12:0] add_ln62_1_fu_373_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state113_pp0_stage0_iter0;
reg    ap_block_state114_pp0_stage0_iter1;
reg    ap_block_state115_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln62_fu_379_p2;
reg   [127:0] fb_pix_reg_550;
reg   [59:0] trunc_ln1_reg_555;
wire    ap_CS_fsm_state116;
wire   [12:0] add_ln72_1_fu_421_p2;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state223_pp1_stage0_iter0;
reg    ap_block_state224_pp1_stage0_iter1;
reg    ap_block_state225_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln72_fu_427_p2;
reg   [127:0] fb_pix_1_reg_575;
wire    ap_CS_fsm_state112;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state113;
wire    ap_CS_fsm_state222;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state223;
reg   [15:0] y_reg_228;
wire    ap_CS_fsm_state226;
wire  signed [63:0] sext_ln62_fu_363_p1;
wire  signed [63:0] sext_ln72_1_fu_411_p1;
reg   [31:0] offsetUV_fu_128;
wire   [31:0] offsetUV_1_fu_432_p2;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp1_stage0_01001;
wire   [16:0] WidthInBytes_cast_i_i_fu_264_p1;
wire   [16:0] sub_i_i_fu_268_p2;
wire   [27:0] grp_fu_442_p2;
wire   [31:0] shl_ln_fu_337_p3;
wire   [63:0] zext_ln62_2_fu_344_p1;
wire   [63:0] add_ln62_fu_348_p2;
wire   [35:0] shl_ln1_fu_384_p3;
wire  signed [63:0] sext_ln72_fu_392_p1;
wire   [63:0] add_ln72_fu_396_p2;
wire   [11:0] grp_fu_442_p0;
wire   [15:0] grp_fu_442_p1;
reg   [221:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [27:0] grp_fu_442_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 222'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
end

bd_v_mix_0_0_mul_mul_12ns_16ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_mul_12ns_16ns_28_4_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_442_p0),
    .din1(grp_fu_442_p1),
    .ce(1'b1),
    .dout(grp_fu_442_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & ((p_read_57_reg_464 == 1'd0) | ((icmp_ln56_1_fu_328_p2 == 1'd1) | (icmp_ln56_reg_493 == 1'd1))))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state113) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state112)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state113)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state113);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state112)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state223) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state222)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state223)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state223);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state222)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_300_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        offsetUV_fu_128 <= 32'd0;
    end else if (((trunc_ln56_reg_518 == 1'd0) & (1'b1 == ap_CS_fsm_state226))) begin
        offsetUV_fu_128 <= offsetUV_1_fu_432_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state222)) begin
        x_23_reg_250 <= 13'd0;
    end else if (((icmp_ln72_fu_427_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x_23_reg_250 <= add_ln72_1_fu_421_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state112)) begin
        x_reg_239 <= 13'd0;
    end else if (((icmp_ln62_fu_379_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_reg_239 <= add_ln62_1_fu_373_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_300_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_reg_228 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state226)) begin
        y_reg_228 <= y_24_reg_513;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        HwReg_layer1_buf1_read_reg_448 <= HwReg_layer1_buf1_dout;
        HwReg_layer1_buf2_read_reg_453 <= HwReg_layer1_buf2_dout;
        HwReg_layerHeight16_load_loc_read_reg_458 <= HwReg_layerHeight16_load_loc_dout;
        p_read_57_reg_464 <= p_read1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_300_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        cmp21_i_i_reg_504 <= cmp21_i_i_fu_305_p2;
        zext_ln62_reg_508[11 : 0] <= zext_ln62_fu_310_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((p_read_57_read_fu_162_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        div5_i_i_reg_476 <= {{p_read46_dout[15:4]}};
        loopWidth_reg_468 <= {{sub_i_i_fu_268_p2[16:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_571 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fb_pix_1_reg_575 <= m_axi_mm_video1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln62_reg_546 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fb_pix_reg_550 <= m_axi_mm_video1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln56_reg_493 <= icmp_ln56_fu_300_p2;
        loopWidth_cast2_i_i_reg_482[12 : 0] <= loopWidth_cast2_i_i_fu_294_p1[12 : 0];
        zext_ln56_reg_488[11 : 0] <= zext_ln56_fu_297_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln62_reg_546 <= icmp_ln62_fu_379_p2;
        icmp_ln62_reg_546_pp0_iter1_reg <= icmp_ln62_reg_546;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln72_reg_571 <= icmp_ln72_fu_427_p2;
        icmp_ln72_reg_571_pp1_iter1_reg <= icmp_ln72_reg_571;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln56_reg_518 == 1'd0) & (cmp21_i_i_reg_504 == 1'd1) & (1'b1 == ap_CS_fsm_state116))) begin
        trunc_ln1_reg_555 <= {{add_ln72_fu_396_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_reg_493 == 1'd0) & (p_read_57_reg_464 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        trunc_ln56_reg_518 <= trunc_ln56_fu_324_p1;
        y_24_reg_513 <= y_24_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp21_i_i_reg_504 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        trunc_ln_reg_530 <= {{add_ln62_fu_348_p2[63:4]}};
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer1_buf1_blk_n = HwReg_layer1_buf1_empty_n;
    end else begin
        HwReg_layer1_buf1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_read1_out_full_n == 1'b0) | (layer1WidthInBytes_loc_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (p_read46_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_out_full_n) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (1'b0 == HwReg_layer1_buf2_empty_n) | (1'b0 == HwReg_layer1_buf1_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer1_buf1_read = 1'b1;
    end else begin
        HwReg_layer1_buf1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer1_buf2_blk_n = HwReg_layer1_buf2_empty_n;
    end else begin
        HwReg_layer1_buf2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_read1_out_full_n == 1'b0) | (layer1WidthInBytes_loc_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (p_read46_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_out_full_n) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (1'b0 == HwReg_layer1_buf2_empty_n) | (1'b0 == HwReg_layer1_buf1_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layer1_buf2_read = 1'b1;
    end else begin
        HwReg_layer1_buf2_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight16_load_loc_blk_n = HwReg_layerHeight16_load_loc_empty_n;
    end else begin
        HwReg_layerHeight16_load_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight16_load_loc_out_blk_n = HwReg_layerHeight16_load_loc_out_full_n;
    end else begin
        HwReg_layerHeight16_load_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_read1_out_full_n == 1'b0) | (layer1WidthInBytes_loc_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (p_read46_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_out_full_n) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (1'b0 == HwReg_layer1_buf2_empty_n) | (1'b0 == HwReg_layer1_buf1_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight16_load_loc_out_write = 1'b1;
    end else begin
        HwReg_layerHeight16_load_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((p_read1_out_full_n == 1'b0) | (layer1WidthInBytes_loc_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (p_read46_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_out_full_n) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (1'b0 == HwReg_layer1_buf2_empty_n) | (1'b0 == HwReg_layer1_buf1_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight16_load_loc_read = 1'b1;
    end else begin
        HwReg_layerHeight16_load_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln62_fu_379_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state113 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state113 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln72_fu_427_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state223 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state223 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((p_read_57_reg_464 == 1'd0) | ((icmp_ln56_1_fu_328_p2 == 1'd1) | (icmp_ln56_reg_493 == 1'd1))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_reg_546_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        bytesLayer1_plane0_blk_n = bytesLayer1_plane0_full_n;
    end else begin
        bytesLayer1_plane0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln62_reg_546_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bytesLayer1_plane0_write = 1'b1;
    end else begin
        bytesLayer1_plane0_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_571_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        bytesLayer1_plane1_blk_n = bytesLayer1_plane1_full_n;
    end else begin
        bytesLayer1_plane1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln72_reg_571_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        bytesLayer1_plane1_write = 1'b1;
    end else begin
        bytesLayer1_plane1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((p_read_57_reg_464 == 1'd0) | ((icmp_ln56_1_fu_328_p2 == 1'd1) | (icmp_ln56_reg_493 == 1'd1))))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1WidthInBytes_loc_blk_n = layer1WidthInBytes_loc_empty_n;
    end else begin
        layer1WidthInBytes_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1WidthInBytes_loc_out_blk_n = layer1WidthInBytes_loc_out_full_n;
    end else begin
        layer1WidthInBytes_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_read1_out_full_n == 1'b0) | (layer1WidthInBytes_loc_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (p_read46_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_out_full_n) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (1'b0 == HwReg_layer1_buf2_empty_n) | (1'b0 == HwReg_layer1_buf1_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1WidthInBytes_loc_out_write = 1'b1;
    end else begin
        layer1WidthInBytes_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((p_read1_out_full_n == 1'b0) | (layer1WidthInBytes_loc_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (p_read46_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_out_full_n) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (1'b0 == HwReg_layer1_buf2_empty_n) | (1'b0 == HwReg_layer1_buf1_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1WidthInBytes_loc_read = 1'b1;
    end else begin
        layer1WidthInBytes_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_mm_video1_ARREADY == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state117)) begin
            m_axi_mm_video1_ARADDR = sext_ln72_1_fu_411_p1;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            m_axi_mm_video1_ARADDR = sext_ln62_fu_363_p1;
        end else begin
            m_axi_mm_video1_ARADDR = 'bx;
        end
    end else begin
        m_axi_mm_video1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((m_axi_mm_video1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state117)) | ((m_axi_mm_video1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7)))) begin
        m_axi_mm_video1_ARVALID = 1'b1;
    end else begin
        m_axi_mm_video1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln72_reg_571 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln62_reg_546 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axi_mm_video1_RREADY = 1'b1;
    end else begin
        m_axi_mm_video1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state7))) begin
        mm_video1_blk_n_AR = m_axi_mm_video1_ARREADY;
    end else begin
        mm_video1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln72_reg_571 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln62_reg_546 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mm_video1_blk_n_R = m_axi_mm_video1_RVALID;
    end else begin
        mm_video1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read1_blk_n = p_read1_empty_n;
    end else begin
        p_read1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read1_out_blk_n = p_read1_out_full_n;
    end else begin
        p_read1_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_read1_out_full_n == 1'b0) | (layer1WidthInBytes_loc_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (p_read46_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_out_full_n) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (1'b0 == HwReg_layer1_buf2_empty_n) | (1'b0 == HwReg_layer1_buf1_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read1_out_write = 1'b1;
    end else begin
        p_read1_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((p_read1_out_full_n == 1'b0) | (layer1WidthInBytes_loc_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (p_read46_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_out_full_n) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (1'b0 == HwReg_layer1_buf2_empty_n) | (1'b0 == HwReg_layer1_buf1_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read1_read = 1'b1;
    end else begin
        p_read1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read46_blk_n = p_read46_empty_n;
    end else begin
        p_read46_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_read1_out_full_n == 1'b0) | (layer1WidthInBytes_loc_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (p_read46_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_out_full_n) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (1'b0 == HwReg_layer1_buf2_empty_n) | (1'b0 == HwReg_layer1_buf1_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read46_read = 1'b1;
    end else begin
        p_read46_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((p_read1_out_full_n == 1'b0) | (layer1WidthInBytes_loc_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (p_read46_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_out_full_n) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (1'b0 == HwReg_layer1_buf2_empty_n) | (1'b0 == HwReg_layer1_buf1_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (p_read_57_read_fu_162_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((p_read1_out_full_n == 1'b0) | (layer1WidthInBytes_loc_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (p_read46_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_out_full_n) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (1'b0 == HwReg_layer1_buf2_empty_n) | (1'b0 == HwReg_layer1_buf1_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (p_read_57_read_fu_162_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((p_read_57_reg_464 == 1'd0) | ((icmp_ln56_1_fu_328_p2 == 1'd1) | (icmp_ln56_reg_493 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((cmp21_i_i_reg_504 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((m_axi_mm_video1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln62_fu_379_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((icmp_ln62_fu_379_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state116 : begin
            if (((trunc_ln56_reg_518 == 1'd0) & (cmp21_i_i_reg_504 == 1'd1) & (1'b1 == ap_CS_fsm_state116))) begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state226;
            end
        end
        ap_ST_fsm_state117 : begin
            if (((m_axi_mm_video1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state117))) begin
                ap_NS_fsm = ap_ST_fsm_state118;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state153;
        end
        ap_ST_fsm_state153 : begin
            ap_NS_fsm = ap_ST_fsm_state154;
        end
        ap_ST_fsm_state154 : begin
            ap_NS_fsm = ap_ST_fsm_state155;
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            ap_NS_fsm = ap_ST_fsm_state157;
        end
        ap_ST_fsm_state157 : begin
            ap_NS_fsm = ap_ST_fsm_state158;
        end
        ap_ST_fsm_state158 : begin
            ap_NS_fsm = ap_ST_fsm_state159;
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state160 : begin
            ap_NS_fsm = ap_ST_fsm_state161;
        end
        ap_ST_fsm_state161 : begin
            ap_NS_fsm = ap_ST_fsm_state162;
        end
        ap_ST_fsm_state162 : begin
            ap_NS_fsm = ap_ST_fsm_state163;
        end
        ap_ST_fsm_state163 : begin
            ap_NS_fsm = ap_ST_fsm_state164;
        end
        ap_ST_fsm_state164 : begin
            ap_NS_fsm = ap_ST_fsm_state165;
        end
        ap_ST_fsm_state165 : begin
            ap_NS_fsm = ap_ST_fsm_state166;
        end
        ap_ST_fsm_state166 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state167 : begin
            ap_NS_fsm = ap_ST_fsm_state168;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            ap_NS_fsm = ap_ST_fsm_state170;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state171;
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            ap_NS_fsm = ap_ST_fsm_state175;
        end
        ap_ST_fsm_state175 : begin
            ap_NS_fsm = ap_ST_fsm_state176;
        end
        ap_ST_fsm_state176 : begin
            ap_NS_fsm = ap_ST_fsm_state177;
        end
        ap_ST_fsm_state177 : begin
            ap_NS_fsm = ap_ST_fsm_state178;
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state179;
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            ap_NS_fsm = ap_ST_fsm_state181;
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state182;
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state184;
        end
        ap_ST_fsm_state184 : begin
            ap_NS_fsm = ap_ST_fsm_state185;
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state187 : begin
            ap_NS_fsm = ap_ST_fsm_state188;
        end
        ap_ST_fsm_state188 : begin
            ap_NS_fsm = ap_ST_fsm_state189;
        end
        ap_ST_fsm_state189 : begin
            ap_NS_fsm = ap_ST_fsm_state190;
        end
        ap_ST_fsm_state190 : begin
            ap_NS_fsm = ap_ST_fsm_state191;
        end
        ap_ST_fsm_state191 : begin
            ap_NS_fsm = ap_ST_fsm_state192;
        end
        ap_ST_fsm_state192 : begin
            ap_NS_fsm = ap_ST_fsm_state193;
        end
        ap_ST_fsm_state193 : begin
            ap_NS_fsm = ap_ST_fsm_state194;
        end
        ap_ST_fsm_state194 : begin
            ap_NS_fsm = ap_ST_fsm_state195;
        end
        ap_ST_fsm_state195 : begin
            ap_NS_fsm = ap_ST_fsm_state196;
        end
        ap_ST_fsm_state196 : begin
            ap_NS_fsm = ap_ST_fsm_state197;
        end
        ap_ST_fsm_state197 : begin
            ap_NS_fsm = ap_ST_fsm_state198;
        end
        ap_ST_fsm_state198 : begin
            ap_NS_fsm = ap_ST_fsm_state199;
        end
        ap_ST_fsm_state199 : begin
            ap_NS_fsm = ap_ST_fsm_state200;
        end
        ap_ST_fsm_state200 : begin
            ap_NS_fsm = ap_ST_fsm_state201;
        end
        ap_ST_fsm_state201 : begin
            ap_NS_fsm = ap_ST_fsm_state202;
        end
        ap_ST_fsm_state202 : begin
            ap_NS_fsm = ap_ST_fsm_state203;
        end
        ap_ST_fsm_state203 : begin
            ap_NS_fsm = ap_ST_fsm_state204;
        end
        ap_ST_fsm_state204 : begin
            ap_NS_fsm = ap_ST_fsm_state205;
        end
        ap_ST_fsm_state205 : begin
            ap_NS_fsm = ap_ST_fsm_state206;
        end
        ap_ST_fsm_state206 : begin
            ap_NS_fsm = ap_ST_fsm_state207;
        end
        ap_ST_fsm_state207 : begin
            ap_NS_fsm = ap_ST_fsm_state208;
        end
        ap_ST_fsm_state208 : begin
            ap_NS_fsm = ap_ST_fsm_state209;
        end
        ap_ST_fsm_state209 : begin
            ap_NS_fsm = ap_ST_fsm_state210;
        end
        ap_ST_fsm_state210 : begin
            ap_NS_fsm = ap_ST_fsm_state211;
        end
        ap_ST_fsm_state211 : begin
            ap_NS_fsm = ap_ST_fsm_state212;
        end
        ap_ST_fsm_state212 : begin
            ap_NS_fsm = ap_ST_fsm_state213;
        end
        ap_ST_fsm_state213 : begin
            ap_NS_fsm = ap_ST_fsm_state214;
        end
        ap_ST_fsm_state214 : begin
            ap_NS_fsm = ap_ST_fsm_state215;
        end
        ap_ST_fsm_state215 : begin
            ap_NS_fsm = ap_ST_fsm_state216;
        end
        ap_ST_fsm_state216 : begin
            ap_NS_fsm = ap_ST_fsm_state217;
        end
        ap_ST_fsm_state217 : begin
            ap_NS_fsm = ap_ST_fsm_state218;
        end
        ap_ST_fsm_state218 : begin
            ap_NS_fsm = ap_ST_fsm_state219;
        end
        ap_ST_fsm_state219 : begin
            ap_NS_fsm = ap_ST_fsm_state220;
        end
        ap_ST_fsm_state220 : begin
            ap_NS_fsm = ap_ST_fsm_state221;
        end
        ap_ST_fsm_state221 : begin
            ap_NS_fsm = ap_ST_fsm_state222;
        end
        ap_ST_fsm_state222 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln72_fu_427_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((icmp_ln72_fu_427_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state226;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state226 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign HwReg_layerHeight16_load_loc_out_din = HwReg_layerHeight16_load_loc_dout;

assign WidthInBytes_cast_i_i_fu_264_p1 = layer1WidthInBytes_loc_dout;

assign add_ln62_1_fu_373_p2 = (x_reg_239 + 13'd1);

assign add_ln62_fu_348_p2 = (HwReg_layer1_buf1_read_reg_448 + zext_ln62_2_fu_344_p1);

assign add_ln72_1_fu_421_p2 = (x_23_reg_250 + 13'd1);

assign add_ln72_fu_396_p2 = ($signed(HwReg_layer1_buf2_read_reg_453) + $signed(sext_ln72_fu_392_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd220];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state222 = ap_CS_fsm[32'd219];

assign ap_CS_fsm_state226 = ap_CS_fsm[32'd221];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln62_reg_546_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (bytesLayer1_plane0_full_n == 1'b0)) | ((icmp_ln62_reg_546 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_mm_video1_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln62_reg_546_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (bytesLayer1_plane0_full_n == 1'b0)) | ((icmp_ln62_reg_546 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_mm_video1_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln62_reg_546_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (bytesLayer1_plane0_full_n == 1'b0)) | ((icmp_ln62_reg_546 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_mm_video1_RVALID == 1'b0)));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((icmp_ln72_reg_571_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (bytesLayer1_plane1_full_n == 1'b0)) | ((icmp_ln72_reg_571 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (m_axi_mm_video1_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((icmp_ln72_reg_571_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (bytesLayer1_plane1_full_n == 1'b0)) | ((icmp_ln72_reg_571 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (m_axi_mm_video1_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((icmp_ln72_reg_571_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (bytesLayer1_plane1_full_n == 1'b0)) | ((icmp_ln72_reg_571 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (m_axi_mm_video1_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state1 = ((p_read1_out_full_n == 1'b0) | (layer1WidthInBytes_loc_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (p_read46_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_out_full_n) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (1'b0 == HwReg_layer1_buf2_empty_n) | (1'b0 == HwReg_layer1_buf1_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state113_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state114_pp0_stage0_iter1 = ((icmp_ln62_reg_546 == 1'd0) & (m_axi_mm_video1_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state115_pp0_stage0_iter2 = ((icmp_ln62_reg_546_pp0_iter1_reg == 1'd0) & (bytesLayer1_plane0_full_n == 1'b0));
end

assign ap_block_state223_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state224_pp1_stage0_iter1 = ((icmp_ln72_reg_571 == 1'd0) & (m_axi_mm_video1_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state225_pp1_stage0_iter2 = ((icmp_ln72_reg_571_pp1_iter1_reg == 1'd0) & (bytesLayer1_plane1_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign bytesLayer1_plane0_din = fb_pix_reg_550;

assign bytesLayer1_plane1_din = fb_pix_1_reg_575;

assign cmp21_i_i_fu_305_p2 = ((loopWidth_reg_468 != 13'd0) ? 1'b1 : 1'b0);

assign grp_fu_442_p0 = zext_ln62_reg_508;

assign grp_fu_442_p1 = grp_fu_442_p10;

assign grp_fu_442_p10 = y_reg_228;

assign icmp_ln56_1_fu_328_p2 = ((y_reg_228 == HwReg_layerHeight16_load_loc_read_reg_458) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_300_p2 = ((HwReg_layerHeight16_load_loc_read_reg_458 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_379_p2 = ((x_reg_239 == loopWidth_reg_468) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_427_p2 = ((x_23_reg_250 == loopWidth_reg_468) ? 1'b1 : 1'b0);

assign layer1WidthInBytes_loc_out_din = layer1WidthInBytes_loc_dout;

assign loopWidth_cast2_i_i_fu_294_p1 = loopWidth_reg_468;

assign m_axi_mm_video1_ARBURST = 2'd0;

assign m_axi_mm_video1_ARCACHE = 4'd0;

assign m_axi_mm_video1_ARID = 1'd0;

assign m_axi_mm_video1_ARLEN = loopWidth_cast2_i_i_reg_482;

assign m_axi_mm_video1_ARLOCK = 2'd0;

assign m_axi_mm_video1_ARPROT = 3'd0;

assign m_axi_mm_video1_ARQOS = 4'd0;

assign m_axi_mm_video1_ARREGION = 4'd0;

assign m_axi_mm_video1_ARSIZE = 3'd0;

assign m_axi_mm_video1_ARUSER = 1'd0;

assign m_axi_mm_video1_AWADDR = 64'd0;

assign m_axi_mm_video1_AWBURST = 2'd0;

assign m_axi_mm_video1_AWCACHE = 4'd0;

assign m_axi_mm_video1_AWID = 1'd0;

assign m_axi_mm_video1_AWLEN = 32'd0;

assign m_axi_mm_video1_AWLOCK = 2'd0;

assign m_axi_mm_video1_AWPROT = 3'd0;

assign m_axi_mm_video1_AWQOS = 4'd0;

assign m_axi_mm_video1_AWREGION = 4'd0;

assign m_axi_mm_video1_AWSIZE = 3'd0;

assign m_axi_mm_video1_AWUSER = 1'd0;

assign m_axi_mm_video1_AWVALID = 1'b0;

assign m_axi_mm_video1_BREADY = 1'b0;

assign m_axi_mm_video1_WDATA = 128'd0;

assign m_axi_mm_video1_WID = 1'd0;

assign m_axi_mm_video1_WLAST = 1'b0;

assign m_axi_mm_video1_WSTRB = 16'd0;

assign m_axi_mm_video1_WUSER = 1'd0;

assign m_axi_mm_video1_WVALID = 1'b0;

assign offsetUV_1_fu_432_p2 = (offsetUV_fu_128 + zext_ln56_reg_488);

assign p_read1_out_din = p_read1_dout;

assign p_read_57_read_fu_162_p2 = p_read1_dout;

assign sext_ln62_fu_363_p1 = $signed(trunc_ln_reg_530);

assign sext_ln72_1_fu_411_p1 = $signed(trunc_ln1_reg_555);

assign sext_ln72_fu_392_p1 = $signed(shl_ln1_fu_384_p3);

assign shl_ln1_fu_384_p3 = {{offsetUV_fu_128}, {4'd0}};

assign shl_ln_fu_337_p3 = {{grp_fu_442_p2}, {4'd0}};

assign start_out = real_start;

assign sub_i_i_fu_268_p2 = (WidthInBytes_cast_i_i_fu_264_p1 + 17'd15);

assign trunc_ln56_fu_324_p1 = y_reg_228[0:0];

assign y_24_fu_318_p2 = (y_reg_228 + 16'd1);

assign zext_ln56_fu_297_p1 = div5_i_i_reg_476;

assign zext_ln62_2_fu_344_p1 = shl_ln_fu_337_p3;

assign zext_ln62_fu_310_p1 = div5_i_i_reg_476;

always @ (posedge ap_clk) begin
    loopWidth_cast2_i_i_reg_482[31:13] <= 19'b0000000000000000000;
    zext_ln56_reg_488[31:12] <= 20'b00000000000000000000;
    zext_ln62_reg_508[27:12] <= 16'b0000000000000000;
end

endmodule //bd_v_mix_0_0_AXIMMvideo2Bytes_2_13
