

HI-TECH Software Macro Assembler (PSoC MCU) V9.61PL6
                                                                                                           Fri May 25 15:05:14 2012


     1                          ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     2                          ;;;
     3                          ;;;  M8C.INC -- Microcontroller Device System Declarations
     4                          ;;;
     5                          ;;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
     6                          ;;;
     7                          ;;;  This file provides address constants, bit field masks and a set of macro
     8                          ;;;  facilities for the Cypress Semiconductor CY8C21020 Microcontroller devices.
     9                          ;;;
    10                          ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    11                          
    12                          ;;=============================================================================
    13                          ;; Definition of abbreviations used in the descriptions below
    14                          ;;  (RW)   The register or bit supports reads and writes
    15                          ;;  (W)    The register or bit is write-only
    16                          ;;  (R)    The register or bit is read-only
    17                          ;;  (#)    Access to the register is bit specific (see the family datasheet)
    18                          ;;  (RC)   The register or bit can be read, but writing a 0 will clear it,
    19                          ;;         writing a 1 will have no effect.
    20                          ;;=============================================================================
    21                          
    22                          ;;=============================================================================
    23                          ;;      System Registers
    24                          ;;=============================================================================
    25                          
    26                          ;----------------------------
    27                          ;  Flag Register Bit Fields
    28                          ;----------------------------
    29  0010                    FLAG_XIO_MASK:     equ 10h     ; I/O Bank select for register space
    30  0008                    FLAG_SUPER:        equ 08h     ; Supervisor Mode
    31  0004                    FLAG_CARRY:        equ 04h     ; Carry Condition Flag
    32  0002                    FLAG_ZERO:         equ 02h     ; Zero  Condition Flag
    33  0001                    FLAG_GLOBAL_IE:    equ 01h     ; Glogal Interrupt Enable
    34                          
    35                          
    36                          ;;=============================================================================
    37                          ;;      Register Space, Bank 0
    38                          ;;=============================================================================
    39                          
    40                          ;------------------------------------------------
    41                          ;  Port Registers
    42                          ;  Note: Also see this address range in Bank 1.
    43                          ;------------------------------------------------
    44                          ; Port 0
    45  0000                    PRT0DR:       equ 00h          ; Port 0 Data Register                     (RW)
    46  0001                    PRT0IE:       equ 01h          ; Port 0 Interrupt Enable Register         (RW)
    47  0002                    PRT0GS:       equ 02h          ; Port 0 Global Select Register            (RW)
    48  0003                    PRT0DM2:      equ 03h          ; Port 0 Drive Mode 2                      (RW)
    49                          ; Port 1
    50  0004                    PRT1DR:       equ 04h          ; Port 1 Data Register                     (RW)
    51  0005                    PRT1IE:       equ 05h          ; Port 1 Interrupt Enable Register         (RW)
    52  0006                    PRT1GS:       equ 06h          ; Port 1 Global Select Register            (RW)
    53  0007                    PRT1DM2:      equ 07h          ; Port 1 Drive Mode 2                      (RW)
    54                          
    55                          ;------------------------------------------------
    56                          ;  Digital PSoC(tm) block Registers
    57                          ;  Note: Also see this address range in Bank 1.
    58                          ;------------------------------------------------
    59                          ; Digital PSoC block 00, Basic Type B
    60  0020                    DBB00DR0:     equ 20h          ; data register 0                          (#)
    61  0021                    DBB00DR1:     equ 21h          ; data register 1                          (W)
    62  0022                    DBB00DR2:     equ 22h          ; data register 2                          (RW)
    63  0023                    DBB00CR0:     equ 23h          ; control & status register 0              (#)
    64                          
    65                          ; Digital PSoC block 01, Basic Type B
    66  0024                    DBB01DR0:     equ 24h          ; data register 0                          (#)
    67  0025                    DBB01DR1:     equ 25h          ; data register 1                          (W)
    68  0026                    DBB01DR2:     equ 26h          ; data register 2                          (RW)
    69  0027                    DBB01CR0:     equ 27h          ; control & status register 0              (#)
    70                          
    71                          ; Digital PSoC block 02, Communications Type B
    72  0028                    DCB02DR0:     equ 28h          ; data register 0                          (#)
    73  0029                    DCB02DR1:     equ 29h          ; data register 1                          (W)
    74  002A                    DCB02DR2:     equ 2Ah          ; data register 2                          (RW)
    75  002B                    DCB02CR0:     equ 2Bh          ; control & status register 0              (#)
    76                          
    77                          ; Digital PSoC block 03, Communications Type B
    78  002C                    DCB03DR0:     equ 2Ch          ; data register 0                          (#)
    79  002D                    DCB03DR1:     equ 2Dh          ; data register 1                          (W)
    80  002E                    DCB03DR2:     equ 2Eh          ; data register 2                          (RW)
    81  002F                    DCB03CR0:     equ 2Fh          ; control & status register 0              (#)
    82                          
    83                          ;-------------------------------------
    84                          ;  Analog Control Registers
    85                          ;-------------------------------------
    86  0060                    AMX_IN:       equ 60h          ; Analog Input Multiplexor Control         (RW)
    87  000C                    AMX_IN_ACI1:          equ 0Ch    ; MASK: column 1 input mux
    88  0003                    AMX_IN_ACI0:          equ 03h    ; MASK: column 0 input mux
    89                          
    90  0062                    PWM_CR:       equ 62h          ; Pulse-Width Modulator Control
    91  0038                    PWM_CR_HIGH:          equ 38h    ; MASK: PWM high time
    92  0006                    PWM_CR_LOW:           equ 06h	 ; MASK: PWM low time
    93  0001                    PWM_CR_EN:            equ 01h	 ; MASK: Enable/Disable PWM function
    94                          
    95  0064                    CMP_CR0:      equ 64h          ; Analog Comparator Bus Register           (#)
    96  0020                    CMP_CR0_COMP1:        equ 20h    ; MASK: Column 1 comparator state        (R)
    97  0010                    CMP_CR0_COMP0:        equ 10h    ; MASK: Column 0 comparator state        (R)
    98  0002                    CMP_CR0_AINT1:        equ 02h    ; MASK: Column 1 interrupt source        (RW)
    99  0001                    CMP_CR0_AINT0:        equ 01h    ; MASK: Column 0 interrupt source        (RW)
   100                          
   101  0066                    CMP_CR1:      equ 66h          ; Analog Comparator Bus 1 Register         (RW)
   102  0020                    CMP_CR1_CLDIS1:       equ 20h    ; MASK: Column 1 comparator synch enable
   103  0010                    CMP_CR1_CLDIS0:	      equ 10h    ; MASK: Column 0 comparator synch enable
   104                          
   105  0068                    ADC0_CR:      equ 68h          ; Analog Column 0 Configuration
   106  0080                    ADC0_CR_CMPST:        equ 80h    ;
   107  0040                    ADC0_CR_LOREN:        equ 40h    ;
   108  0020                    ADC0_CR_SHEN:         equ 20h    ;
   109  0008                    ADC0_CR_CBSRC:        equ 08h    ;
   110  0004                    ADC0_CR_ADCM:         equ 04h    ;
   111  0001                    ADC0_CR_EN:	          equ 01h    ;
   112                          
   113  0069                    ADC1_CR:      equ 69h          ; Analog Column 1 Configuration
   114  0080                    ADC1_CR_CMPST:        equ 80h    ;
   115  0040                    ADC1_CR_LOREN:        equ 40h    ;
   116  0020                    ADC1_CR_SHEN:         equ 20h    ;
   117  0008                    ADC1_CR_CBSRC:        equ 08h    ;
   118  0004                    ADC1_CR_ADCM:         equ 04h    ;
   119  0001                    ADC1_CR_EN:	          equ 01h    ;
   120                          
   121                          ; Continuous Time PSoC block Type E Row 0 Col 0
   122  0072                    ACE00CR1:     equ 72h          ; Control register 1                       (RW)
   123  0073                    ACE00CR2:     equ 73h          ; Control register 2                       (RW)
   124                          
   125                          ; Continuous Time PSoC block Type E Row 0 Col 1
   126  0076                    ACE01CR1:     equ 76h          ; Control register 1                       (RW)
   127  0077                    ACE01CR2:     equ 77h          ; Control register 2                       (RW)
   128                          
   129                          ; Switched Cap PSoC blockType E Row 1 Col 0
   130  0080                    ASE10CR0:     equ 80h          ; Control register 0                       (RW)
   131                          
   132                          ; Switched Cap PSoC blockType E Row 1 Col 1
   133  0084                    ASE11CR0:     equ 84h          ; Control register 0                       (RW)
   134                          
   135                          ;-----------------------------------------------
   136                          ;  Global General Purpose Data Registers
   137                          ;-----------------------------------------------
   138  006C                    TMP_DR0:      equ 6Ch          ; Temporary Data Register 0                (RW)
   139  006D                    TMP_DR1:      equ 6Dh          ; Temporary Data Register 1                (RW)
   140  006E                    TMP_DR2:      equ 6Eh          ; Temporary Data Register 2                (RW)
   141  006F                    TMP_DR3:      equ 6Fh          ; Temporary Data Register 3                (RW)
   142                          
   143                          ;------------------------------------------------
   144                          ;  Row Digital Interconnects
   145                          ;
   146                          ;  Note: the following registers are mapped into
   147                          ;  both register bank 0 AND register bank 1.
   148                          ;------------------------------------------------
   149                          
   150  00B0                    RDI0RI:       equ 0B0h          ; Row Digital Interconnect Row 0 Input Reg (RW)
   151  00B1                    RDI0SYN:      equ 0B1h          ; Row Digital Interconnect Row 0 Sync Reg  (RW)
   152  00B2                    RDI0IS:       equ 0B2h          ; Row 0 Input Select Register              (RW)
   153  00B3                    RDI0LT0:      equ 0B3h          ; Row 0 Look Up Table Register 0           (RW)
   154  00B4                    RDI0LT1:      equ 0B4h          ; Row 0 Look Up Table Register 1           (RW)
   155  00B5                    RDI0RO0:      equ 0B5h          ; Row 0 Output Register 0                  (RW)
   156  00B6                    RDI0RO1:      equ 0B6h          ; Row 0 Output Register 1                  (RW)
   157                          
   158                          
   159                          ;------------------------------------------------
   160                          ;  I2C Configuration Registers
   161                          ;------------------------------------------------
   162  00D6                    I2C_CFG:      equ 0D6h          ; I2C Configuration Register               (RW)
   163  0040                    I2C_CFG_PINSEL:         equ 40h  ; MASK: Select P1[0] and P1[1] for I2C
   164  0020                    I2C_CFG_BUSERR_IE:      equ 20h  ; MASK: Enable interrupt on Bus Error
   165  0010                    I2C_CFG_STOP_IE:        equ 10h  ; MASK: Enable interrupt on Stop
   166  0000                    I2C_CFG_CLK_RATE_100K:  equ 00h  ; MASK: I2C clock set at 100K
   167  0004                    I2C_CFG_CLK_RATE_400K:  equ 04h  ; MASK: I2C clock set at 400K
   168  0008                    I2C_CFG_CLK_RATE_50K:   equ 08h  ; MASK: I2C clock set at 50K
   169  000C                    I2C_CFG_CLK_RATE:       equ 0Ch  ; MASK: I2C clock rate setting mask
   170  0002                    I2C_CFG_PSELECT_MASTER: equ 02h  ; MASK: Enable I2C Master
   171  0001                    I2C_CFG_PSELECT_SLAVE:  equ 01h  ; MASK: Enable I2C Slave
   172                          
   173  00D7                    I2C_SCR:      equ 0D7h          ; I2C Status and Control Register          (#)
   174  0080                    I2C_SCR_BUSERR:        equ 80h   ; MASK: I2C Bus Error detected           (RC)
   175  0040                    I2C_SCR_LOSTARB:       equ 40h   ; MASK: I2C Arbitration lost             (RC)
   176  0020                    I2C_SCR_STOP:          equ 20h   ; MASK: I2C Stop detected                (RC)
   177  0010                    I2C_SCR_ACK:           equ 10h   ; MASK: ACK the last byte                (RW)
   178  0008                    I2C_SCR_ADDR:          equ 08h   ; MASK: Address rcv'd is Slave address   (RC)
   179  0004                    I2C_SCR_XMIT:          equ 04h   ; MASK: Set transfer to tranmit mode     (RW)
   180  0002                    I2C_SCR_LRB:           equ 02h   ; MASK: Last recieved bit                (RC)
   181  0001                    I2C_SCR_BYTECOMPLETE:  equ 01h   ; MASK: Transfer of byte complete        (RC)
   182                          
   183  00D8                    I2C_DR:       equ 0D8h          ; I2C Data Register                        (RW)
   184                          
   185  00D9                    I2C_MSCR:     equ 0D9h          ; I2C Master Status and Control Register   (#)
   186  0008                    I2C_MSCR_BUSY:         equ 08h   ; MASK: I2C Busy (Start detected)        (R)
   187  0004                    I2C_MSCR_MODE:         equ 04h   ; MASK: Start has been generated         (R)
   188  0002                    I2C_MSCR_RESTART:      equ 02h   ; MASK: Generate a Restart condition     (RW)
   189  0001                    I2C_MSCR_START:        equ 01h   ; MASK: Generate a Start condition       (RW)
   190                          
   191                          ;------------------------------------------------
   192                          ;  System and Global Resource Registers
   193                          ;------------------------------------------------
   194  00DA                    INT_CLR0:     equ 0DAh          ; Interrupt Clear Register 0               (RW)
   195                                                         ; Use INT_MSK0 bit field masks
   196  00DB                    INT_CLR1:     equ 0DBh          ; Interrupt Clear Register 1               (RW)
   197                                                         ; Use INT_MSK1 bit field masks
   198  00DD                    INT_CLR3:     equ 0DDh          ; Interrupt Clear Register 3               (RW)
   199                                                         ; Use INT_MSK3 bit field masks
   200                          
   201  00DE                    INT_MSK3:     equ 0DEh          ; I2C and Software Mask Register           (RW)
   202  0080                    INT_MSK3_ENSWINT:          equ 80h ; MASK: enable/disable SW interrupt
   203  0001                    INT_MSK3_I2C:              equ 01h ; MASK: enable/disable I2C interrupt
   204                          
   205  00E0                    INT_MSK0:     equ 0E0h          ; General Interrupt Mask Register          (RW)
   206  0080                    INT_MSK0_VC3:              equ 80h ; MASK: enable/disable VC3 interrupt
   207  0040                    INT_MSK0_SLEEP:            equ 40h ; MASK: enable/disable sleep interrupt
   208  0020                    INT_MSK0_GPIO:             equ 20h ; MASK: enable/disable GPIO  interrupt
   209  0004                    INT_MSK0_ACOLUMN_1:        equ 04h ; MASK: enable/disable Analog col 1 interrupt
   210  0002                    INT_MSK0_ACOLUMN_0:        equ 02h ; MASK: enable/disable Analog col 0 interrupt
   211  0001                    INT_MSK0_VOLTAGE_MONITOR:  equ 01h ; MASK: enable/disable Volts interrupt
   212                          
   213  00E1                    INT_MSK1:     equ 0E1h          ; Digital PSoC block Mask Register         (RW)
   214  0008                    INT_MSK1_DCB03:            equ 08h ; MASK: enable/disable DCB03 block interrupt
   215  0004                    INT_MSK1_DCB02:            equ 04h ; MASK: enable/disable DCB02 block interrupt
   216  0002                    INT_MSK1_DBB01:            equ 02h ; MASK: enable/disable DBB01 block interrupt
   217  0001                    INT_MSK1_DBB00:            equ 01h ; MASK: enable/disable DBB00 block interrupt
   218                          
   219  00E2                    INT_VC:       equ 0E2h          ; Interrupt vector register                (RC)
   220  00E3                    RES_WDT:      equ 0E3h          ; Watch Dog Timer Register                 (W)
   221                          
   222                          ; DECIMATOR Control Registers
   223  00E6                    DEC_CR0:      equ 0E6h          ; Data Control Register 0                  (RW)
   224  00E7                    DEC_CR1:      equ 0E7h          ; Data Control Register 1                  (RW)
   225                          
   226                          ;------------------------------------------------------
   227                          ;  System Status and Control Registers
   228                          ;
   229                          ;  Note: The following registers are mapped into both
   230                          ;        register bank 0 AND register bank 1.
   231                          ;------------------------------------------------------
   232  00F7                    CPU_F:        equ 0F7h          ; CPU Flag Register Access                 (RO)
   233                                                             ; Use FLAG_ masks defined at top of file
   234                          
   235  00FE                    CPU_SCR1:     equ 0FEh          ; CPU Status and Control Register #1       (#)
   236  0080                    CPU_SCR1_IRESS:         equ 80h    ; MASK: flag, Internal Reset Status bit
   237  0010                    CPU_SCR1_SLIMO:         equ 10h	   ; MASK: Slow IMO (internal main osc) enable
   238  0008                    CPU_SCR1_ECO_ALWD_WR:   equ 08h    ; MASK: flag, ECO allowed has been written
   239  0004                    CPU_SCR1_ECO_ALLOWED:   equ 04h    ; MASK: ECO allowed to be enabled
   240  0001                    CPU_SCR1_IRAMDIS:       equ 01h    ; MASK: Disable RAM initialization on WDR
   241                          
   242  00FF                    CPU_SCR0:     equ 0FFh          ; CPU Status and Control Register #2       (#)
   243  0080                    CPU_SCR0_GIE_MASK:      equ 80h    ; MASK: Global Interrupt Enable shadow
   244  0020                    CPU_SCR0_WDRS_MASK:     equ 20h    ; MASK: Watch Dog Timer Reset
   245  0010                    CPU_SCR0_PORS_MASK:     equ 10h    ; MASK: power-on reset bit PORS
   246  0008                    CPU_SCR0_SLEEP_MASK:    equ 08h    ; MASK: Enable Sleep
   247  0001                    CPU_SCR0_STOP_MASK:     equ 01h    ; MASK: Halt CPU bit
   248                          
   249                          
   250                          ;;=============================================================================
   251                          ;;      Register Space, Bank 1
   252                          ;;=============================================================================
   253                          
   254                          ;------------------------------------------------
   255                          ;  Port Registers
   256                          ;  Note: Also see this address range in Bank 0.
   257                          ;------------------------------------------------
   258                          ; Port 0
   259  0000                    PRT0DM0:      equ 00h          ; Port 0 Drive Mode 0                      (RW)
   260  0001                    PRT0DM1:      equ 01h          ; Port 0 Drive Mode 1                      (RW)
   261  0002                    PRT0IC0:      equ 02h          ; Port 0 Interrupt Control 0               (RW)
   262  0003                    PRT0IC1:      equ 03h          ; Port 0 Interrupt Control 1               (RW)
   263                          
   264                          ; Port 1
   265  0004                    PRT1DM0:      equ 04h          ; Port 1 Drive Mode 0                      (RW)
   266  0005                    PRT1DM1:      equ 05h          ; Port 1 Drive Mode 1                      (RW)
   267  0006                    PRT1IC0:      equ 06h          ; Port 1 Interrupt Control 0               (RW)
   268  0007                    PRT1IC1:      equ 07h          ; Port 1 Interrupt Control 1               (RW)
   269                          
   270                          ;------------------------------------------------
   271                          ;  Digital PSoC(tm) block Registers
   272                          ;  Note: Also see this address range in Bank 0.
   273                          ;------------------------------------------------
   274                          
   275                          ; Digital PSoC block 00, Basic Type B
   276  0020                    DBB00FN:      equ 20h          ; Function Register                        (RW)
   277  0021                    DBB00IN:      equ 21h          ;    Input Register                        (RW)
   278  0022                    DBB00OU:      equ 22h          ;   Output Register                        (RW)
   279                          
   280                          ; Digital PSoC block 01, Basic Type B
   281  0024                    DBB01FN:      equ 24h          ; Function Register                        (RW)
   282  0025                    DBB01IN:      equ 25h          ;    Input Register                        (RW)
   283  0026                    DBB01OU:      equ 26h          ;   Output Register                        (RW)
   284                          
   285                          ; Digital PSoC block 02, Communications Type B
   286  0028                    DCB02FN:      equ 28h          ; Function Register                        (RW)
   287  0029                    DCB02IN:      equ 29h          ;    Input Register                        (RW)
   288  002A                    DCB02OU:      equ 2Ah          ;   Output Register                        (RW)
   289                          
   290                          ; Digital PSoC block 03, Communications Type B
   291  002C                    DCB03FN:      equ 2Ch          ; Function Register                        (RW)
   292  002D                    DCB03IN:      equ 2Dh          ;    Input Register                        (RW)
   293  002E                    DCB03OU:      equ 2Eh          ;   Output Register                        (RW)
   294                          
   295                          ;------------------------------------------------
   296                          ;  System and Global Resource Registers
   297                          ;  Note: Also see this address range in Bank 0.
   298                          ;------------------------------------------------
   299                          
   300  0060                    CLK_CR0:      equ 60h          ; Analog Column Clock Select Register 0    (RW)
   301  000C                    CLK_CR0_ACOLUMN_1:    equ 0Ch    ; MASK: Specify clock for analog cloumn
   302  0003                    CLK_CR0_ACOLUMN_0:    equ 03h    ; MASK: Specify clock for analog cloumn
   303                          
   304  0061                    CLK_CR1:      equ 61h          ; Analog Clock Source Select Register 1    (RW)
   305  0018                    CLK_CR1_ACLK1:        equ 18h    ; MASK: Digital PSoC block for analog source
   306  0003                    CLK_CR1_ACLK0:        equ 03h    ; MASK: Digital PSoC block for analog source
   307                          
   308  0062                    ABF_CR0:      equ 62h          ; Analog Output Buffer Control Register 0  (RW)
   309  0080                    ABF_CR0_ACOL1MUX:     equ 80h    ; MASK: Analog Column 1 Mux control
   310                          
   311  0063                    AMD_CR0:      equ 63h          ; Analog Modulator Control Register 0      (RW)
   312  000F                    AMD_CR0_AMOD0:        equ 0Fh    ; MASK: Modulation source for analog column 1
   313                          
   314  0064                    CMP_GO_EN:    equ 64h          ; Comparator Bus To Global Out Enable      (RW)
   315  0080                    CMP_GO_EN_GOO5:       equ 80h    ; MASK: Selected Col 1 signal to GOO5
   316  0040                    CMP_GO_EN_GOO1:       equ 40h    ; MASK: Selected Col 1 signal to GOO1
   317  0030                    CMP_GO_EN_SEL1:       equ 30h    ; MASK: Column 1 Signal Select
   318  0008                    CMP_GO_EN_GOO4:       equ 08h    ; MASK: Selected Col 0 signal to GOO4
   319  0004                    CMP_GO_EN_GOO0:       equ 04h    ; MASK: Selected Col 0 signal to GOO0
   320  0003                    CMP_GO_EN_SEL0:       equ 03h    ; MASK: Column 0 Signal Select
   321                          
   322  0066                    AMD_CR1:      equ 66h          ; Analog Modulator Control Register 1      (RW)
   323  000F                    AMD_CR1_AMOD1:        equ 0Fh    ; MASK: Modulation ctrl for analog column 1
   324                          
   325  0067                    ALT_CR0:      equ 67h          ; Analog Look Up Table (LUT) Register 0    (RW)
   326  00F0                    ALT_CR0_LUT1:         equ 0F0h    ; MASK: Look up table 1 selection
   327  000F                    ALT_CR0_LUT0:         equ 0Fh    ; MASK: Look up table 0 selection
   328                          
   329  006B                    CLK_CR3:      equ 6Bh          ; Analog Clock Source Control Register 3   (RW)
   330  0040                    CLK_CR3_SYS1:         equ 40h    ; MASK: Analog Clock 1 selection
   331  0030                    CLK_CR3_DIVCLK1:      equ 30h    ; MASK: Analog Clock 1 divider
   332  0004                    CLK_CR3_SYS0:         equ 04h    ; MASK: Analog Clock 0 selection
   333  0003                    CLK_CR3_DIVCLK0:      equ 03h    ; MASK: Analog Clock 0 divider
   334                          
   335                          ;------------------------------------------------
   336                          ;  Global Digital Interconnects
   337                          ;------------------------------------------------
   338                          
   339  00D0                    GDI_O_IN:     equ 0D0h          ; Global Dig Interconnect Odd Inputs Reg   (RW)
   340  00D1                    GDI_E_IN:     equ 0D1h          ; Global Dig Interconnect Even Inputs Reg  (RW)
   341  00D2                    GDI_O_OU:     equ 0D2h          ; Global Dig Interconnect Odd Outputs Reg  (RW)
   342  00D3                    GDI_E_OU:     equ 0D3h          ; Global Dig Interconnect Even Outputs Reg (RW)
   343                          
   344                          ;------------------------------------------------
   345                          ;  Clock and System Control Registers
   346                          ;------------------------------------------------
   347                          
   348  00DD                    OSC_GO_EN:    equ 0DDh          ; Oscillator to Global Outputs Enable Register (RW)
   349  0080                    OSC_GO_EN_SLPINT:      equ 80h	 ; Enable Sleep Timer onto GOE[7]
   350  0040                    OSC_GO_EN_VC3:         equ 40h    ; Enable VC3 onto GOE[6]
   351  0020                    OSC_GO_EN_VC2:         equ 20h    ; Enable VC2 onto GOE[5]
   352  0010                    OSC_GO_EN_VC1:         equ 10h    ; Enable VC1 onto GOE[4]
   353  0008                    OSC_GO_EN_SYSCLKX2:    equ 08h    ; Enable 2X SysClk onto GOE[3]
   354  0004                    OSC_GO_EN_SYSCLK:      equ 04h    ; Enable 1X SysClk onto GOE[2]
   355  0002                    OSC_GO_EN_CLK24M:      equ 02h    ; Enable 24 MHz clock onto GOE[1]
   356  0001                    OSC_GO_EN_CLK32K:      equ 01h    ; Enable 32 kHz clock onto GOE[0]
   357                          
   358  00DE                    OSC_CR4:      equ 0DEh          ; Oscillator Control Register 4            (RW)
   359  0003                    OSC_CR4_VC3SEL:       equ 03h    ; MASK: System VC3 Clock source
   360                          
   361  00DF                    OSC_CR3:      equ 0DFh          ; Oscillator Control Register 3            (RW)
   362                          
   363  00E0                    OSC_CR0:      equ 0E0h          ; System Oscillator Control Register 0     (RW)
   364  0080                    OSC_CR0_32K_SELECT:   equ 80h    ; MASK: Enable/Disable External XTAL Osc
   365  0040                    OSC_CR0_PLL_MODE:     equ 40h    ; MASK: Enable/Disable PLL
   366  0020                    OSC_CR0_NO_BUZZ:      equ 20h    ; MASK: Bandgap always powered/BUZZ bandgap
   367  0018                    OSC_CR0_SLEEP:        equ 18h    ; MASK: Set Sleep timer freq/period
   368  0000                    OSC_CR0_SLEEP_512Hz:  equ 00h    ;     Set sleep bits for 1.95ms period
   369  0008                    OSC_CR0_SLEEP_64Hz:   equ 08h    ;     Set sleep bits for 15.6ms period
   370  0010                    OSC_CR0_SLEEP_8Hz:    equ 10h    ;     Set sleep bits for 125ms period
   371  0018                    OSC_CR0_SLEEP_1Hz:    equ 18h    ;     Set sleep bits for 1 sec period
   372  0007                    OSC_CR0_CPU:          equ 07h    ; MASK: Set CPU Frequency
   373  0000                    OSC_CR0_CPU_3MHz:     equ 00h    ;     set CPU Freq bits for 3MHz Operation
   374  0001                    OSC_CR0_CPU_6MHz:     equ 01h    ;     set CPU Freq bits for 6MHz Operation
   375  0002                    OSC_CR0_CPU_12MHz:    equ 02h    ;     set CPU Freq bits for 12MHz Operation
   376  0003                    OSC_CR0_CPU_24MHz:    equ 03h    ;     set CPU Freq bits for 24MHz Operation
   377  0004                    OSC_CR0_CPU_1d5MHz:   equ 04h    ;     set CPU Freq bits for 1.5MHz Operation
   378  0005                    OSC_CR0_CPU_750kHz:   equ 05h    ;     set CPU Freq bits for 750kHz Operation
   379  0006                    OSC_CR0_CPU_187d5kHz: equ 06h    ;     set CPU Freq bits for 187.5kHz Operation
   380  0007                    OSC_CR0_CPU_93d7kHz:  equ 07h    ;     set CPU Freq bits for 93.7kHz Operation
   381                          
   382  00E1                    OSC_CR1:      equ 0E1h          ; System VC1/VC2 Divider Control Register  (RW)
   383  00F0                    OSC_CR1_VC1:          equ 0F0h    ; MASK: System VC1 24MHz/External Clk divider
   384  000F                    OSC_CR1_VC2:          equ 0Fh    ; MASK: System VC2 24MHz/External Clk divider
   385                          
   386  00E2                    OSC_CR2:      equ 0E2h          ; Oscillator Control Register 2            (RW)
   387  0080                    OSC_CR2_PLLGAIN:      equ 80h    ; MASK: High/Low gain
   388  0004                    OSC_CR2_EXTCLKEN:     equ 04h    ; MASK: Enable/Disable External Clock
   389  0002                    OSC_CR2_IMODIS:       equ 02h    ; MASK: Enable/Disable System (IMO) Clock Net
   390  0001                    OSC_CR2_SYSCLKX2DIS:  equ 01h    ; MASK: Enable/Disable 48MHz clock source
   391                          
   392  00E3                    VLT_CR:       equ 0E3h          ; Voltage Monitor Control Register         (RW)
   393  0080                    VLT_CR_SMP:           equ 80h    ; MASK: Enable Switch Mode Pump
   394  0030                    VLT_CR_PORLEV:        equ 30h    ; MASK: Mask for Power on Reset level control
   395  0000                    VLT_CR_POR_LOW:       equ 00h    ;   Lowest  Precision Power-on Reset trip point
   396  0010                    VLT_CR_POR_MID:       equ 10h    ;   Middle  Precision Power-on Reset trip point
   397  0020                    VLT_CR_POR_HIGH:      equ 20h    ;   Highest Precision Power-on Reset trip point
   398  0008                    VLT_CR_LVDTBEN:       equ 08h    ; MASK: Enable the CPU Throttle Back on LVD
   399  0007                    VLT_CR_VM:            equ 07h    ; MASK: Mask for Voltage Monitor level setting
   400                          
   401  00E4                    VLT_CMP:      equ 0E4h          ; Voltage Monitor Comparators Register     (R)
   402  0008                    VLT_CMP_NOWRITE:      equ 08h    ; MASK: Vcc below allowed flash write level
   403  0004                    VLT_CMP_PUMP:         equ 04h    ; MASK: Vcc below SMP trip level
   404  0002                    VLT_CMP_LVD:          equ 02h    ; MASK: Vcc below LVD trip level
   405  0001                    VLT_CMP_PPOR:         equ 01h    ; MASK: Vcc below PPOR trip level
   406                          
   407  00E5                    ADC0_TR:      equ 0E5h		   ; ADC Column 0 Trim Register               (RW)
   408  00E6                    ADC1_TR:      equ 0E6h          ; ADC Column 1 Trim Register               (RW)
   409                          
   410  00E8                    IMO_TR:       equ 0E8h          ; Internal Main Oscillator Trim Register   (W)
   411  00E9                    ILO_TR:       equ 0E9h          ; Internal Low-speed Oscillator Trim       (W)
   412  00EA                    BDG_TR:       equ 0EAh          ; Band Gap Trim Register                   (W)
   413  00EB                    ECO_TR:       equ 0EBh          ; External Oscillator Trim Register        (W)
   414                          
   415  00FA                    FLS_PR1:      equ 0FAh          ; Flash Program Register 1                 (RW)
   416  0003                    FLS_PR1_BANK:         equ 03h    ; MASK: Select Active Flash Bank
   417                          
   418                          ;;=============================================================================
   419                          ;;      M8C System Macros
   420                          ;;  These macros should be used when their functions are needed.
   421                          ;;=============================================================================
   422                          
   423                          ;----------------------------------------------------
   424                          ;  Swapping Register Banks
   425                          ;----------------------------------------------------
   426                              macro M8C_SetBank0
   427                              and   F, ~FLAG_XIO_MASK
   428  0865                        endm
   429                          
   430                              macro M8C_SetBank1
   431                              or    F, FLAG_XIO_MASK
   432  0865                        endm
   433                          
   434                          ;----------------------------------------------------
   435                          ;  Global Interrupt Enable/Disable
   436                          ;----------------------------------------------------
   437                              macro M8C_EnableGInt
   438                              or    F, FLAG_GLOBAL_IE
   439  0865                        endm
   440                          
   441                              macro M8C_DisableGInt
   442                              and   F, ~FLAG_GLOBAL_IE
   443  0865                        endm
   444                          
   445                          ;----------------------------------------------------
   446                          ;  Enable/Disable Interrupt Mask
   447                          ;
   448                          ;  Use the following macros to enable/disable
   449                          ;  bits in the Interrupt mask registers,
   450                          ;  INT_MSK0, INT_MSK1 or INT_MSK3.
   451                          ;
   452                          ;  Usage:    M8C_DisableIntMask INT_MSKN, MASK
   453                          ;            M8C_EnableIntMask  INT_MSKN, MASK
   454                          ;
   455                          ;  where INT_MSKN is INT_MSK0, INT_MSK1 or INT_MSK3
   456                          ;        and MASK is the bit set to enable or disable
   457                          ;----------------------------------------------------
   458                          ; Disable Interrupt Bit Mask(s)
   459                              macro M8C_DisableIntMask
   460                              and   reg[@0], ~@1              ; disable specified interrupt enable bit
   461  0865                        endm
   462                          
   463                          ; Enable Interrupt Bit Mask(s)
   464                              macro M8C_EnableIntMask
   465                              or    reg[@0], @1               ; enable specified interrupt enable bit
   466  0865                        endm
   467                          
   468                          ;----------------------------------------------------
   469                          ;  Clear Posted Interrupt Flag Mask
   470                          ;
   471                          ;  Use the following macros to clear the
   472                          ;  bits in the Interrupt Clear registers,
   473                          ;  INT_CLR0, INT_CLR1 or INT_CLR3.
   474                          ;  Usage:    M8C_ClearIntFlag INT_CLRN, MASK
   475                          ;
   476                          ;  where INT_MSKN is INT_CLR0, INT_CLR1 or INT_CLR3
   477                          ;        and MASK is the bit set to enable or disable
   478                          ;----------------------------------------------------
   479                              macro M8C_ClearIntFlag
   480                              mov   reg[@0], ~@1              ; clear specified interrupt enable bit
   481  0865                        endm
   482                          
   483                          ;----------------------------------------------------
   484                          ;  Power-On Reset & WatchDog Timer Functions
   485                          ;----------------------------------------------------
   486                              macro M8C_EnableWatchDog
   487                              and   reg[CPU_SCR0], ~CPU_SCR0_PORS_MASK
   488  0865                        endm
   489                          
   490                              macro M8C_ClearWDT
   491                              mov   reg[RES_WDT], 00h
   492  0865                        endm
   493                          
   494                              macro M8C_ClearWDTAndSleep
   495                              mov   reg[RES_WDT], 38h
   496  0865                        endm
   497                          
   498                          ;----------------------------------------------------
   499                          ;  Sleep, CPU Stop & Software Reset
   500                          ;----------------------------------------------------
   501                              macro M8C_Sleep
   502                              or    reg[CPU_SCR0], CPU_SCR0_SLEEP_MASK
   503                              ; The next instruction to be executed depends on the state of the
   504                              ; various interrupt enable bits. If some interrupts are enabled
   505                              ; and the global interrupts are disabled, the next instruction will
   506                              ; be the one that follows the invocation of this macro. If global
   507                              ; interrupts are also enabled then the next instruction will be
   508                              ; from the interrupt vector table. If no interrupts are enabled
   509                              ; then the CPU sleeps forever.
   510  0865                        endm
   511                          
   512                              macro M8C_Stop
   513                              ; In general, you probably don't want to do this, but here's how:
   514                              or    reg[CPU_SCR0], CPU_SCR0_STOP_MASK
   515                              ; Next instruction to be executed is located in the interrupt
   516                              ; vector table entry for Power-On Reset.
   517  0865                        endm
   518                          
   519                              macro M8C_Reset
   520                              ; Restore CPU to the power-on reset state.
   521                              mov A, 0
   522                              SSC
   523                              ; Next non-supervisor instruction will be at interrupt vector 0.
   524  0865                        endm
   525                          
   526                          ;----------------------------------------------------
   527                          ; ImageCraft Code Compressor Actions
   528                          ;----------------------------------------------------
   529                              ; Suspend Code Compressor
   530                              ; Must not span a RET or RETI instruction
   531                              ; without resuming code compression
   532                              macro Suspend_CodeCompressor
   533                              or   F, 0
   534  0865                        endm
   535                          
   536                              ; Resume Code Compression
   537                              macro Resume_CodeCompressor
   538                              add  SP, 0
   539  0865                        endm
     1                          ;  Generated by PSoC Designer 5.2.2551
     2                          ;
     3                          include "m8c.inc"
     4                          ;  Personalization tables 
     5                          export LoadConfigTBL_dyn_test2_Bank1
     6                          export LoadConfigTBL_dyn_test2_Bank0
     7                          export LoadConfigTBL_dyn_test2_Ordered
     8                          export UnloadConfigTBL_dyn_test2_Bank1
     9                          export UnloadConfigTBL_dyn_test2_Bank0
    10                          export ReloadConfigTBL_dyn_test2_Bank1
    11                          export ReloadConfigTBL_dyn_test2_Bank0
    12                          export LoadConfigTBL_ADC_Config_Bank1
    13                          export LoadConfigTBL_ADC_Config_Bank0
    14                          export UnloadConfigTBL_ADC_Config_Bank1
    15                          export UnloadConfigTBL_ADC_Config_Bank0
    16                          export UnloadConfigTBL_Total_Bank1
    17                          export UnloadConfigTBL_Total_Bank0
    18                          AREA lit(rom, rel)
    19  04A8                    LoadConfigTBL_ADC_Config_Bank0:
    20                          ;  Instance name TX8_2, User Module TX8
    21                          ;       Instance name TX8_2, Block Name TX8(DCB03)
    22  04A8  2F 00             	db		2fh, 00h		;TX8_2_CONTROL_REG  (DCB03CR0)
    23  04AA  2D 00             	db		2dh, 00h		;TX8_2_TX_BUFFER_REG(DCB03DR1)
    24  04AC  2E 00             	db		2eh, 00h		;TX8_2_(DCB03DR2)
    25  04AE  FF                	db		ffh
    26  04AF                    LoadConfigTBL_ADC_Config_Bank1:
    27                          ;  Instance name TX8_2, User Module TX8
    28                          ;       Instance name TX8_2, Block Name TX8(DCB03)
    29  04AF  2C 0D             	db		2ch, 0dh		;TX8_2_FUNC_REG     (DCB03FN)
    30  04B1  2D 06             	db		2dh, 06h		;TX8_2_INPUT_REG    (DCB03IN)
    31  04B3  2E 44             	db		2eh, 44h		;TX8_2_OUTPUT_REG   (DCB03OU)
    32  04B5  FF                	db		ffh
    33  04B6                    UnloadConfigTBL_ADC_Config_Bank0:
    34                          ;  Instance name TX8_2, User Module TX8
    35                          ;       Instance name TX8_2, Block Name TX8(DCB03)
    36  04B6  2F 00             	db		2fh, 00h		;TX8_2_CONTROL_0 (DCB03CR0)
    37  04B8  FF                	db		ffh
    38  04B9                    UnloadConfigTBL_ADC_Config_Bank1:
    39                          ;  Instance name TX8_2, User Module TX8
    40                          ;       Instance name TX8_2, Block Name TX8(DCB03)
    41  04B9  2C 00             	db		2ch, 00h		;TX8_2_DIG_BasicFunction (DCB03FN)
    42  04BB  2D 00             	db		2dh, 00h		;TX8_2_DIG_Input (DCB03IN)
    43  04BD  2E 00             	db		2eh, 00h		;TX8_2_DIG_Output (DCB03OU)
    44  04BF  FF                	db		ffh
    45                          
    46                          ;  Instance name TX8_2, User Module TX8
    47                          ;       Instance name TX8_2, Block Name TX8(DCB03)
    48  04C0  FF                	db		ffh
    49  04C1                    LoadConfigTBL_dyn_test2_Bank0:
    50                          ;  Instance name Counter16_1, User Module Counter16
    51                          ;       Instance name Counter16_1, Block Name CNTR16_LSB(DBB00)
    52  04C1  23 00             	db		23h, 00h		;Counter16_1_CONTROL_LSB_REG(DBB00CR0)
    53  04C3  21 DB             	db		21h, dbh		;Counter16_1_PERIOD_LSB_REG(DBB00DR1)
    54  04C5  22 00             	db		22h, 00h		;Counter16_1_COMPARE_LSB_REG(DBB00DR2)
    55                          ;       Instance name Counter16_1, Block Name CNTR16_MSB(DBB01)
    56  04C7  27 00             	db		27h, 00h		;Counter16_1_CONTROL_MSB_REG(DBB01CR0)
    57  04C9  25 05             	db		25h, 05h		;Counter16_1_PERIOD_MSB_REG(DBB01DR1)
    58  04CB  26 00             	db		26h, 00h		;Counter16_1_COMPARE_MSB_REG(DBB01DR2)
    59                          ;  Instance name PWM8_1, User Module PWM8
    60                          ;       Instance name PWM8_1, Block Name PWM8(DCB03)
    61  04CD  2F 00             	db		2fh, 00h		;PWM8_1_CONTROL_REG(DCB03CR0)
    62  04CF  2D 1C             	db		2dh, 1ch		;PWM8_1_PERIOD_REG(DCB03DR1)
    63  04D1  2E 0E             	db		2eh, 0eh		;PWM8_1_COMPARE_REG(DCB03DR2)
    64                          ;  Global Register values Bank 0
    65  04D3  60 09             	db		60h, 09h		; AnalogColumnInputSelect register (AMX_IN)
    66  04D5  64 00             	db		64h, 00h		; AnalogComparatorControl0 register (CMP_CR0)
    67  04D7  66 00             	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
    68  04D9  E6 00             	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
    69  04DB  E7 00             	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
    70  04DD  D6 00             	db		d6h, 00h		; I2CConfig register (I2CCFG)
    71  04DF  62 00             	db		62h, 00h		; PWM_Control register (PWM_CR)
    72  04E1  B0 04             	db		b0h, 04h		; Row_0_InputMux register (RDI0RI)
    73  04E3  B1 00             	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
    74  04E5  B2 00             	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
    75  04E7  B3 33             	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
    76  04E9  B4 33             	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
    77  04EB  B5 14             	db		b5h, 14h		; Row_0_OutputDrive_0 register (RDI0SRO0)
    78  04ED  B6 12             	db		b6h, 12h		; Row_0_OutputDrive_1 register (RDI0SRO1)
    79  04EF  FF                	db		ffh
    80  04F0                    LoadConfigTBL_dyn_test2_Bank1:
    81                          ;  Instance name Counter16_1, User Module Counter16
    82                          ;       Instance name Counter16_1, Block Name CNTR16_LSB(DBB00)
    83  04F0  20 01             	db		20h, 01h		;Counter16_1_FUNC_LSB_REG(DBB00FN)
    84  04F2  21 15             	db		21h, 15h		;Counter16_1_INPUT_LSB_REG(DBB00IN)
    85  04F4  22 40             	db		22h, 40h		;Counter16_1_OUTPUT_LSB_REG(DBB00OU)
    86                          ;       Instance name Counter16_1, Block Name CNTR16_MSB(DBB01)
    87  04F6  24 21             	db		24h, 21h		;Counter16_1_FUNC_MSB_REG(DBB01FN)
    88  04F8  25 35             	db		25h, 35h		;Counter16_1_INPUT_MSB_REG(DBB01IN)
    89  04FA  26 40             	db		26h, 40h		;Counter16_1_OUTPUT_MSB_REG(DBB01OU)
    90                          ;  Instance name PWM8_1, User Module PWM8
    91                          ;       Instance name PWM8_1, Block Name PWM8(DCB03)
    92  04FC  2C 21             	db		2ch, 21h		;PWM8_1_FUNC_REG(DCB03FN)
    93  04FE  2D 16             	db		2dh, 16h		;PWM8_1_INPUT_REG(DCB03IN)
    94  0500  2E 47             	db		2eh, 47h		;PWM8_1_OUTPUT_REG(DCB03OU)
    95                          ;  Global Register values Bank 1
    96  0502  61 00             	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
    97  0504  60 00             	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
    98  0506  62 00             	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
    99  0508  67 33             	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
   100  050A  64 00             	db		64h, 00h		; ComparatorGlobalOutEn register (CMP_GO_EN)
   101  050C  D1 00             	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
   102  050E  D3 00             	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
   103  0510  D0 00             	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
   104  0512  D2 00             	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
   105  0514  E1 5C             	db		e1h, 5ch		; OscillatorControl_1 register (OSC_CR1)
   106  0516  E2 00             	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
   107  0518  DF 31             	db		dfh, 31h		; OscillatorControl_3 register (OSC_CR3)
   108  051A  DE 02             	db		deh, 02h		; OscillatorControl_4 register (OSC_CR4)
   109  051C  DD 00             	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
   110  051E  FF                	db		ffh
   111                          AREA psoc_config(rom, rel)
   112  0B7B                    LoadConfigTBL_dyn_test2_Ordered:
   115  0B7D  62 00 00          	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
   117  0B82  62 00 CA          	mov	reg[00h], cah		; Port_0_DriveMode_0 register (PRT0DM0)
   118  0B85  62 01 15          	mov	reg[01h], 15h		; Port_0_DriveMode_1 register (PRT0DM1)
   120  0B8A  62 03 15          	mov	reg[03h], 15h		; Port_0_DriveMode_2 register (PRT0DM2)
   121  0B8D  62 02 4A          	mov	reg[02h], 4ah		; Port_0_GlobalSelect register (PRT0GS)
   123  0B92  62 02 00          	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
   124  0B95  62 03 00          	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
   126  0B9A  62 01 00          	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
   127  0B9D  62 04 00          	mov	reg[04h], 00h		; Port_1_Data register (PRT1DR)
   129  0BA2  62 04 01          	mov	reg[04h], 01h		; Port_1_DriveMode_0 register (PRT1DM0)
   130  0BA5  62 05 D6          	mov	reg[05h], d6h		; Port_1_DriveMode_1 register (PRT1DM1)
   132  0BAA  62 07 D6          	mov	reg[07h], d6h		; Port_1_DriveMode_2 register (PRT1DM2)
   133  0BAD  62 06 01          	mov	reg[06h], 01h		; Port_1_GlobalSelect register (PRT1GS)
   135  0BB2  62 06 28          	mov	reg[06h], 28h		; Port_1_IntCtrl_0 register (PRT1IC0)
   136  0BB5  62 07 28          	mov	reg[07h], 28h		; Port_1_IntCtrl_1 register (PRT1IC1)
   138  0BBA  62 05 28          	mov	reg[05h], 28h		; Port_1_IntEn register (PRT1IE)
   140  0BBF  7F                	ret
   141                          AREA lit(rom, rel)
   142  051F                    ReloadConfigTBL_dyn_test2_Bank0:
   143                          ;  Instance name Counter16_1, User Module Counter16
   144                          ;       Instance name Counter16_1, Block Name CNTR16_LSB(DBB00)
   145  051F  23 00             	db		23h, 00h		;Counter16_1_CONTROL_LSB_REG(DBB00CR0)
   146  0521  21 DB             	db		21h, dbh		;Counter16_1_PERIOD_LSB_REG(DBB00DR1)
   147  0523  22 00             	db		22h, 00h		;Counter16_1_COMPARE_LSB_REG(DBB00DR2)
   148                          ;       Instance name Counter16_1, Block Name CNTR16_MSB(DBB01)
   149  0525  27 00             	db		27h, 00h		;Counter16_1_CONTROL_MSB_REG(DBB01CR0)
   150  0527  25 05             	db		25h, 05h		;Counter16_1_PERIOD_MSB_REG(DBB01DR1)
   151  0529  26 00             	db		26h, 00h		;Counter16_1_COMPARE_MSB_REG(DBB01DR2)
   152                          ;  Instance name PWM8_1, User Module PWM8
   153                          ;       Instance name PWM8_1, Block Name PWM8(DCB03)
   154  052B  2F 00             	db		2fh, 00h		;PWM8_1_CONTROL_REG(DCB03CR0)
   155  052D  2D 1C             	db		2dh, 1ch		;PWM8_1_PERIOD_REG(DCB03DR1)
   156  052F  2E 0E             	db		2eh, 0eh		;PWM8_1_COMPARE_REG(DCB03DR2)
   157  0531  FF                	db		ffh
   158  0532                    ReloadConfigTBL_dyn_test2_Bank1:
   159                          ;  Instance name Counter16_1, User Module Counter16
   160                          ;       Instance name Counter16_1, Block Name CNTR16_LSB(DBB00)
   161  0532  20 01             	db		20h, 01h		;Counter16_1_FUNC_LSB_REG(DBB00FN)
   162  0534  21 15             	db		21h, 15h		;Counter16_1_INPUT_LSB_REG(DBB00IN)
   163  0536  22 40             	db		22h, 40h		;Counter16_1_OUTPUT_LSB_REG(DBB00OU)
   164                          ;       Instance name Counter16_1, Block Name CNTR16_MSB(DBB01)
   165  0538  24 21             	db		24h, 21h		;Counter16_1_FUNC_MSB_REG(DBB01FN)
   166  053A  25 35             	db		25h, 35h		;Counter16_1_INPUT_MSB_REG(DBB01IN)
   167  053C  26 40             	db		26h, 40h		;Counter16_1_OUTPUT_MSB_REG(DBB01OU)
   168                          ;  Instance name PWM8_1, User Module PWM8
   169                          ;       Instance name PWM8_1, Block Name PWM8(DCB03)
   170  053E  2C 21             	db		2ch, 21h		;PWM8_1_FUNC_REG(DCB03FN)
   171  0540  2D 16             	db		2dh, 16h		;PWM8_1_INPUT_REG(DCB03IN)
   172  0542  2E 47             	db		2eh, 47h		;PWM8_1_OUTPUT_REG(DCB03OU)
   173  0544  FF                	db		ffh
   174  0545                    UnloadConfigTBL_dyn_test2_Bank0:
   175                          ;  Instance name Counter16_1, User Module Counter16
   176                          ;       Instance name Counter16_1, Block Name CNTR16_LSB(DBB00)
   177  0545  23 00             	db		23h, 00h		;Counter16_1_CONTROL_0 (DBB00CR0)
   178                          ;       Instance name Counter16_1, Block Name CNTR16_MSB(DBB01)
   179  0547  27 00             	db		27h, 00h		;Counter16_1_CONTROL_0 (DBB01CR0)
   180                          ;  Instance name PWM8_1, User Module PWM8
   181                          ;       Instance name PWM8_1, Block Name PWM8(DCB03)
   182  0549  2F 00             	db		2fh, 00h		;PWM8_1_CONTROL_0 (DCB03CR0)
   183  054B  FF                	db		ffh
   184  054C                    UnloadConfigTBL_dyn_test2_Bank1:
   185                          ;  Instance name Counter16_1, User Module Counter16
   186                          ;       Instance name Counter16_1, Block Name CNTR16_LSB(DBB00)
   187  054C  20 00             	db		20h, 00h		;Counter16_1_DIG_BasicFunction (DBB00FN)
   188  054E  21 00             	db		21h, 00h		;Counter16_1_DIG_Input (DBB00IN)
   189  0550  22 00             	db		22h, 00h		;Counter16_1_DIG_Output (DBB00OU)
   190                          ;       Instance name Counter16_1, Block Name CNTR16_MSB(DBB01)
   191  0552  24 00             	db		24h, 00h		;Counter16_1_DIG_BasicFunction (DBB01FN)
   192  0554  25 00             	db		25h, 00h		;Counter16_1_DIG_Input (DBB01IN)
   193  0556  26 00             	db		26h, 00h		;Counter16_1_DIG_Output (DBB01OU)
   194                          ;  Instance name PWM8_1, User Module PWM8
   195                          ;       Instance name PWM8_1, Block Name PWM8(DCB03)
   196  0558  2C 00             	db		2ch, 00h		;PWM8_1_DIG_BasicFunction (DCB03FN)
   197  055A  2D 00             	db		2dh, 00h		;PWM8_1_DIG_Input (DCB03IN)
   198  055C  2E 00             	db		2eh, 00h		;PWM8_1_DIG_Output (DCB03OU)
   199  055E  FF                	db		ffh
   200                          
   201                          ;  Instance name Counter16_1, User Module Counter16
   202                          ;       Instance name Counter16_1, Block Name CNTR16_LSB(DBB00)
   203                          ;       Instance name Counter16_1, Block Name CNTR16_MSB(DBB01)
   204                          ;  Instance name PWM8_1, User Module PWM8
   205                          ;       Instance name PWM8_1, Block Name PWM8(DCB03)
   206  055F  FF                	db		ffh
   207  0560                    UnloadConfigTBL_Total_Bank0:
   208                          ;  Block DBB00
   209  0560  23 00             	db		23h, 00h		; CONTROL_0 register (DBB00CR0)
   210                          ;  Block DBB01
   211  0562  27 00             	db		27h, 00h		; CONTROL_0 register (DBB01CR0)
   212                          ;  Block DCB02
   213  0564  2B 00             	db		2bh, 00h		; CONTROL_0 register (DCB02CR0)
   214                          ;  Block DCB03
   215  0566  2F 00             	db		2fh, 00h		; CONTROL_0 register (DCB03CR0)
   216                          ;  Block ACE00
   217                          ;  Block ASE10
   218                          ;  Block ACE01
   219                          ;  Block ASE11
   220  0568  FF                	db		ffh
   221  0569                    UnloadConfigTBL_Total_Bank1:
   222                          ;  Block DBB00
   223  0569  20 00             	db		20h, 00h		; DIG_BasicFunction register (DBB00FN)
   224  056B  21 00             	db		21h, 00h		; DIG_Input register (DBB00IN)
   225  056D  22 00             	db		22h, 00h		; DIG_Output register (DBB00OU)
   226                          ;  Block DBB01
   227  056F  24 00             	db		24h, 00h		; DIG_BasicFunction register (DBB01FN)
   228  0571  25 00             	db		25h, 00h		; DIG_Input register (DBB01IN)
   229  0573  26 00             	db		26h, 00h		; DIG_Output register (DBB01OU)
   230                          ;  Block DCB02
   231  0575  28 00             	db		28h, 00h		; DIG_BasicFunction register (DCB02FN)
   232  0577  29 00             	db		29h, 00h		; DIG_Input register (DCB02IN)
   233  0579  2A 00             	db		2ah, 00h		; DIG_Output register (DCB02OU)
   234                          ;  Block DCB03
   235  057B  2C 00             	db		2ch, 00h		; DIG_BasicFunction register (DCB03FN)
   236  057D  2D 00             	db		2dh, 00h		; DIG_Input register (DCB03IN)
   237  057F  2E 00             	db		2eh, 00h		; DIG_Output register (DCB03OU)
   238                          ;  Block ACE00
   239                          ;  Block ASE10
   240                          ;  Block ACE01
   241                          ;  Block ASE11
   242  0581  FF                	db		ffh


HI-TECH Software Macro Assembler (PSoC MCU) V9.61PL6
Symbol Table                                                                                               Fri May 25 15:05:14 2012

     UnloadConfigTBL_Total_Bank0 0560       UnloadConfigTBL_Total_Bank1 0569  UnloadConfigTBL_ADC_Config_Bank0 04B6  
  LoadConfigTBL_ADC_Config_Bank0 04A8  UnloadConfigTBL_ADC_Config_Bank1 04B9    LoadConfigTBL_ADC_Config_Bank1 04AF  
 ReloadConfigTBL_dyn_test2_Bank0 051F   ReloadConfigTBL_dyn_test2_Bank1 0532   LoadConfigTBL_dyn_test2_Ordered 0B7B  
 UnloadConfigTBL_dyn_test2_Bank0 0545     LoadConfigTBL_dyn_test2_Bank0 04C1   UnloadConfigTBL_dyn_test2_Bank1 054C  
   LoadConfigTBL_dyn_test2_Bank1 04F0                     FLAG_XIO_MASK 0010  
