;redcode
;assert 1
	SPL 0, <403
	CMP -207, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SLT -700, 960
	DJN -1, @-20
	DJN 303, @4
	SUB #10, 4
	JMZ 0, #90
	JMZ 0, #90
	ADD 110, @600
	SUB @101, @22
	JMZ 0, #90
	SUB #0, -40
	ADD 0, @90
	MOV -7, <-20
	ADD 270, 60
	SPL -277, @-126
	SUB @-200, -101
	ADD @211, -60
	SUB @-200, -101
	DJN 36, 49
	SUB <-127, -900
	SUB #10, 4
	SUB #10, 4
	SUB @127, 106
	SPL 0, <403
	SUB #10, 4
	DJN 36, 49
	SPL 0, <403
	SPL 0, <403
	SUB #10, 4
	SUB 10, @-2
	JMZ 0, #90
	DAT #6, <403
	DAT #6, <403
	SUB @127, 106
	SPL 0, <403
	SPL 0, <403
	ADD 3, 30
	SUB <-127, 100
	SPL 0, #2
	SPL -7, #109
	MOV @-127, @100
	MOV @-127, @100
	MOV -1, <-26
	ADD 270, 60
	SUB @0, @2
	SPL 0, <403
	CMP -207, <-126
	MOV -1, <-26
