// Seed: 3614922024
module module_0 (
    output wor id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3
);
  id_5(
      .id_0(), .id_1((1))
  );
endmodule
module module_1 (
    output tri0 id_0,
    output tri  id_1,
    output tri  id_2,
    input  wire id_3
);
  assign id_2 = 1'b0;
  module_0(
      id_2, id_2, id_3, id_3
  ); id_5 :
  assert property (@(posedge 1) 1)
  else $display(id_5, id_3);
endmodule
module module_2 (
    input  tri1  id_0,
    input  uwire id_1,
    output wor   id_2,
    output uwire id_3,
    input  uwire id_4,
    output tri1  id_5,
    output tri1  id_6
);
  module_0(
      id_3, id_5, id_4, id_0
  );
  supply0 id_8 = id_1;
  always @* $display(id_4);
endmodule
