==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.066 ; gain = 46.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.066 ; gain = 46.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.402 ; gain = 55.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.594 ; gain = 60.570
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.348 ; gain = 87.324
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 144.871 ; gain = 87.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.71 seconds; current allocated memory: 95.099 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 95.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 98.708 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 155.316 ; gain = 98.293
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.878 seconds; peak allocated memory: 98.708 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.223 ; gain = 46.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.223 ; gain = 46.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.691 ; gain = 55.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.559 ; gain = 60.484
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.660 ; gain = 87.586
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.188 ; gain = 88.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.297 seconds; current allocated memory: 95.065 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 95.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 98.742 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 154.684 ; gain = 97.609
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.252 seconds; peak allocated memory: 98.742 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.234 ; gain = 46.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.234 ; gain = 46.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.219 ; gain = 55.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.500 ; gain = 60.391
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.742 ; gain = 86.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.281 ; gain = 88.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.118 seconds; current allocated memory: 95.044 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 95.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 98.723 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 154.691 ; gain = 97.582
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.959 seconds; peak allocated memory: 98.723 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.207 ; gain = 46.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.207 ; gain = 46.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.555 ; gain = 55.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.574 ; gain = 60.504
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.016 ; gain = 86.945
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.801 ; gain = 87.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.706 seconds; current allocated memory: 95.044 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 95.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 98.723 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 154.930 ; gain = 97.859
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.398 seconds; peak allocated memory: 98.723 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.215 ; gain = 45.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.215 ; gain = 45.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.465 ; gain = 54.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.656 ; gain = 60.070
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.473 ; gain = 86.887
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.000 ; gain = 87.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.589 seconds; current allocated memory: 95.021 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 95.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 98.708 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 154.926 ; gain = 97.340
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.439 seconds; peak allocated memory: 98.708 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.277 ; gain = 45.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.277 ; gain = 45.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.496 ; gain = 54.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.508 ; gain = 59.645
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.414 ; gain = 85.551
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.461 ; gain = 86.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
ERROR: [SCHED 204-42] Cannot implement 'load' operation ('input_buf_load', predict_tiled_hls/top.cpp:74->predict_tiled_hls/top.cpp:56) on array 'input_buf', predict_tiled_hls/top.cpp:23 with core 'FIFO_BRAM'.
INFO: [HLS 200-111]  Elapsed time: 12.318 seconds; current allocated memory: 94.302 MB.
INFO: [HLS 200-112] Total elapsed time: 12.356 seconds; peak allocated memory: 94.302 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.059 ; gain = 45.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.059 ; gain = 45.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.301 ; gain = 54.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.230 ; gain = 59.199
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.023 ; gain = 84.992
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.488 ; gain = 86.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
ERROR: [SCHED 204-42] Cannot implement 'load' operation ('input_buf_load', predict_tiled_hls/top.cpp:74->predict_tiled_hls/top.cpp:56) on array 'input_buf', predict_tiled_hls/top.cpp:23 with core 'FIFO'.
INFO: [HLS 200-111]  Elapsed time: 12.023 seconds; current allocated memory: 94.303 MB.
INFO: [HLS 200-112] Total elapsed time: 12.062 seconds; peak allocated memory: 94.303 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.348 ; gain = 46.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.348 ; gain = 46.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.828 ; gain = 54.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.609 ; gain = 60.336
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.016 ; gain = 86.742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.539 ; gain = 87.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.063 seconds; current allocated memory: 95.065 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 95.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 98.741 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM_1P)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 154.742 ; gain = 97.469
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.063 seconds; peak allocated memory: 98.741 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.383 ; gain = 45.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.383 ; gain = 45.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.410 ; gain = 54.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.277 ; gain = 59.684
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.602 ; gain = 87.008
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.125 ; gain = 87.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.605 seconds; current allocated memory: 95.065 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 95.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 98.742 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM_2P)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 154.777 ; gain = 97.184
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.587 seconds; peak allocated memory: 98.742 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.352 ; gain = 45.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.352 ; gain = 45.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.070 ; gain = 54.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.602 ; gain = 60.211
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 145.246 ; gain = 87.855
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 145.770 ; gain = 88.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.475 seconds; current allocated memory: 95.051 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 95.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 98.727 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 155.039 ; gain = 97.648
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.351 seconds; peak allocated memory: 98.727 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.215 ; gain = 46.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.215 ; gain = 46.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.125 ; gain = 55.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.715 ; gain = 60.594
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.039 ; gain = 86.918
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.566 ; gain = 87.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.606 seconds; current allocated memory: 95.079 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 95.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 98.761 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 155.113 ; gain = 97.992
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.504 seconds; peak allocated memory: 98.761 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.273 ; gain = 45.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.273 ; gain = 45.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 112.527 ; gain = 54.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.477 ; gain = 59.633
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.078 ; gain = 86.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.840 ; gain = 86.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.468 seconds; current allocated memory: 95.080 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 95.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 98.761 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 154.633 ; gain = 96.789
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.382 seconds; peak allocated memory: 98.761 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.242 ; gain = 45.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.242 ; gain = 45.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.293 ; gain = 54.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.293 ; gain = 59.777
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 143.445 ; gain = 85.930
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 144.484 ; gain = 86.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.485 seconds; current allocated memory: 95.035 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 95.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 98.727 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 155.000 ; gain = 97.484
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 16.558 seconds; peak allocated memory: 98.727 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.406 ; gain = 45.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.406 ; gain = 45.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 112.313 ; gain = 54.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.395 ; gain = 59.695
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 143.594 ; gain = 85.895
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 144.539 ; gain = 86.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.952 seconds; current allocated memory: 95.042 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 95.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 98.713 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 155.242 ; gain = 97.543
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.893 seconds; peak allocated memory: 98.713 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.371 ; gain = 46.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.371 ; gain = 46.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.422 ; gain = 55.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.504 ; gain = 60.273
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.270 ; gain = 87.039
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.035 ; gain = 87.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.322 seconds; current allocated memory: 95.035 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 95.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 98.727 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 155.293 ; gain = 98.063
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.319 seconds; peak allocated memory: 98.727 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.207 ; gain = 46.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.207 ; gain = 46.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:46).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 112.566 ; gain = 55.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.914 ; gain = 60.746
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.234 ; gain = 87.066
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.020 ; gain = 87.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
WARNING: [SYN 201-303] Incompatible memory assignment of 'ROM_1P_BRAM' (predict_tiled_hls/top.cpp:25) on 'supp_vecs_buf', which is not a const array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
ERROR: [SCHED 204-42] Cannot implement 'store' operation (predict_tiled_hls/top.cpp:47) of variable 'bitcast7' on array 'supp_vecs_buf', predict_tiled_hls/top.cpp:24 with core 'ROM_1P_BRAM'.
INFO: [HLS 200-111]  Elapsed time: 12.242 seconds; current allocated memory: 94.316 MB.
INFO: [HLS 200-112] Total elapsed time: 12.277 seconds; peak allocated memory: 94.316 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.273 ; gain = 46.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.273 ; gain = 46.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.426 ; gain = 55.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.359 ; gain = 60.227
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 143.820 ; gain = 86.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.598 ; gain = 87.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.949 seconds; current allocated memory: 95.035 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 95.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 98.727 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 154.543 ; gain = 97.410
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 17.599 seconds; peak allocated memory: 98.727 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.352 ; gain = 45.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.352 ; gain = 45.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:83).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:80).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:100).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.352 ; gain = 54.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.352 ; gain = 59.703
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.422 ; gain = 86.773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.211 ; gain = 87.563
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.279 seconds; current allocated memory: 94.950 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 95.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 98.625 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 155.082 ; gain = 97.434
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.037 seconds; peak allocated memory: 98.625 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.207 ; gain = 46.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.207 ; gain = 46.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:90).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:87).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:79).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 112.578 ; gain = 55.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.211 ; gain = 60.172
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.410 ; gain = 87.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.199 ; gain = 88.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.51 seconds; current allocated memory: 95.394 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 96.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_7ns_7_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 99.536 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 156.629 ; gain = 99.590
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.587 seconds; peak allocated memory: 99.536 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.309 ; gain = 46.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.309 ; gain = 46.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:90).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:87).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:79).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:107).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 111.965 ; gain = 54.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.543 ; gain = 60.516
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.984 ; gain = 86.957
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.035 ; gain = 88.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.463 seconds; current allocated memory: 95.394 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 96.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_7ns_7_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 99.537 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 156.191 ; gain = 99.164
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.506 seconds; peak allocated memory: 99.537 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.270 ; gain = 46.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.270 ; gain = 46.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:90).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:87).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:79).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:107).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.535 ; gain = 55.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.691 ; gain = 60.590
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 145.371 ; gain = 88.270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 145.633 ; gain = 88.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.364 seconds; current allocated memory: 95.380 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 96.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_6ns_6_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 99.502 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 156.125 ; gain = 99.023
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.404 seconds; peak allocated memory: 99.502 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.227 ; gain = 45.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.227 ; gain = 45.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:90).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:87).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:79).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:107).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.012 ; gain = 54.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.230 ; gain = 59.359
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.305 ; gain = 86.434
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 145.332 ; gain = 87.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.641 seconds; current allocated memory: 95.380 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 96.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_6ns_6_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 99.517 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 156.461 ; gain = 98.590
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.728 seconds; peak allocated memory: 99.517 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.223 ; gain = 45.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.223 ; gain = 45.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:90).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:87).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:79).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:107).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.301 ; gain = 54.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.465 ; gain = 59.805
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.902 ; gain = 86.242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.945 ; gain = 87.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.772 seconds; current allocated memory: 95.393 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 96.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_7ns_7_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 99.536 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 156.102 ; gain = 98.441
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.026 seconds; peak allocated memory: 99.536 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.160 ; gain = 46.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.160 ; gain = 46.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:90).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:87).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:79).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:107).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 135.371 ; gain = 78.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 148.676 ; gain = 91.672
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 168.031 ; gain = 111.027
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 169.055 ; gain = 112.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.682 seconds; current allocated memory: 117.122 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 117.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 120.847 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 179.645 ; gain = 122.641
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 16.762 seconds; peak allocated memory: 120.847 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.305 ; gain = 46.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.305 ; gain = 46.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:92).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:84).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:81).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:110).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.195 ; gain = 55.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:100) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.688 ; gain = 60.625
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:100) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.859 ; gain = 87.797
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.383 ; gain = 88.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.666 seconds; current allocated memory: 95.393 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 96.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_7ns_7_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 99.579 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 156.465 ; gain = 99.402
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.014 seconds; peak allocated memory: 99.579 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.188 ; gain = 45.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.188 ; gain = 45.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:92).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:84).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:81).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:110).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.359 ; gain = 54.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:100) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 117.559 ; gain = 60.137
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:100) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.602 ; gain = 87.180
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 145.391 ; gain = 87.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.322 seconds; current allocated memory: 95.392 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 96.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_7ns_7_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 99.579 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 156.266 ; gain = 98.844
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.413 seconds; peak allocated memory: 99.579 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.309 ; gain = 46.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.309 ; gain = 46.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:89).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:81).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:78).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:108).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 112.402 ; gain = 55.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.914 ; gain = 60.730
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.445 ; gain = 87.262
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.969 ; gain = 87.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.367 seconds; current allocated memory: 95.394 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 96.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_7ns_7_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 99.580 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 156.184 ; gain = 99.000
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.372 seconds; peak allocated memory: 99.580 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.141 ; gain = 46.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.141 ; gain = 46.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:89).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:81).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:78).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:107).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.535 ; gain = 55.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.727 ; gain = 60.641
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.121 ; gain = 87.035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 145.402 ; gain = 88.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.477 seconds; current allocated memory: 95.394 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 96.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_7ns_7_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 99.580 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 156.281 ; gain = 99.195
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.615 seconds; peak allocated memory: 99.580 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.336 ; gain = 46.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.336 ; gain = 46.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:89).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:81).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:78).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:107).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 112.023 ; gain = 55.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.547 ; gain = 60.535
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.207 ; gain = 87.195
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.973 ; gain = 87.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.453 seconds; current allocated memory: 95.386 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 96.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_8ns_8_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 99.588 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 156.777 ; gain = 99.766
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.59 seconds; peak allocated memory: 99.588 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.125 ; gain = 45.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.125 ; gain = 45.797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:90).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:82).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:79).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:108).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.684 ; gain = 55.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.422 ; gain = 60.094
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.883 ; gain = 87.555
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 145.660 ; gain = 88.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.603 seconds; current allocated memory: 95.459 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 96.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_8ns_8_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 99.636 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 156.504 ; gain = 99.176
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.664 seconds; peak allocated memory: 99.636 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.289 ; gain = 46.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.289 ; gain = 46.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:90).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:82).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:79).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:108).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.453 ; gain = 55.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.535 ; gain = 60.457
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:97) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.559 ; gain = 87.480
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 145.324 ; gain = 88.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.356 seconds; current allocated memory: 95.459 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 96.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_8ns_8_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 99.636 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 156.672 ; gain = 99.594
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.449 seconds; peak allocated memory: 99.636 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.191 ; gain = 46.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.191 ; gain = 46.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:89).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:81).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:78).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:107).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 112.559 ; gain = 55.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 117.422 ; gain = 60.305
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 144.609 ; gain = 87.492
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 144.871 ; gain = 87.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.49 seconds; current allocated memory: 95.386 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 96.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_8ns_8_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 99.588 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 155.984 ; gain = 98.867
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 39.059 seconds; peak allocated memory: 99.588 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.168 ; gain = 45.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.168 ; gain = 45.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:89).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:81).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:78).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:107).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.387 ; gain = 55.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 117.875 ; gain = 60.605
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 144.313 ; gain = 87.043
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 145.102 ; gain = 87.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.015 seconds; current allocated memory: 95.386 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 96.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_8ns_8_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 99.588 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 155.961 ; gain = 98.691
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 24.222 seconds; peak allocated memory: 99.588 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.238 ; gain = 45.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.238 ; gain = 45.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:89).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:81).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:78).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:107).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.254 ; gain = 54.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.484 ; gain = 60.117
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 144.738 ; gain = 87.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 145.785 ; gain = 88.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.14 seconds; current allocated memory: 95.386 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 96.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_8ns_8_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 99.588 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 156.883 ; gain = 99.516
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 18.993 seconds; peak allocated memory: 99.588 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.125 ; gain = 46.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.125 ; gain = 46.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.074 ; gain = 54.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:71) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.434 ; gain = 60.316
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:71) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.309 ; gain = 87.191
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.234 ; gain = 88.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.937 seconds; current allocated memory: 96.358 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 97.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_5ns_5_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_8ns_8_36_seq_1' to 'predict_tiled_urejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_urejbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 101.165 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_urejbC_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 159.121 ; gain = 102.004
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.731 seconds; peak allocated memory: 101.165 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.063 ; gain = 45.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.063 ; gain = 45.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:102).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:83).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:121).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.625 ; gain = 55.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:107) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.680 ; gain = 60.363
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:107) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.688 ; gain = 87.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.949 ; gain = 87.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.692 seconds; current allocated memory: 96.231 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 97.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32s_5ns_5_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_8ns_8_36_seq_1' to 'predict_tiled_urejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_urejbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 1.112 seconds; current allocated memory: 101.092 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_urejbC_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 158.980 ; gain = 101.664
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 20.827 seconds; peak allocated memory: 101.092 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.301 ; gain = 46.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.301 ; gain = 46.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:98).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:82).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:120).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.801 ; gain = 55.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:106) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.508 ; gain = 60.316
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:106) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 144.301 ; gain = 87.109
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 145.379 ; gain = 88.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.813 seconds; current allocated memory: 96.293 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 97.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_5ns_5_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_8ns_8_36_seq_1' to 'predict_tiled_urejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_urejbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 101.107 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_urejbC_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 159.598 ; gain = 102.406
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 20.973 seconds; peak allocated memory: 101.107 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.105 ; gain = 46.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.105 ; gain = 46.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:94).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.930 ; gain = 54.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:81) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.383 ; gain = 60.414
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.043 ; gain = 87.074
WARNING: [XFORM 203-561] 'Loop-2' (predict_tiled_hls/top.cpp:61:3) in function 'predict_tiled' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.809 ; gain = 87.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.462 seconds; current allocated memory: 94.478 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 95.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_t==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.320 ; gain = 46.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.320 ; gain = 46.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:94).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.117 ; gain = 54.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:81) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 117.754 ; gain = 60.605
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.660 ; gain = 87.512
WARNING: [XFORM 203-561] 'Loop-2' (predict_tiled_hls/top.cpp:61:3) in function 'predict_tiled' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.922 ; gain = 87.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.38 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 95.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_resbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_5ns_5_36_seq_1' to 'predict_tiled_urecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_8ns_8_36_seq_1' to 'predict_tiled_uredEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_urecud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_uredEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 97.832 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_urecud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_uredEe_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_resbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 152.613 ; gain = 95.465
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.789 seconds; peak allocated memory: 97.832 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'predict_tiled_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.234 ; gain = 45.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.234 ; gain = 45.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_tiled' (predict_tiled_hls/top.cpp:93).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.383 ; gain = 54.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:80) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.516 ; gain = 59.465
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_out_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_tiled_hls/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'predict_in_stream.data.V' (predict_tiled_hls/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict_tiled' (predict_tiled_hls/top.cpp:80) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.914 ; gain = 85.863
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.102 ; gain = 87.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.39 seconds; current allocated memory: 95.699 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 11 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 96.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/predict_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_tiled/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_tiled_input_buf' to 'predict_tiled_inpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_supp_vecs_buf' to 'predict_tiled_supcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_dual_coef_buf' to 'predict_tiled_duadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_result_buf' to 'predict_tiled_reseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_tiled_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_tiled_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_tiled_fexhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_5ns_5_36_seq_1' to 'predict_tiled_ureibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_tiled_urem_32ns_8ns_8_36_seq_1' to 'predict_tiled_urejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fexhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_ureibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_tiled_urejbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 100.066 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_ureibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'predict_tiled_urejbC_div'
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_inpbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_supcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_duadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_tiled_reseOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 157.508 ; gain = 99.457
INFO: [SYSC 207-301] Generating SystemC RTL for predict_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for predict_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.952 seconds; peak allocated memory: 100.066 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
