// Seed: 1558014189
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_8;
  wire id_9;
  wire id_10;
  assign id_8 = 1;
  tri  id_11;
  wire id_12;
  wire id_13;
  assign id_11 = 1 <= 1;
  wire id_14;
  wire id_15;
  assign id_15 = 1'b0;
  assign id_9  = id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin
    if (1) begin
      id_15 <= id_1;
    end
  end
  module_0(
      id_4, id_6, id_17, id_5, id_10, id_3, id_17
  );
endmodule
