{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649050905861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649050905865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  3 23:41:44 2022 " "Processing started: Sun Apr  3 23:41:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649050905865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050905865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050905865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649050906049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649050906049 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "DUT.v(139) " "Verilog HDL error at DUT.v(139): constant value overflow" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 139 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1649050910142 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DUT.v 1 1 " "Using design file DUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649050910143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1649050910143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649050910144 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sys_clk2_en DUT.v(127) " "Verilog HDL Always Construct warning at DUT.v(127): variable \"sys_clk2_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649050910150 "|DUT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "odd_out DUT.v(128) " "Verilog HDL Always Construct warning at DUT.v(128): variable \"odd_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649050910150 "|DUT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "acc DUT.v(128) " "Verilog HDL Always Construct warning at DUT.v(128): variable \"acc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649050910150 "|DUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y DUT.v(126) " "Verilog HDL Always Construct warning at DUT.v(126): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649050910150 "|DUT"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Hsys DUT.v(131) " "Verilog HDL warning at DUT.v(131): initial value for variable Hsys should be constant" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 131 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1649050910150 "|DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Hsys\[6\] 0 DUT.v(21) " "Net \"Hsys\[6\]\" at DUT.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649050910152 "|DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Hsys\[4\] 0 DUT.v(21) " "Net \"Hsys\[4\]\" at DUT.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649050910152 "|DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Hsys\[2\] 0 DUT.v(21) " "Net \"Hsys\[2\]\" at DUT.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649050910153 "|DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Hsys\[0\] 0 DUT.v(21) " "Net \"Hsys\[0\]\" at DUT.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649050910153 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] DUT.v(126) " "Inferred latch for \"y\[0\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] DUT.v(126) " "Inferred latch for \"y\[1\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] DUT.v(126) " "Inferred latch for \"y\[2\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] DUT.v(126) " "Inferred latch for \"y\[3\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] DUT.v(126) " "Inferred latch for \"y\[4\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] DUT.v(126) " "Inferred latch for \"y\[5\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] DUT.v(126) " "Inferred latch for \"y\[6\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] DUT.v(126) " "Inferred latch for \"y\[7\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] DUT.v(126) " "Inferred latch for \"y\[8\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] DUT.v(126) " "Inferred latch for \"y\[9\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] DUT.v(126) " "Inferred latch for \"y\[10\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] DUT.v(126) " "Inferred latch for \"y\[11\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] DUT.v(126) " "Inferred latch for \"y\[12\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] DUT.v(126) " "Inferred latch for \"y\[13\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] DUT.v(126) " "Inferred latch for \"y\[14\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910155 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] DUT.v(126) " "Inferred latch for \"y\[15\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910156 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] DUT.v(126) " "Inferred latch for \"y\[16\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910156 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] DUT.v(126) " "Inferred latch for \"y\[17\]\" at DUT.v(126)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910156 "|DUT"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[17\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[17\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "DUT.v(67) " "Constant driver at DUT.v(67)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 67 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[16\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[16\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[15\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[15\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[14\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[14\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[13\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[13\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[12\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[12\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[11\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[11\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[10\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[10\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[9\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[9\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[8\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[8\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[7\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[7\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[6\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[6\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[5\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[5\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[4\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[4\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[3\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[3\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[2\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[2\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[1\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[1\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sum_lvl_1\[7\]\[0\] DUT.v(78) " "Can't resolve multiple constant drivers for net \"sum_lvl_1\[7\]\[0\]\" at DUT.v(78)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910163 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649050910164 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649050910253 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr  3 23:41:50 2022 " "Processing ended: Sun Apr  3 23:41:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649050910253 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649050910253 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649050910253 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910253 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649050910344 ""}
