#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Apr 25 22:14:03 2024
# Process ID: 7408
# Current directory: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3600 C:\Users\tharu\Downloads\NanoProcessor - Additional Features\NanoProcessor\NanoProcessor.xpr
# Log file: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/vivado.log
# Journal file: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/tharu/Downloads/NanoProcessor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 894.602 ; gain = 158.020
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 25 22:17:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 25 22:19:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1722.211 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1722.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1822.961 ; gain = 902.062
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 22:41:15 2024] Launched impl_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_Subtractor_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Seven_Segment_Display
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tri_State_Buffer_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tri_State_Buffer_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
WARNING: Simulation object /TB_Nano_Processor/temp was not found in the design.
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1850.797 ; gain = 1.594
open_project {C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Multiplier_4
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1961.527 ; gain = 86.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Multiplier_4' [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:31]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_0' of component 'FA' [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA0' of component 'HA' [C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:53]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_1' of component 'FA' [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:65]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_2' of component 'FA' [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:73]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_3' of component 'FA' [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:81]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1_0' of component 'FA' [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:89]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1_1' of component 'FA' [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:97]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1_2' of component 'FA' [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:105]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1_3' of component 'FA' [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:113]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2_0' of component 'FA' [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:121]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2_1' of component 'FA' [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:129]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2_2' of component 'FA' [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:137]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Vivado Projects/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2_3' of component 'FA' [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_4' (3#1) [C:/Users/tharu/Vivado Projects/Multiplier/Multiplier.srcs/sources_1/new/Multiplier_4.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2002.121 ; gain = 126.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2002.121 ; gain = 126.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2002.121 ; gain = 126.871
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.871 ; gain = 261.621
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.871 ; gain = 261.621
current_project NanoProcessor
close [ open {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd} w ]
add_files {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd}}
update_compile_order -fileset sources_1
current_project Multiplier
close_project
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Apr 25 23:17:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 25 23:18:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplier_2_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
WARNING: Simulation object /TB_Nano_Processor/temp was not found in the design.
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_project {C:/Users/tharu/Vivado Projects/Lab4/Lab4.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
current_project NanoProcessor
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 12 elements ; expected 13 [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_nano_processor in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Apr 26 00:42:41 2024] Launched synth_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Apr 26 00:44:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Apr 26 00:45:52 2024] Launched synth_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 26 00:48:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
WARNING: Simulation object /TB_Nano_Processor/temp was not found in the design.
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.090 ; gain = 0.000
current_project Lab4
close_project
close [ open {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_3_bit.vhd} w ]
add_files {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_3_bit.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_3_bit.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_3_bit.vhd}}
file delete -force {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_3_bit.vhd}
close [ open {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_4_bit.vhd} w ]
add_files {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_4_bit.vhd}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
WARNING: Simulation object /TB_Nano_Processor/temp was not found in the design.
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
WARNING: Simulation object /TB_Nano_Processor/temp was not found in the design.
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.090 ; gain = 0.000
save_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.090 ; gain = 0.000
close [ open {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Magnitude_Comparator_4_bit.vhd} w ]
add_files {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Magnitude_Comparator_4_bit.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Magnitude_Comparator_4_bit.sv} w ]
add_files -fileset sim_1 {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Magnitude_Comparator_4_bit.sv}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Magnitude_Comparator_4_bit.sv}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Magnitude_Comparator_4_bit.sv}}
file delete -force {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Magnitude_Comparator_4_bit.sv}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Magnitude_Comparator_4_bit.vhd} w ]
add_files -fileset sim_1 {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Magnitude_Comparator_4_bit.vhd}}
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Nano_Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.090 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:185]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Adder_3_Bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:34' bound to instance 'Adder_3_bit_0' of component 'Adder_3_Bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:190]
INFO: [Synth 8-638] synthesizing module 'Adder_3_Bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:53]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (2#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FA' (3#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_Bit' (4#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:25' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:32]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:26' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:44]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (5#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:34]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:26' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:51]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:26' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (6#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:32]
INFO: [Synth 8-3491] module 'Adder_Subtractor_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:34' bound to instance 'Adder_Subtractor_4_bit_0' of component 'Adder_Subtractor_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Adder_Subtractor_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Adder_Subtractor_4_bit' (7#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:43]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:4' bound to instance 'MUX_A' of component 'MUX_8_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:213]
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:19]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf0' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Tri_State_Buffer_4_bit' (8#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:10]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf1' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:38]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf2' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:43]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf3' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:48]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf4' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:53]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf5' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:58]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf6' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:63]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf7' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:68]
INFO: [Synth 8-226] default block is never used [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_4_bit' (9#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:19]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:4' bound to instance 'MUX_B' of component 'MUX_8_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:227]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:240]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:43]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:96]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:104]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:112]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:120]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:128]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:136]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (13#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'MUX_2_way_3_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:4' bound to instance 'MUX_2_way_3_bit_0' of component 'MUX_2_way_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:256]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:11]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_3_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_3_bit.vhd:4' bound to instance 'Buffer_Adder' of component 'Tri_State_Buffer_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:25]
INFO: [Synth 8-638] synthesizing module 'Tri_State_Buffer_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_3_bit.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Tri_State_Buffer_3_bit' (14#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_3_bit.vhd:10]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_3_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_3_bit.vhd:4' bound to instance 'Buffer_Jumper' of component 'Tri_State_Buffer_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_3_bit' (15#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:11]
INFO: [Synth 8-3491] module 'MUX_2_way_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:34' bound to instance 'MUX_2_way_4_bit_0' of component 'MUX_2_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:264]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buffer_Immediate_Value' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:55]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buffer_Add_Sub_Output' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_4_bit' (16#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:271]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (17#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:5' bound to instance 'Program_ROM_0' of component 'Program_ROM' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:284]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (18#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:10]
INFO: [Synth 8-3491] module 'Seven_Segment_Display' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd:26' bound to instance 'Seven_Segement_Display_0' of component 'Seven_Segment_Display' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:289]
INFO: [Synth 8-638] synthesizing module 'Seven_Segment_Display' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Seven_Segment_Display' (19#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd:31]
INFO: [Synth 8-3491] module 'Multiplier_2_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:26' bound to instance 'Multiplier_2_bit_0' of component 'Multiplier_2_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:294]
INFO: [Synth 8-638] synthesizing module 'Multiplier_2_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_0' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:47]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_1' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_2_bit' (20#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (21#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:44]
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Adder_3_Bit has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.090 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.090 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.090 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/constrs_1/new/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2140.090 ; gain = 0.000
98 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2140.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
ERROR: [VRFC 10-91] mul_rca_select is not declared [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:85]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [VRFC 10-240] VHDL file C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
ERROR: [VRFC 10-91] mul_rca_select is not declared [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:85]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [VRFC 10-240] VHDL file C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.090 ; gain = 0.000
export_ip_user_files -of_objects  [get_files {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_4_bit.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_4_bit.vhd}}
file delete -force {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_4_bit.vhd}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Apr 26 10:30:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 26 10:31:04 2024] Launched impl_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2145.688 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2145.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2342.039 ; gain = 22.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:186]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Adder_3_Bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:34' bound to instance 'Adder_3_bit_0' of component 'Adder_3_Bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:191]
INFO: [Synth 8-638] synthesizing module 'Adder_3_Bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:53]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (2#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FA' (3#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_Bit' (4#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:25' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:32]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:26' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:44]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (5#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:34]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:26' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:51]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:26' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (6#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:32]
INFO: [Synth 8-3491] module 'Adder_Subtractor_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:34' bound to instance 'Adder_Subtractor_4_bit_0' of component 'Adder_Subtractor_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:204]
INFO: [Synth 8-638] synthesizing module 'Adder_Subtractor_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Adder_Subtractor_4_bit' (7#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:43]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:4' bound to instance 'MUX_A' of component 'MUX_8_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:214]
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:19]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf0' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Tri_State_Buffer_4_bit' (8#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:10]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf1' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:38]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf2' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:43]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf3' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:48]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf4' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:53]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf5' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:58]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf6' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:63]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf7' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:68]
INFO: [Synth 8-226] default block is never used [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_4_bit' (9#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:19]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:4' bound to instance 'MUX_B' of component 'MUX_8_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:228]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:241]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:43]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:96]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:104]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:112]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:120]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:128]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:136]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (13#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'MUX_2_way_3_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:4' bound to instance 'MUX_2_way_3_bit_0' of component 'MUX_2_way_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:257]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:11]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_3_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_3_bit.vhd:4' bound to instance 'Buffer_Adder' of component 'Tri_State_Buffer_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:25]
INFO: [Synth 8-638] synthesizing module 'Tri_State_Buffer_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_3_bit.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Tri_State_Buffer_3_bit' (14#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_3_bit.vhd:10]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_3_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_3_bit.vhd:4' bound to instance 'Buffer_Jumper' of component 'Tri_State_Buffer_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_3_bit' (15#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:11]
INFO: [Synth 8-3491] module 'MUX_2_way_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:34' bound to instance 'MUX_2_way_4_bit_0' of component 'MUX_2_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:265]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buffer_0' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:54]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buffer_1' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_4_bit' (16#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_way_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:34' bound to instance 'MUX_2_way_4_bit_1' of component 'MUX_2_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:272]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:279]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (17#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:5' bound to instance 'Program_ROM_0' of component 'Program_ROM' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:293]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (18#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:10]
INFO: [Synth 8-3491] module 'Seven_Segment_Display' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd:26' bound to instance 'Seven_Segement_Display_0' of component 'Seven_Segment_Display' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:298]
INFO: [Synth 8-638] synthesizing module 'Seven_Segment_Display' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Seven_Segment_Display' (19#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd:31]
INFO: [Synth 8-3491] module 'Multiplier_2_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:26' bound to instance 'Multiplier_2_bit_0' of component 'Multiplier_2_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:303]
INFO: [Synth 8-638] synthesizing module 'Multiplier_2_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_0' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:47]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_1' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_2_bit' (20#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (21#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:44]
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Adder_3_Bit has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2381.789 ; gain = 61.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2381.789 ; gain = 61.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2381.789 ; gain = 61.891
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/constrs_1/new/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2477.613 ; gain = 157.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2477.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2477.613 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_3_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Magnitude_Comparator_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Magnitude_Comparator_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Magnitude_Comparator_4_bit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_3_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Magnitude_Comparator_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Magnitude_Comparator_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Magnitude_Comparator_4_bit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_3_way_3_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Magnitude_Comparator_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Magnitude_Comparator_4_bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Magnitude_Comparator_4_bit.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 6 elements ; expected 3 [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:79]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_nano_processor in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2477.613 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Apr 26 11:46:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2477.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2477.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2477.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2477.613 ; gain = 0.000
close [ open {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reversed_Multiplexer_4_bit.vhd} w ]
add_files {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reversed_Multiplexer_4_bit.vhd}}
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Apr 26 14:08:18 2024] Launched synth_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 26 14:09:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2477.613 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2477.613 ; gain = 0.000
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2477.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:39]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:174]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Adder_3_Bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:34' bound to instance 'Adder_3_bit_0' of component 'Adder_3_Bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Adder_3_Bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:53]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (2#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FA' (3#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_Bit' (4#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:25' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:185]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:32]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:26' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:44]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (5#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:34]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:26' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:51]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/DD_FF.vhd:26' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (6#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd:32]
INFO: [Synth 8-3491] module 'Adder_Subtractor_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:34' bound to instance 'Adder_Subtractor_4_bit_0' of component 'Adder_Subtractor_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:192]
INFO: [Synth 8-638] synthesizing module 'Adder_Subtractor_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Adder_Subtractor_4_bit' (7#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd:43]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:4' bound to instance 'MUX_A' of component 'MUX_8_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:19]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf0' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Tri_State_Buffer_4_bit' (8#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:10]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf1' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:38]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf2' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:43]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf3' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:48]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf4' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:53]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf5' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:58]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf6' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:63]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buf7' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:68]
INFO: [Synth 8-226] default block is never used [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_4_bit' (9#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:19]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_way_4_bit.vhd:4' bound to instance 'MUX_B' of component 'MUX_8_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:216]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:229]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:43]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:96]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:104]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:112]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:120]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:128]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:136]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (13#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'MUX_2_way_3_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:4' bound to instance 'MUX_2_way_3_bit_0' of component 'MUX_2_way_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:244]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:11]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_3_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_3_bit.vhd:4' bound to instance 'Buffer_Adder' of component 'Tri_State_Buffer_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:25]
INFO: [Synth 8-638] synthesizing module 'Tri_State_Buffer_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_3_bit.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Tri_State_Buffer_3_bit' (14#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_3_bit.vhd:10]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_3_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_3_bit.vhd:4' bound to instance 'Buffer_Jumper' of component 'Tri_State_Buffer_3_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_3_bit' (15#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_3_bit.vhd:11]
INFO: [Synth 8-3491] module 'MUX_2_way_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:34' bound to instance 'MUX_2_way_4_bit_0' of component 'MUX_2_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:251]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buffer_0' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:54]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buffer_1' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_4_bit' (16#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_way_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_way_4_bit.vhd:34' bound to instance 'MUX_2_way_4_bit_1' of component 'MUX_2_way_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:258]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:265]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (17#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:5' bound to instance 'Program_ROM_0' of component 'Program_ROM' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:280]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (18#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd:10]
INFO: [Synth 8-3491] module 'Seven_Segment_Display' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd:26' bound to instance 'Seven_Segement_Display_0' of component 'Seven_Segment_Display' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:285]
INFO: [Synth 8-638] synthesizing module 'Seven_Segment_Display' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Seven_Segment_Display' (19#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd:31]
INFO: [Synth 8-3491] module 'Multiplier_2_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:26' bound to instance 'Multiplier_2_bit_0' of component 'Multiplier_2_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:290]
INFO: [Synth 8-638] synthesizing module 'Multiplier_2_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_0' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:47]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_1' of component 'FA' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_2_bit' (20#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Multiplier_2_bit.vhd:32]
INFO: [Synth 8-3491] module 'Reversed_Multiplexer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reversed_Multiplexer_4_bit.vhd:34' bound to instance 'Reversed_Multiplexer_A' of component 'Reversed_Multiplexer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:298]
INFO: [Synth 8-638] synthesizing module 'Reversed_Multiplexer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reversed_Multiplexer_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buffer_0' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reversed_Multiplexer_4_bit.vhd:54]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Tri_State_Buffer_4_bit.vhd:4' bound to instance 'Buffer_1' of component 'Tri_State_Buffer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reversed_Multiplexer_4_bit.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Reversed_Multiplexer_4_bit' (21#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reversed_Multiplexer_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Reversed_Multiplexer_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reversed_Multiplexer_4_bit.vhd:34' bound to instance 'Reversed_Multiplexer_B' of component 'Reversed_Multiplexer_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:305]
INFO: [Synth 8-3491] module 'Magnitude_Comparator_4_bit' declared at 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Magnitude_Comparator_4_bit.vhd:34' bound to instance 'Magnitude_Comparator_4_bit_0' of component 'Magnitude_Comparator_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:312]
INFO: [Synth 8-638] synthesizing module 'Magnitude_Comparator_4_bit' [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Magnitude_Comparator_4_bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Magnitude_Comparator_4_bit' (22#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Magnitude_Comparator_4_bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (23#1) [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd:39]
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Adder_3_Bit has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.613 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/constrs_1/new/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2511.242 ; gain = 33.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Magnitude_Comparator_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Magnitude_Comparator_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reversed_Multiplexer_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reversed_Multiplexer_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reversed_Multiplexer_4_bit [reversed_multiplexer_4_bit_defau...]
Compiling architecture behavioral of entity xil_defaultlib.Magnitude_Comparator_4_bit [magnitude_comparator_4_bit_defau...]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -view {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2511.242 ; gain = 0.000
export_ip_user_files -of_objects  [get_files {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/TB_Nano_Processor_behav.wcfg}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2511.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3b42629a60ae419aa809fb02febf097d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4_bit [adder_subtractor_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4_bit [tri_state_buffer_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_3_bit [tri_state_buffer_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment_Display [seven_segment_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2_bit [multiplier_2_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reversed_Multiplexer_4_bit [reversed_multiplexer_4_bit_defau...]
Compiling architecture behavioral of entity xil_defaultlib.Magnitude_Comparator_4_bit [magnitude_comparator_4_bit_defau...]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tharu/Downloads/NanoProcessor - Additional Features/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2511.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 14:36:23 2024...
