
<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI FRONTEND</h2>
</div>

# Course Report

## Name: Nidhish Shetty

## Qualifications: pursuing 4th year Bachelor of Engineering

Welcome to the course report for the VLSI FRONTEND! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                               | Link                                    |
|-------------------------------------------|-----------------------------------------|
| Mini Projects: 1. Design of Assynchronous FIFO using Verilog 2.Design and Verification of Memory model using System Verilog | [1.Click Here for Verilog Project](https://github.com/sure-trust/G15-VLSI_Frontend/blob/main/Mini%20Projects/Nidhish/afifo_cdc.xpr)  [2.Click Here for SV Project](https://github.com/sure-trust/G15-VLSI_Frontend/tree/main/Mini%20Projects/Nidhish/Miniproject2)                        |
| Final Project: [Design of SPI communication protocol using verilog]     | [Click Here](https://github.com/sure-trust/G15-VLSI_Frontend/tree/main/Final%20Capstone%20Project/Nidhish)                         |
