verilog xil_defaultlib --include "../../../../rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/ec67/hdl" \
"../../../bd/interconnect_3S3M/ip/interconnect_3S3M_xbar_0/sim/interconnect_3S3M_xbar_0.v" \
"../../../bd/interconnect_3S3M/sim/interconnect_3S3M.v" \
"../../../bd/interconnect_3S3M/ip/interconnect_3S3M_s00_data_fifo_0/sim/interconnect_3S3M_s00_data_fifo_0.v" \
"../../../bd/interconnect_3S3M/ip/interconnect_3S3M_s01_data_fifo_0/sim/interconnect_3S3M_s01_data_fifo_0.v" \
"../../../bd/interconnect_3S3M/ip/interconnect_3S3M_s02_data_fifo_0/sim/interconnect_3S3M_s02_data_fifo_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
