<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: Library/StdDriver/inc/spi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_5ad7f572bbca03234e8e621e192fc099.html">Library</a></li><li class="navelem"><a class="el" href="dir_74dfc25ee547d64eecbf2f7c3d18ea69.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_f1288a978765a82d3280081d0b99ff4d.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">spi.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>M480 series SPI driver header file.  
<a href="#details">More...</a></p>

<p><a href="spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1ec07ad94d5f6276c1c0b41d0550fe52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1ec07ad94d5f6276c1c0b41d0550fe52">SPI_MODE_0</a></td></tr>
<tr class="separator:ga1ec07ad94d5f6276c1c0b41d0550fe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2af9f45539491c9753960535dc20fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2af9f45539491c9753960535dc20fde">SPI_MODE_1</a></td></tr>
<tr class="separator:gaf2af9f45539491c9753960535dc20fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa3edd8616f8803490c93f09243a612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8fa3edd8616f8803490c93f09243a612">SPI_MODE_2</a></td></tr>
<tr class="separator:ga8fa3edd8616f8803490c93f09243a612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a091da9f9011457fe28ab25f64c858d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a091da9f9011457fe28ab25f64c858d">SPI_MODE_3</a></td></tr>
<tr class="separator:ga6a091da9f9011457fe28ab25f64c858d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943af7f8a98cf5a3f2107ed593215a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga943af7f8a98cf5a3f2107ed593215a4b">SPI_SLAVE</a></td></tr>
<tr class="separator:ga943af7f8a98cf5a3f2107ed593215a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a2779c2d141aa6a8f8be6d78fe210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae09a2779c2d141aa6a8f8be6d78fe210">SPI_MASTER</a></td></tr>
<tr class="separator:gae09a2779c2d141aa6a8f8be6d78fe210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f0aae3c3a2adba06ac3b802b38915a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga81f0aae3c3a2adba06ac3b802b38915a">SPI_SS</a></td></tr>
<tr class="separator:ga81f0aae3c3a2adba06ac3b802b38915a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bfc94771e6451d3c1eaeb0c4fa5838b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8bfc94771e6451d3c1eaeb0c4fa5838b">SPI_SS_ACTIVE_HIGH</a></td></tr>
<tr class="separator:ga8bfc94771e6451d3c1eaeb0c4fa5838b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2045f4f16d45f92fd22075416a7d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67a2045f4f16d45f92fd22075416a7d6">SPI_SS_ACTIVE_LOW</a></td></tr>
<tr class="separator:ga67a2045f4f16d45f92fd22075416a7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7adcc451bbd353a87ae006e65ae5f26d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a></td></tr>
<tr class="separator:ga7adcc451bbd353a87ae006e65ae5f26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373416a9ff9d78a3a44b196e88530d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a></td></tr>
<tr class="separator:ga373416a9ff9d78a3a44b196e88530d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb7e64f2c8c9544b36a141a9f7b2980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a></td></tr>
<tr class="separator:ga5bb7e64f2c8c9544b36a141a9f7b2980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16e7ae67314264b9b402c80ead733eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a></td></tr>
<tr class="separator:gab16e7ae67314264b9b402c80ead733eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20656da10a6c589af67a0b2a66285831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a></td></tr>
<tr class="separator:ga20656da10a6c589af67a0b2a66285831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4010b8b64f3a6759d4e9d23c274766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a></td></tr>
<tr class="separator:ga9c4010b8b64f3a6759d4e9d23c274766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b24c06e618b2db86a89832b5f815ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a></td></tr>
<tr class="separator:ga82b24c06e618b2db86a89832b5f815ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b047d6888348d2ee11f82976b35dead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a></td></tr>
<tr class="separator:ga1b047d6888348d2ee11f82976b35dead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba5aef0fa99e7498989dba5732b75a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a></td></tr>
<tr class="separator:gaaba5aef0fa99e7498989dba5732b75a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0781f7afc8e4d9ab2644cd0937d5ee3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a></td></tr>
<tr class="separator:ga0781f7afc8e4d9ab2644cd0937d5ee3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb22160df9addadbf101b3314056f6ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabb22160df9addadbf101b3314056f6ad">SPI_BUSY_MASK</a></td></tr>
<tr class="separator:gabb22160df9addadbf101b3314056f6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c886804dc69080bceee5f50da1cb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16c886804dc69080bceee5f50da1cb5c">SPI_RX_EMPTY_MASK</a></td></tr>
<tr class="separator:ga16c886804dc69080bceee5f50da1cb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69d03dd35050141788ac8034d14f3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf69d03dd35050141788ac8034d14f3b1">SPI_RX_FULL_MASK</a></td></tr>
<tr class="separator:gaf69d03dd35050141788ac8034d14f3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea891bf8449231ee8f69e0ca13a2c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ea891bf8449231ee8f69e0ca13a2c44">SPI_TX_EMPTY_MASK</a></td></tr>
<tr class="separator:ga8ea891bf8449231ee8f69e0ca13a2c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81c3aa508944049486c219dec8b50d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae81c3aa508944049486c219dec8b50d1">SPI_TX_FULL_MASK</a></td></tr>
<tr class="separator:gae81c3aa508944049486c219dec8b50d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a940aff92ace0c8bef541a57964ef74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a940aff92ace0c8bef541a57964ef74">SPI_TXRX_RESET_MASK</a></td></tr>
<tr class="separator:ga9a940aff92ace0c8bef541a57964ef74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fa100853d116f0304a359c4bf2e43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2fa100853d116f0304a359c4bf2e43f">SPI_SPIEN_STS_MASK</a></td></tr>
<tr class="separator:gab2fa100853d116f0304a359c4bf2e43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e6cdcac6537c01e895e9c5fd475fe71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4e6cdcac6537c01e895e9c5fd475fe71">SPI_SSLINE_STS_MASK</a></td></tr>
<tr class="separator:ga4e6cdcac6537c01e895e9c5fd475fe71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51829478bf813af17e13f5e9dcbb9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab51829478bf813af17e13f5e9dcbb9e7">SPII2S_DATABIT_8</a></td></tr>
<tr class="separator:gab51829478bf813af17e13f5e9dcbb9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab78dda42646a7f4226e1f6059dc5f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaab78dda42646a7f4226e1f6059dc5f07">SPII2S_DATABIT_16</a></td></tr>
<tr class="separator:gaab78dda42646a7f4226e1f6059dc5f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e5192bde3b3e5eb1544bdc59ffb6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae3e5192bde3b3e5eb1544bdc59ffb6ce">SPII2S_DATABIT_24</a></td></tr>
<tr class="separator:gae3e5192bde3b3e5eb1544bdc59ffb6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ebbbfb25dbbf64e6c9b7ff0d050931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga26ebbbfb25dbbf64e6c9b7ff0d050931">SPII2S_DATABIT_32</a></td></tr>
<tr class="separator:ga26ebbbfb25dbbf64e6c9b7ff0d050931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1803e33304a1efebb24476fe3a0a32f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1803e33304a1efebb24476fe3a0a32f6">SPII2S_MONO</a></td></tr>
<tr class="separator:ga1803e33304a1efebb24476fe3a0a32f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga535770497b8e9c857c4ec0784eadba35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga535770497b8e9c857c4ec0784eadba35">SPII2S_STEREO</a></td></tr>
<tr class="separator:ga535770497b8e9c857c4ec0784eadba35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444de84f801920b7aac6c9c3166f09b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga444de84f801920b7aac6c9c3166f09b9">SPII2S_FORMAT_I2S</a></td></tr>
<tr class="separator:ga444de84f801920b7aac6c9c3166f09b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab761b12242b57d7dd1ef4abf04d588b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab761b12242b57d7dd1ef4abf04d588b8">SPII2S_FORMAT_MSB</a></td></tr>
<tr class="separator:gab761b12242b57d7dd1ef4abf04d588b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f9b569f4b75d7905b758814d3f52d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90f9b569f4b75d7905b758814d3f52d1">SPII2S_FORMAT_PCMA</a></td></tr>
<tr class="separator:ga90f9b569f4b75d7905b758814d3f52d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e8557c3f3873a12024f06de6d34c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga96e8557c3f3873a12024f06de6d34c3a">SPII2S_FORMAT_PCMB</a></td></tr>
<tr class="separator:ga96e8557c3f3873a12024f06de6d34c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3236f7cbaed3b1e35b6911b0b6889c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa3236f7cbaed3b1e35b6911b0b6889c9">SPII2S_MODE_SLAVE</a></td></tr>
<tr class="separator:gaa3236f7cbaed3b1e35b6911b0b6889c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4965f33a081e14e6c58593f06ea061e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4965f33a081e14e6c58593f06ea061e2">SPII2S_MODE_MASTER</a></td></tr>
<tr class="separator:ga4965f33a081e14e6c58593f06ea061e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf68573d846eceddd410fd2e1b3ba7c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacf68573d846eceddd410fd2e1b3ba7c7">SPII2S_MONO_RIGHT</a></td></tr>
<tr class="separator:gacf68573d846eceddd410fd2e1b3ba7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73854ddbb6876470cf50a27fefee68d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga73854ddbb6876470cf50a27fefee68d1">SPII2S_MONO_LEFT</a></td></tr>
<tr class="separator:ga73854ddbb6876470cf50a27fefee68d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad230c616c298478ff114faa7bdddf0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad230c616c298478ff114faa7bdddf0a2">SPII2S_RIGHT</a></td></tr>
<tr class="separator:gad230c616c298478ff114faa7bdddf0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9051ca9f946acfb0a3284cf5b450a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5a9051ca9f946acfb0a3284cf5b450a5">SPII2S_LEFT</a></td></tr>
<tr class="separator:ga5a9051ca9f946acfb0a3284cf5b450a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba9e96e2c2ff9f59f90e5fc499e5d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafba9e96e2c2ff9f59f90e5fc499e5d4e">SPII2S_FIFO_TXTH_INT_MASK</a></td></tr>
<tr class="separator:gafba9e96e2c2ff9f59f90e5fc499e5d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga120ff1873b505a8726d5292091dc3905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga120ff1873b505a8726d5292091dc3905">SPII2S_FIFO_RXTH_INT_MASK</a></td></tr>
<tr class="separator:ga120ff1873b505a8726d5292091dc3905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478cd91508eb30119030de823cad1d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga478cd91508eb30119030de823cad1d17">SPII2S_FIFO_RXOV_INT_MASK</a></td></tr>
<tr class="separator:ga478cd91508eb30119030de823cad1d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663e910e23b0c70b786239569783a58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga663e910e23b0c70b786239569783a58b">SPII2S_FIFO_RXTO_INT_MASK</a></td></tr>
<tr class="separator:ga663e910e23b0c70b786239569783a58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0ae421e447f5a71a67b75513b4af52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd0ae421e447f5a71a67b75513b4af52">SPII2S_TXUF_INT_MASK</a></td></tr>
<tr class="separator:gabd0ae421e447f5a71a67b75513b4af52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b992c57390a5f2155223acd72e7c4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0b992c57390a5f2155223acd72e7c4db">SPII2S_RIGHT_ZC_INT_MASK</a></td></tr>
<tr class="separator:ga0b992c57390a5f2155223acd72e7c4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2478fa310a6b3c3b97635eba0500b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa2478fa310a6b3c3b97635eba0500b2a">SPII2S_LEFT_ZC_INT_MASK</a></td></tr>
<tr class="separator:gaa2478fa310a6b3c3b97635eba0500b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc919e1780ef049f97d3b4def65e05f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">SPI_CLR_UNIT_TRANS_INT_FLAG</a>(spi)</td></tr>
<tr class="memdesc:gafc919e1780ef049f97d3b4def65e05f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the unit transfer interrupt flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">More...</a><br /></td></tr>
<tr class="separator:gafc919e1780ef049f97d3b4def65e05f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">SPI_TRIGGER_RX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger RX PDMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">More...</a><br /></td></tr>
<tr class="separator:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">SPI_TRIGGER_TX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX PDMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">More...</a><br /></td></tr>
<tr class="separator:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf9f37bc4bccc886c2dd5c5b4848d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cf9f37bc4bccc886c2dd5c5b4848d42">SPI_TRIGGER_TX_RX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga5cf9f37bc4bccc886c2dd5c5b4848d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX and RX PDMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cf9f37bc4bccc886c2dd5c5b4848d42">More...</a><br /></td></tr>
<tr class="separator:ga5cf9f37bc4bccc886c2dd5c5b4848d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">SPI_DISABLE_RX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX PDMA transfer.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">More...</a><br /></td></tr>
<tr class="separator:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">SPI_DISABLE_TX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX PDMA transfer.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">More...</a><br /></td></tr>
<tr class="separator:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272ce8ce0ba2f19747c2737fdc003a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga272ce8ce0ba2f19747c2737fdc003a97">SPI_DISABLE_TX_RX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga272ce8ce0ba2f19747c2737fdc003a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX and RX PDMA transfer.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga272ce8ce0ba2f19747c2737fdc003a97">More...</a><br /></td></tr>
<tr class="separator:ga272ce8ce0ba2f19747c2737fdc003a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984898177d313359fdd1fcdc0f4bf193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">SPI_GET_RX_FIFO_COUNT</a>(spi)</td></tr>
<tr class="memdesc:ga984898177d313359fdd1fcdc0f4bf193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the count of available data in RX FIFO.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">More...</a><br /></td></tr>
<tr class="separator:ga984898177d313359fdd1fcdc0f4bf193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">SPI_GET_RX_FIFO_EMPTY_FLAG</a>(spi)</td></tr>
<tr class="memdesc:gaaeb40ca921663b20308a0a841ba7ce73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RX FIFO empty flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">More...</a><br /></td></tr>
<tr class="separator:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">SPI_GET_TX_FIFO_EMPTY_FLAG</a>(spi)</td></tr>
<tr class="memdesc:ga3e0bc926739bf60d35df6a774f06cceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX FIFO empty flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">More...</a><br /></td></tr>
<tr class="separator:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">SPI_GET_TX_FIFO_FULL_FLAG</a>(spi)</td></tr>
<tr class="memdesc:ga5523e2a8d5469337f2ba5605d57d24de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX FIFO full flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">More...</a><br /></td></tr>
<tr class="separator:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">SPI_READ_RX</a>(spi)</td></tr>
<tr class="memdesc:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the datum read from RX register.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">More...</a><br /></td></tr>
<tr class="separator:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93785c2240ec750938f7763dba9a1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">SPI_WRITE_TX</a>(spi,  u32TxData)</td></tr>
<tr class="memdesc:gab93785c2240ec750938f7763dba9a1b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write datum to TX register.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">More...</a><br /></td></tr>
<tr class="separator:gab93785c2240ec750938f7763dba9a1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ec8906a2f6cb016c90a26477062ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ec8906a2f6cb016c90a26477062ee7">SPI_SET_SS_HIGH</a>(spi)</td></tr>
<tr class="memdesc:gae7ec8906a2f6cb016c90a26477062ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIx_SS pin to high state.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ec8906a2f6cb016c90a26477062ee7">More...</a><br /></td></tr>
<tr class="separator:gae7ec8906a2f6cb016c90a26477062ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad16416fcb5b991c9b2bd2737a6c6a90b">SPI_SET_SS_LOW</a>(spi)</td></tr>
<tr class="memdesc:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIx_SS pin to low state.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad16416fcb5b991c9b2bd2737a6c6a90b">More...</a><br /></td></tr>
<tr class="separator:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">SPI_ENABLE_BYTE_REORDER</a>(spi)</td></tr>
<tr class="memdesc:gaa795ff6d2dac96bcc9add693f3446d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Byte Reorder function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">More...</a><br /></td></tr>
<tr class="separator:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">SPI_DISABLE_BYTE_REORDER</a>(spi)</td></tr>
<tr class="memdesc:ga704f049cd3351d0d0f7130a75ca394bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Byte Reorder function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">More...</a><br /></td></tr>
<tr class="separator:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">SPI_SET_SUSPEND_CYCLE</a>(spi,  u32SuspCycle)</td></tr>
<tr class="memdesc:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the length of suspend interval.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">More...</a><br /></td></tr>
<tr class="separator:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950a4385d8641da85456398b268368ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">SPI_SET_LSB_FIRST</a>(spi)</td></tr>
<tr class="memdesc:ga950a4385d8641da85456398b268368ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with LSB first.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">More...</a><br /></td></tr>
<tr class="separator:ga950a4385d8641da85456398b268368ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">SPI_SET_MSB_FIRST</a>(spi)</td></tr>
<tr class="memdesc:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with MSB first.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">More...</a><br /></td></tr>
<tr class="separator:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013418823f990b1205ec04bd6942cc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga013418823f990b1205ec04bd6942cc1e">SPI_SET_DATA_WIDTH</a>(spi,  u32Width)</td></tr>
<tr class="memdesc:ga013418823f990b1205ec04bd6942cc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data width of a SPI transaction.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga013418823f990b1205ec04bd6942cc1e">More...</a><br /></td></tr>
<tr class="separator:ga013418823f990b1205ec04bd6942cc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09ba12aaae1e080cc39237e340dff96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">SPI_IS_BUSY</a>(spi)</td></tr>
<tr class="memdesc:gab09ba12aaae1e080cc39237e340dff96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI busy state.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">More...</a><br /></td></tr>
<tr class="separator:gab09ba12aaae1e080cc39237e340dff96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">SPI_ENABLE</a>(spi)</td></tr>
<tr class="memdesc:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI controller.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">More...</a><br /></td></tr>
<tr class="separator:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a>(spi)</td></tr>
<tr class="memdesc:ga69e66bc02d0327c0ce9565f96f31c599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI controller.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">More...</a><br /></td></tr>
<tr class="separator:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b53a106fc6a0047255b990ddb16a54e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9b53a106fc6a0047255b990ddb16a54e">SPII2S_ENABLE_TXDMA</a>(i2s)</td></tr>
<tr class="memdesc:ga9b53a106fc6a0047255b990ddb16a54e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S TX DMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9b53a106fc6a0047255b990ddb16a54e">More...</a><br /></td></tr>
<tr class="separator:ga9b53a106fc6a0047255b990ddb16a54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8dd6f334adac99c11aef4fa471187a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae8dd6f334adac99c11aef4fa471187a2">SPII2S_DISABLE_TXDMA</a>(i2s)</td></tr>
<tr class="memdesc:gae8dd6f334adac99c11aef4fa471187a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S TX DMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae8dd6f334adac99c11aef4fa471187a2">More...</a><br /></td></tr>
<tr class="separator:gae8dd6f334adac99c11aef4fa471187a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c90c9faaf3ba08f5786bc0a4d69d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga46c90c9faaf3ba08f5786bc0a4d69d95">SPII2S_ENABLE_RXDMA</a>(i2s)</td></tr>
<tr class="memdesc:ga46c90c9faaf3ba08f5786bc0a4d69d95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S RX DMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga46c90c9faaf3ba08f5786bc0a4d69d95">More...</a><br /></td></tr>
<tr class="separator:ga46c90c9faaf3ba08f5786bc0a4d69d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga654e3f2c3e644a97b4df8967d3bc7bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga654e3f2c3e644a97b4df8967d3bc7bab">SPII2S_DISABLE_RXDMA</a>(i2s)</td></tr>
<tr class="memdesc:ga654e3f2c3e644a97b4df8967d3bc7bab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S RX DMA function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga654e3f2c3e644a97b4df8967d3bc7bab">More...</a><br /></td></tr>
<tr class="separator:ga654e3f2c3e644a97b4df8967d3bc7bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a20bc49f7762369103144e698584dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa7a20bc49f7762369103144e698584dd">SPII2S_ENABLE_TX</a>(i2s)</td></tr>
<tr class="memdesc:gaa7a20bc49f7762369103144e698584dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S TX function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa7a20bc49f7762369103144e698584dd">More...</a><br /></td></tr>
<tr class="separator:gaa7a20bc49f7762369103144e698584dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31bc9d7df2f983258d570232fc8c5eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31bc9d7df2f983258d570232fc8c5eee">SPII2S_DISABLE_TX</a>(i2s)</td></tr>
<tr class="memdesc:ga31bc9d7df2f983258d570232fc8c5eee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S TX function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31bc9d7df2f983258d570232fc8c5eee">More...</a><br /></td></tr>
<tr class="separator:ga31bc9d7df2f983258d570232fc8c5eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec513d42ebab1daa3131377599968b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2ec513d42ebab1daa3131377599968b9">SPII2S_ENABLE_RX</a>(i2s)</td></tr>
<tr class="memdesc:ga2ec513d42ebab1daa3131377599968b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S RX function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2ec513d42ebab1daa3131377599968b9">More...</a><br /></td></tr>
<tr class="separator:ga2ec513d42ebab1daa3131377599968b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e666f32bc89e38c6ff1f157c027abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga48e666f32bc89e38c6ff1f157c027abf">SPII2S_DISABLE_RX</a>(i2s)</td></tr>
<tr class="memdesc:ga48e666f32bc89e38c6ff1f157c027abf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S RX function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga48e666f32bc89e38c6ff1f157c027abf">More...</a><br /></td></tr>
<tr class="separator:ga48e666f32bc89e38c6ff1f157c027abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209e632be224bb36f4ebddf8b8ea7ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga209e632be224bb36f4ebddf8b8ea7ebc">SPII2S_ENABLE_TX_MUTE</a>(i2s)</td></tr>
<tr class="memdesc:ga209e632be224bb36f4ebddf8b8ea7ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TX Mute function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga209e632be224bb36f4ebddf8b8ea7ebc">More...</a><br /></td></tr>
<tr class="separator:ga209e632be224bb36f4ebddf8b8ea7ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f86c331d7bbb696b21fe482f9b5d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga79f86c331d7bbb696b21fe482f9b5d9b">SPII2S_DISABLE_TX_MUTE</a>(i2s)</td></tr>
<tr class="memdesc:ga79f86c331d7bbb696b21fe482f9b5d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX Mute function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga79f86c331d7bbb696b21fe482f9b5d9b">More...</a><br /></td></tr>
<tr class="separator:ga79f86c331d7bbb696b21fe482f9b5d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645153c89cb0a905cd57401045dc3b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga645153c89cb0a905cd57401045dc3b19">SPII2S_CLR_TX_FIFO</a>(i2s)</td></tr>
<tr class="memdesc:ga645153c89cb0a905cd57401045dc3b19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear TX FIFO.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga645153c89cb0a905cd57401045dc3b19">More...</a><br /></td></tr>
<tr class="separator:ga645153c89cb0a905cd57401045dc3b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc949a7b6ddcf075e35010600a04be1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc949a7b6ddcf075e35010600a04be1d">SPII2S_CLR_RX_FIFO</a>(i2s)</td></tr>
<tr class="memdesc:gabc949a7b6ddcf075e35010600a04be1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RX FIFO.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc949a7b6ddcf075e35010600a04be1d">More...</a><br /></td></tr>
<tr class="separator:gabc949a7b6ddcf075e35010600a04be1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc647ed5c70c428c3e888068a423d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0cc647ed5c70c428c3e888068a423d76">SPII2S_WRITE_TX_FIFO</a>(i2s,  u32Data)</td></tr>
<tr class="memdesc:ga0cc647ed5c70c428c3e888068a423d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data to I2S TX FIFO.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0cc647ed5c70c428c3e888068a423d76">More...</a><br /></td></tr>
<tr class="separator:ga0cc647ed5c70c428c3e888068a423d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0053be89c615d4da91d8ce446625d092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0053be89c615d4da91d8ce446625d092">SPII2S_READ_RX_FIFO</a>(i2s)</td></tr>
<tr class="memdesc:ga0053be89c615d4da91d8ce446625d092"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RX FIFO.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0053be89c615d4da91d8ce446625d092">More...</a><br /></td></tr>
<tr class="separator:ga0053be89c615d4da91d8ce446625d092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3bf0f47e63ab104a85f15c1a464508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0a3bf0f47e63ab104a85f15c1a464508">SPII2S_GET_INT_FLAG</a>(i2s,  u32Mask)</td></tr>
<tr class="memdesc:ga0a3bf0f47e63ab104a85f15c1a464508"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the interrupt flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0a3bf0f47e63ab104a85f15c1a464508">More...</a><br /></td></tr>
<tr class="separator:ga0a3bf0f47e63ab104a85f15c1a464508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58354827f4e5b8d1675cf3f023b5d4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58354827f4e5b8d1675cf3f023b5d4b3">SPII2S_CLR_INT_FLAG</a>(i2s,  u32Mask)</td></tr>
<tr class="memdesc:ga58354827f4e5b8d1675cf3f023b5d4b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the interrupt flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58354827f4e5b8d1675cf3f023b5d4b3">More...</a><br /></td></tr>
<tr class="separator:ga58354827f4e5b8d1675cf3f023b5d4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4562464a87f0857ab537994c3753ba62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4562464a87f0857ab537994c3753ba62">SPII2S_GET_TX_FIFO_LEVEL</a>(i2s)</td></tr>
<tr class="memdesc:ga4562464a87f0857ab537994c3753ba62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get transmit FIFO level.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4562464a87f0857ab537994c3753ba62">More...</a><br /></td></tr>
<tr class="separator:ga4562464a87f0857ab537994c3753ba62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de1857402eb2cc9d91fc4a4d5dbf0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9de1857402eb2cc9d91fc4a4d5dbf0af">SPII2S_GET_RX_FIFO_LEVEL</a>(i2s)</td></tr>
<tr class="memdesc:ga9de1857402eb2cc9d91fc4a4d5dbf0af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get receive FIFO level.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9de1857402eb2cc9d91fc4a4d5dbf0af">More...</a><br /></td></tr>
<tr class="separator:ga9de1857402eb2cc9d91fc4a4d5dbf0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf846ae792b321135f3db02d79f12593d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf846ae792b321135f3db02d79f12593d">SPII2S_ENABLE_TX_ZCD</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32ChMask)</td></tr>
<tr class="memdesc:gaf846ae792b321135f3db02d79f12593d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable zero cross detection function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf846ae792b321135f3db02d79f12593d">More...</a><br /></td></tr>
<tr class="separator:gaf846ae792b321135f3db02d79f12593d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050c9515e962b858f07818796cdda440"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga050c9515e962b858f07818796cdda440">SPII2S_DISABLE_TX_ZCD</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32ChMask)</td></tr>
<tr class="memdesc:ga050c9515e962b858f07818796cdda440"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable zero cross detection function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga050c9515e962b858f07818796cdda440">More...</a><br /></td></tr>
<tr class="separator:ga050c9515e962b858f07818796cdda440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb218296ade22e03e2233c3836599220"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacb218296ade22e03e2233c3836599220">SPII2S_SET_MONO_RX_CHANNEL</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Ch)</td></tr>
<tr class="memdesc:gacb218296ade22e03e2233c3836599220"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the recording source channel when mono mode is used.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacb218296ade22e03e2233c3836599220">More...</a><br /></td></tr>
<tr class="separator:gacb218296ade22e03e2233c3836599220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad923655d26fb14da88c61d4ed0125c44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:gad923655d26fb14da88c61d4ed0125c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function make SPI module be ready to transfer.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">More...</a><br /></td></tr>
<tr class="separator:gad923655d26fb14da88c61d4ed0125c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI controller.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">More...</a><br /></td></tr>
<tr class="separator:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59c481764af06e5512f4416a91c5da2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae59c481764af06e5512f4416a91c5da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RX FIFO buffer.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">More...</a><br /></td></tr>
<tr class="separator:gae59c481764af06e5512f4416a91c5da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25325aceb6a6ed417055225aff01b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gad1c25325aceb6a6ed417055225aff01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear TX FIFO buffer.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">More...</a><br /></td></tr>
<tr class="separator:gad1c25325aceb6a6ed417055225aff01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the automatic slave selection function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">More...</a><br /></td></tr>
<tr class="separator:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b31f9a751c6e784ad0022bc9155153"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</td></tr>
<tr class="memdesc:ga55b31f9a751c6e784ad0022bc9155153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the automatic slave selection function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">More...</a><br /></td></tr>
<tr class="separator:ga55b31f9a751c6e784ad0022bc9155153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI bus clock.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">More...</a><br /></td></tr>
<tr class="separator:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50388ee5b14b42bceda88c2389fc335"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">SPI_SetFIFO</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:gaa50388ee5b14b42bceda88c2389fc335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FIFO threshold setting.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">More...</a><br /></td></tr>
<tr class="separator:gaa50388ee5b14b42bceda88c2389fc335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a43e332cf4de4b416980eeab502d07"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae3a43e332cf4de4b416980eeab502d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual frequency of SPI bus clock. Only available in Master mode.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">More...</a><br /></td></tr>
<tr class="separator:gae3a43e332cf4de4b416980eeab502d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">More...</a><br /></td></tr>
<tr class="separator:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">More...</a><br /></td></tr>
<tr class="separator:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">SPI_GetIntFlag</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get interrupt flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">More...</a><br /></td></tr>
<tr class="separator:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga650564b1befc6ce3efcfcd255cbb143e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">SPI_ClearIntFlag</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga650564b1befc6ce3efcfcd255cbb143e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear interrupt flag.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">More...</a><br /></td></tr>
<tr class="separator:ga650564b1befc6ce3efcfcd255cbb143e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4350275013b1125563e4d8c39a5739"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">SPI_GetStatus</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gabd4350275013b1125563e4d8c39a5739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI status.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">More...</a><br /></td></tr>
<tr class="separator:gabd4350275013b1125563e4d8c39a5739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001c0bde145013ecd2d855a19f0bc4ee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga001c0bde145013ecd2d855a19f0bc4ee">SPII2S_Open</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32MasterSlave, uint32_t u32SampleRate, uint32_t u32WordWidth, uint32_t u32Channels, uint32_t u32DataFormat)</td></tr>
<tr class="memdesc:ga001c0bde145013ecd2d855a19f0bc4ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures some parameters of I2S interface for general purpose use.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga001c0bde145013ecd2d855a19f0bc4ee">More...</a><br /></td></tr>
<tr class="separator:ga001c0bde145013ecd2d855a19f0bc4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e15a2ed089d748766240f1a71ae66d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0e15a2ed089d748766240f1a71ae66d6">SPII2S_Close</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s)</td></tr>
<tr class="memdesc:ga0e15a2ed089d748766240f1a71ae66d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0e15a2ed089d748766240f1a71ae66d6">More...</a><br /></td></tr>
<tr class="separator:ga0e15a2ed089d748766240f1a71ae66d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256a836298670e06beafb128fb31adef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga256a836298670e06beafb128fb31adef">SPII2S_EnableInt</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga256a836298670e06beafb128fb31adef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga256a836298670e06beafb128fb31adef">More...</a><br /></td></tr>
<tr class="separator:ga256a836298670e06beafb128fb31adef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc08a95a9d913e5da530fb306ca275b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc08a95a9d913e5da530fb306ca275b0">SPII2S_DisableInt</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gabc08a95a9d913e5da530fb306ca275b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt function.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc08a95a9d913e5da530fb306ca275b0">More...</a><br /></td></tr>
<tr class="separator:gabc08a95a9d913e5da530fb306ca275b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c7876531bbc5c0bb193530965540e6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10c7876531bbc5c0bb193530965540e6">SPII2S_EnableMCLK</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga10c7876531bbc5c0bb193530965540e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable master clock (MCLK).  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10c7876531bbc5c0bb193530965540e6">More...</a><br /></td></tr>
<tr class="separator:ga10c7876531bbc5c0bb193530965540e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d8b8b82860abef8d23aaa20acfd888"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12d8b8b82860abef8d23aaa20acfd888">SPII2S_DisableMCLK</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s)</td></tr>
<tr class="memdesc:ga12d8b8b82860abef8d23aaa20acfd888"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable master clock (MCLK).  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12d8b8b82860abef8d23aaa20acfd888">More...</a><br /></td></tr>
<tr class="separator:ga12d8b8b82860abef8d23aaa20acfd888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae272ac8df329a268ce302f760dae15c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae272ac8df329a268ce302f760dae15c3">SPII2S_SetFIFO</a> (<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:gae272ac8df329a268ce302f760dae15c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FIFO threshold setting.  <a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae272ac8df329a268ce302f760dae15c3">More...</a><br /></td></tr>
<tr class="separator:gae272ac8df329a268ce302f760dae15c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >M480 series SPI driver header file. </p>
<dl class="section version"><dt>Version</dt><dd>V3.00</dd></dl>
<p>SPDX-License-Identifier: Apache-2.0 </p><dl class="section copyright"><dt>Copyright</dt><dd>(C) 2016-2020 Nuvoton Technology Corp. All rights reserved. </dd></dl>

<p class="definition">Definition in file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:21 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
