# vsim -c proc_hier_pbench -lib __work 
# Start time: 13:42:11 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetchInstruction
# Loading __work.register_16bits
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.mux2_1_16b
# Loading __work.memStateMachine_Set
# Loading __work.waySelect
# Loading __work.dffe
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.invalidOpCode
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nand2
# Loading __work.nand3
# Loading __work.IF_ID_Latch
# Loading __work.decodeInstruction
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.signExt16_5
# Loading __work.signExt16_8
# Loading __work.signExt16_11
# Loading __work.zeroExt16_8
# Loading __work.zeroExt16_5
# Loading __work.Hazard_Detector
# Loading __work.ID_EX_Latch
# Loading __work.forwarding
# Loading __work.executeInstruction
# Loading __work.mux4_1
# Loading __work.mux2_1
# Loading __work.branchControlLogic
# Loading __work.jumpControlLogic
# Loading __work.alu
# Loading __work.leftRotate
# Loading __work.rightRotate
# Loading __work.leftShift
# Loading __work.rightShift
# Loading __work.bitRotate
# Loading __work.EX_MEM_Latch
# Loading __work.memoryReadWrite
# Loading __work.MEM_WB_Latch
# Loading __work.writebackOutput
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 13:42:12 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
