Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 08:59:49 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_40_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 Delay1No23_instance/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 1.031ns (32.320%)  route 2.159ns (67.680%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 5.836 - 4.000 ) 
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.399ns (routing 0.338ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.309ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=8909, routed)        1.399     2.350    Delay1No23_instance/clk_IBUF_BUFG
    SLICE_X141Y430       FDCE                                         r  Delay1No23_instance/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y430       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.428 r  Delay1No23_instance/Y_reg[3]/Q
                         net (fo=4, routed)           0.487     2.915    Delay1No22_instance/Y_reg[33]_0[3]
    SLICE_X128Y448       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     3.015 r  Delay1No22_instance/geqOp_carry_i_15__6/O
                         net (fo=1, routed)           0.016     3.031    Sum13_0_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X128Y448       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.221 r  Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.247    Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X128Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.262 r  Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.052     3.314    Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y450       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.366 r  Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.499     3.865    Delay1No23_instance/CO[0]
    SLICE_X125Y451       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110     3.975 r  Delay1No23_instance/shiftedFracY_d1[12]_i_4__6/O
                         net (fo=3, routed)           0.196     4.171    Delay1No22_instance/Y_reg[23]_0[0]
    SLICE_X126Y452       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.323 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9__6/O
                         net (fo=3, routed)           0.058     4.381    Delay1No22_instance/shiftedFracY_d1[32]_i_9__6_n_0
    SLICE_X126Y452       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     4.504 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3__6/O
                         net (fo=34, routed)          0.208     4.712    Delay1No23_instance/shiftVal__5[0]
    SLICE_X126Y448       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     4.837 r  Delay1No23_instance/shiftedFracY_d1[34]_i_2__6/O
                         net (fo=4, routed)           0.364     5.201    Delay1No23_instance/Sum13_0_impl_instance/level2[11]
    SLICE_X123Y453       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.236 r  Delay1No23_instance/shiftedFracY_d1[30]_i_3__6/O
                         net (fo=2, routed)           0.181     5.417    Delay1No22_instance/Y_reg[26]_0[7]
    SLICE_X122Y451       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     5.468 r  Delay1No22_instance/shiftedFracY_d1[30]_i_1__6/O
                         net (fo=1, routed)           0.072     5.540    Sum13_0_impl_instance/FPAddSubOp_instance/D[19]
    SLICE_X122Y451       FDRE                                         r  Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=8909, routed)        1.176     5.836    Sum13_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X122Y451       FDRE                                         r  Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.370     6.206    
                         clock uncertainty           -0.035     6.171    
    SLICE_X122Y451       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.196    Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.196    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  0.656    




