# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_16bits.vhd" \
"../../../../Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_1bit.vhd" \
"../../../../Subtractor_28bits.srcs/sources_1/new/Adder_Unsigned_28bits.vhd" \
"../../../../Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_4bits.vhd" \
"../../../../Subtractor_28bits.srcs/sources_1/imports/Multiplier_28bits/Adder_Unsigned_8bits.vhd" \
"../../../../Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Negate_28bits.vhd" \
"../../../../Subtractor_28bits.srcs/sources_1/imports/imports/vhdl code/Subtractor_28bits.vhd" \
"../../../../Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_28bits.vhd" \
"../../../../Subtractor_28bits.srcs/sources_1/imports/imports/new/Twos_Complement_Inv_28bits.vhd" \
"../../../../Subtractor_28bits.srcs/sim_1/new/Subtractor_28bits_tb.vhd" \

# Do not sort compile order
nosort
