{
 "builder": {
  "_version": "2021.1",
  "_modelsim_ini": {
   "name": "d:\\GitHub\\signal_processing_components\\_hdl_checker\\modelsim.ini",
   "__class__": "Path"
  },
  "_logger": "hdl_checker.builders.msim",
  "_work_folder": "d:\\GitHub\\signal_processing_components\\_hdl_checker",
  "_builtin_libraries": [
   {
    "name": "verilog",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiAvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "modelsim_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "flps_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiUPF",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std_developerskit",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "osvvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiOvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mc2_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiRnm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vhdlopt_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vital2000",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sv_std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee_env",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "infact",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "floatfixlib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vh_ux01v_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiUvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "synopsys",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiPA",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mgc_ams",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [
   {
    "name": "work",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "MSim"
 },
 "config_file": [
  {
   "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\hdl_checker_project_pid24008_wrczdsjj.json",
   "__class__": "Path"
  },
  1719738192.4691486,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_Filter.vhd",
     "__class__": "Path"
    },
    "mtime": 1719738602.1869676,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "FIR_PKG",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "NUMERIC_STD",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_PKG.vhd",
     "__class__": "Path"
    },
    "mtime": 1719738170.8606453,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_PKG.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "FIR_PKG",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_PKG.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_PKG.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\IIR_Filter.vhd",
     "__class__": "Path"
    },
    "mtime": 1719653260.2779634,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\IIR_Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\IIR_Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\complex_multiplier\\complex_multiplier.vhd",
     "__class__": "Path"
    },
    "mtime": 1719674874.8345146,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\complex_multiplier\\complex_multiplier.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\complex_multiplier\\complex_multiplier.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\sqrt\\sqrt.vhd",
     "__class__": "Path"
    },
    "mtime": 1719656253.139202,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\sqrt\\sqrt.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\sqrt\\sqrt.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "NUMERIC_STD",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\logarithm\\logarithm.vhd",
     "__class__": "Path"
    },
    "mtime": 1719654614.6511035,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\logarithm\\logarithm.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "NUMERIC_STD",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\logarithm\\logarithm.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "conv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\logarithm\\logarithm.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\moving_average_filter\\moving_average_filter.vhd",
     "__class__": "Path"
    },
    "mtime": 1719655995.3265736,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\moving_average_filter\\moving_average_filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\moving_average_filter\\moving_average_filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "NUMERIC_STD",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\logarithm\\logarithm_tb.sv",
     "__class__": "Path"
    },
    "mtime": 1719654685.7794816,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\IIR_filter_tb.sv",
     "__class__": "Path"
    },
    "mtime": 1719654248.452976,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\Neural_Network_Feedforward\\NNFF.vhd",
     "__class__": "Path"
    },
    "mtime": 1719655060.1382642,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\Neural_Network_Feedforward\\NNFF.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_arith",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        12,
        4
       ],
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\Neural_Network_Feedforward\\NNFF.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        11,
        4
       ],
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\Neural_Network_Feedforward\\NNFF.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "neural_net_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\median_filter\\median_filter.vhd",
     "__class__": "Path"
    },
    "mtime": 1719656202.4988759,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\median_filter\\median_filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "NUMERIC_STD",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\median_filter\\median_filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\floatingpoint_adder\\floatingpoint_adder.vhd",
     "__class__": "Path"
    },
    "mtime": 1719655690.5098636,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\floatingpoint_adder\\floatingpoint_adder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "NUMERIC_STD",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\floatingpoint_adder\\floatingpoint_adder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_filter_tb.sv",
     "__class__": "Path"
    },
    "mtime": 1719652963.6521313,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\complex_multiplier\\complex_multiplier_tb.sv",
     "__class__": "Path"
    },
    "mtime": 1719715964.2345512,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\GitHub\\signal_processing_components\\floatingpoint_multiplier\\floatingpoint_multiplier.vhd",
     "__class__": "Path"
    },
    "mtime": 1719655762.6209013,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\floatingpoint_multiplier\\floatingpoint_multiplier.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "STD_LOGIC_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\GitHub\\signal_processing_components\\floatingpoint_multiplier\\floatingpoint_multiplier.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "NUMERIC_STD",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpboj6bav3.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpc5azyntn.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmplhn3fmp0.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp5_7gjowp.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpy1ts4rbh.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpky4ujsuy.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpz7lfxa6t.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpg5_cp4fa.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp68aq4zdh.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpu9fwvlqx.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmplrjhnmzc.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpsbdl7v0h.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpzjzkdo3x.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpa0qwk_9u.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpza0x6vid.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmptlkt3nwy.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpnku0s7gq.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpfij70aml.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpl4faajgj.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpg6aa3nl2.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp4wmpkmk5.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp4kp8xzrw.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp6n56d36x.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpz0zfcqyk.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmparsg2bnk.vhd",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\signal_processing_components\\complex_multiplier\\complex-multiplier.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpk4lpgz6d.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp1skb5b_y.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp2_shov_b.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp88kmq854.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpn42r5pk_.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpa1apmyhm.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpbezsrz97.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp6c2sum2f.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpsakwzvl5.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp_8glxqbc.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpe8c9j9hl.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpbv7y9r6g.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpojeo5tom.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpgdbdq6fo.vhd",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_Filter.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpoifj9srh.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpq5ior1qd.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpq7quws69.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp3d849y4i.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp36bgeu3c.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp_dh6eg5y.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp8zhyt_lg.vhd",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\signal_processing_components\\complex_multiplier\\complex_multiplier.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpoo7lq_10.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp99nk0hl6.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpytfp0ju6.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp1vpv8vya.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpidlshd5g.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpcszh03o1.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpmu1qy_ow.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpqnrhushw.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpf_5wqds0.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp7u5p_m4y.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpt2qgvjub.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpn7hwer6c.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpd1attjdr.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp8v34_nqy.vhd",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_filter_tb.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpkrwrxx4f.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpkhwgiu12.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpijbdsg7k.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpbonx_kt6.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpoai4953s.vhd",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_PKG.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpnmx3tju8.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp5curfj3s.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp1mu9_ypt.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpskjszqh8.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpksfwv6yz.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpxhew5u9b.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpa0fjrcva.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpc6tz9vm6.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp8h7zkb98.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp_xj2abps.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpwd8cg_kz.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpbskgo0r6.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpqhibwf_k.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp5t_sa5lx.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmplgzhcica.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpkve8_nm4.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp8egh91p2.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpfj_jp9rx.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpju7z535t.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpmzyzse72.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpdv0jdo6q.vhd",
    "__class__": "Path"
   },
   {
    "name": "d:\\GitHub\\signal_processing_components\\complex_multiplier\\complex_multiplier_tb.sv",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp9ovrkogx.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmptqay5m8v.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmppenci31x.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpvzzith4w.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp8n9stcn9.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp5acitbl3.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp3ewxvrb8.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpbcjq1evm.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmphp9kiamk.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpsu3_tq2g.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpliy382u0.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp40hqs8p_.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmps0e4vzxm.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpua61a53z.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp0araqji8.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp6z9bsoou.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp7sbqr7ne.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp_ff44bt8.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp2yk_vobw.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp0fcsyrke.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp4hbtck77.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp_9badull.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpl58fgxak.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpe8zeyb13.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp0hijg2z6.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpci577pxf.vhd",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpy0vgv5p9.vhd",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp2aor4gye.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "logic",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12,
      35
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\Neural_Network_Feedforward\\NNFF.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "neural_net_types",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_Filter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fir_filter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpvtlpjrci.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp3ii7sjr4.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmprx3mx_ye.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmplelk7nz8.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_complex_multiplier",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16,
      39
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpm2czbgm_.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpr08t680o.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_complex_multiplier",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\FIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_fir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\IIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_iir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\FIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "logic",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12,
      35
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp2aor4gye.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16,
      39
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpu5niir4m.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpui_jsf93.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpfqeps_bo.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\sqrt\\sqrt.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SqrtCalculator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpopcnwed7.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp36a2jnw9.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_PKG.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "FIR_PKG",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp_g4eoj3a.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\IIR_Filter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "iir_filter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp75zbxwgk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_complex_multiplier",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp1yfh69y0.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\FIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16,
      39
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter copy\\FIR_Filter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fir_filter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpv_ta4y76.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpb2ouiqq5.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\complex_multiplier\\complex_multiplier.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\complex_multiplier\\complex_multiplier_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpcd98y_sm.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_complex_multiplier",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\logarithm\\logarithm_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_fixedpoint_log_calc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp5c6ov6pa.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpxr9ifsxt.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_complex_multiplier",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpvbzpvb2r.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\Neural_Network_Feedforward\\NNFF.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "neural_net",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      15,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_fir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\median_filter\\median_filter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "MedianFilter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpdg518zl4.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp2xcvbv0x.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpd371qsot.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\FIR_Filter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fir_filter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpwacbiuxv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_complex_multiplier",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp2aor4gye.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_fir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp5axl3glk.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\logarithm\\logarithm.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fixedpoint_log_calc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpx3kpl6hy.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_iir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\moving_average_filter\\moving_average_filter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "MovingAverageFilter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\floatingpoint_adder\\floatingpoint_adder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "FloatingPointAdder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "logic",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12,
      35
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp12ihmf9w.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpzdct75eg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp7krw4gg1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\floatingpoint_multiplier\\floatingpoint_multiplier.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "FloatingPointMultiplier",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}