0,test_designs/always02.v.out,4,38,3,6,0,0,0,2
1,vtr_designs/verilog/LU32PEEng.v.out,17120,336366,6565,187642,9,33548,0,13859
2,vtr_designs/verilog/LU64PEEng.v.out,32760,660463,12389,369287,9,74576,0,26507
3,vtr_designs/verilog/LU8PEEng.v.out,5382,92774,2197,51032,9,6788,0,4357
4,vtr_designs/verilog/and_latch.v.out,5,5,4,4,0,0,0,2
5,vtr_designs/verilog/arm_core.v.out,3357,42040,1102,20390,16,305152,0,2878
6,vtr_designs/verilog/bgm.v.out,53143,115194,6303,54923,0,0,0,50892
7,vtr_designs/verilog/blob_merge.v.out,1797,9110,161,2085,0,0,0,1768
8,vtr_designs/verilog/boundtop.v.out,2547,12628,715,7290,1,320,0,2137
9,vtr_designs/verilog/ch_intrinsics.v.out,82,747,38,573,1,40,0,64
10,vtr_designs/verilog/diffeq1.v.out,36,842,15,387,0,0,0,29
11,vtr_designs/verilog/diffeq2.v.out,17,451,8,194,0,0,0,13
12,vtr_designs/verilog/koios/attention_layer.v.out,5822,231931,2730,65784,6,108544,0,4903
13,vtr_designs/verilog/koios/bnn.v.out,11734,153967,11464,153697,0,0,0,7865
14,vtr_designs/verilog/koios/clstm_like.large.v.out,169938,2522379,137582,2068519,56,102276,0,71912
15,vtr_designs/verilog/koios/clstm_like.medium.v.out,117077,1743007,95198,1433191,38,69984,0,48911
16,vtr_designs/verilog/koios/clstm_like.small.v.out,64216,963623,52814,797857,20,36720,0,25910
17,vtr_designs/verilog/koios/conv_layer.v.out,7650,116583,5249,87204,14,229376,0,4392
18,vtr_designs/verilog/koios/conv_layer_hls.v.out,8609,103001,5711,92555,21,9984,0,5103
19,vtr_designs/verilog/koios/dla_like.medium.v.out,59205,960350,41053,629719,336,36096,0,35815
20,vtr_designs/verilog/koios/dla_like.small.v.out,23581,385624,15337,243480,96,12096,0,14923
21,vtr_designs/verilog/koios/eltwise_layer.v.out,16179,151428,10722,111299,18,294912,0,10071
22,vtr_designs/verilog/koios/gemm_layer.v.out,170031,1592804,95585,1209011,0,0,0,143788
23,vtr_designs/verilog/koios/lstm.v.out,18643,408125,12261,303929,13,778240,0,15957
24,vtr_designs/verilog/koios/reduction_layer.v.out,1988,39979,1311,30640,1,65536,0,1327
25,vtr_designs/verilog/koios/softmax.v.out,16892,126151,10628,95382,0,0,0,10901
26,vtr_designs/verilog/koios/spmv.v.out,13935,65715,7908,40492,229,234240,0,9013
27,vtr_designs/verilog/koios/test.v.out,176,2502,154,1906,0,0,0,68
28,vtr_designs/verilog/koios/tiny_darknet_like.medium.v.out,216648,1572385,144988,1241436,629,51074912,0,126996
29,vtr_designs/verilog/koios/tiny_darknet_like.small.v.out,63929,463452,42771,369669,156,50585920,0,37336
30,vtr_designs/verilog/koios/tpu_like.medium.v.out,38478,386427,32382,318961,2,16384,0,16920
31,vtr_designs/verilog/koios/tpu_like.small.v.out,10815,107209,8414,85473,2,16384,0,5304
32,vtr_designs/verilog/mcml.v.out,11823,358449,10050,317148,10,3616,0,5699
33,vtr_designs/verilog/mkDelayWorker32B.v.out,2100,38523,1238,29389,9,7781,0,1395
34,vtr_designs/verilog/mkPktMerge.v.out,459,9878,223,6840,3,1836,0,318
35,vtr_designs/verilog/mkSMAdapter4B.v.out,1355,8415,834,6877,3,607,0,899
36,vtr_designs/verilog/multiclock_output_and_latch.v.out,19,53,15,18,0,0,0,7
37,vtr_designs/verilog/multiclock_reader_writer.v.out,27,100,7,18,0,0,0,27
38,vtr_designs/verilog/multiclock_separate_and_latch.v.out,15,18,13,16,0,0,0,4
39,vtr_designs/verilog/or1200.v.out,1279,11924,567,6634,2,320,0,932
40,vtr_designs/verilog/raygentop.v.out,1853,9675,539,6114,1,168,0,1559
41,vtr_designs/verilog/sha.v.out,251,3527,48,1376,0,0,0,246
42,vtr_designs/verilog/single_ff.v.out,3,3,3,3,0,0,0,1
43,vtr_designs/verilog/single_wire.v.out,2,2,2,2,0,0,0,0
44,vtr_designs/verilog/spree.v.out,1114,7376,587,5470,4,960,0,679
45,vtr_designs/verilog/stereovision0.v.out,3960,31478,3389,26813,0,0,0,2374
46,vtr_designs/verilog/stereovision1.v.out,4583,40610,3241,28070,0,0,0,2709
47,vtr_designs/verilog/stereovision2.v.out,3134,57735,1969,30601,0,0,0,2314
48,vtr_designs/verilog/stereovision3.v.out,266,641,33,181,0,0,0,256
49,yosys_designs/asicworld/code_hdl_models_GrayCounter.v.out,7,46,5,11,0,0,0,4
50,yosys_designs/asicworld/code_hdl_models_arbiter.v.out,109,111,23,25,0,0,0,98
51,yosys_designs/asicworld/code_hdl_models_cam.v.out,1027,3105,8,308,0,0,0,1023
52,yosys_designs/asicworld/code_hdl_models_clk_div.v.out,5,5,4,4,0,0,0,2
53,yosys_designs/asicworld/code_hdl_models_clk_div_45.v.out,27,95,7,13,0,0,0,25
54,yosys_designs/asicworld/code_hdl_models_d_ff_gates.v.out,20,20,13,13,0,0,0,18
55,yosys_designs/asicworld/code_hdl_models_d_latch_gates.v.out,11,11,7,7,0,0,0,9
56,yosys_designs/asicworld/code_hdl_models_decoder_2to4_gates.v.out,8,8,8,8,0,0,0,6
57,yosys_designs/asicworld/code_hdl_models_decoder_using_assign.v.out,5,85,3,21,0,0,0,2
58,yosys_designs/asicworld/code_hdl_models_decoder_using_case.v.out,20,53,3,21,0,0,0,18
59,yosys_designs/asicworld/code_hdl_models_dff_async_reset.v.out,4,4,4,4,0,0,0,1
60,yosys_designs/asicworld/code_hdl_models_dff_sync_reset.v.out,4,4,4,4,0,0,0,1
61,yosys_designs/asicworld/code_hdl_models_encoder_4to2_gates.v.out,5,6,5,6,0,0,0,2
62,yosys_designs/asicworld/code_hdl_models_encoder_using_case.v.out,19,40,3,21,0,0,0,17
63,yosys_designs/asicworld/code_hdl_models_encoder_using_if.v.out,33,96,3,21,0,0,0,31
64,yosys_designs/asicworld/code_hdl_models_full_adder_gates.v.out,10,10,8,8,0,0,0,7
65,yosys_designs/asicworld/code_hdl_models_full_subtracter_gates.v.out,10,10,9,9,0,0,0,5
66,yosys_designs/asicworld/code_hdl_models_gray_counter.v.out,6,51,5,19,0,0,0,9
67,yosys_designs/asicworld/code_hdl_models_half_adder_gates.v.out,4,4,4,4,0,0,0,2
68,yosys_designs/asicworld/code_hdl_models_lfsr.v.out,6,13,5,12,0,0,0,3
69,yosys_designs/asicworld/code_hdl_models_lfsr_updown.v.out,15,43,6,13,0,0,0,11
70,yosys_designs/asicworld/code_hdl_models_mux_2to1_gates.v.out,7,7,7,7,0,0,0,4
71,yosys_designs/asicworld/code_hdl_models_mux_using_assign.v.out,4,4,4,4,0,0,0,1
72,yosys_designs/asicworld/code_hdl_models_mux_using_case.v.out,5,5,4,4,0,0,0,2
73,yosys_designs/asicworld/code_hdl_models_mux_using_if.v.out,4,4,4,4,0,0,0,1
74,yosys_designs/asicworld/code_hdl_models_one_hot_cnt.v.out,4,11,4,11,0,0,0,1
75,yosys_designs/asicworld/code_hdl_models_parallel_crc.v.out,23,90,8,60,0,0,0,28
76,yosys_designs/asicworld/code_hdl_models_parity_using_assign.v.out,8,15,2,9,0,0,0,7
77,yosys_designs/asicworld/code_hdl_models_parity_using_bitwise.v.out,2,9,2,9,0,0,0,1
78,yosys_designs/asicworld/code_hdl_models_parity_using_function.v.out,9,47,3,41,0,0,0,7
79,yosys_designs/asicworld/code_hdl_models_pri_encoder_using_assign.v.out,34,548,3,21,0,0,0,31
80,yosys_designs/asicworld/code_hdl_models_rom_using_case.v.out,24,34,4,14,0,0,0,21
81,yosys_designs/asicworld/code_hdl_models_serial_crc.v.out,28,58,7,37,0,0,0,22
82,yosys_designs/asicworld/code_hdl_models_tff_async_reset.v.out,5,5,4,4,0,0,0,2
83,yosys_designs/asicworld/code_hdl_models_tff_sync_reset.v.out,5,5,4,4,0,0,0,2
84,yosys_designs/asicworld/code_hdl_models_uart.v.out,86,340,22,59,0,0,0,76
85,yosys_designs/asicworld/code_hdl_models_up_counter.v.out,5,43,4,11,0,0,0,2
86,yosys_designs/asicworld/code_hdl_models_up_counter_load.v.out,10,69,6,20,0,0,0,5
87,yosys_designs/asicworld/code_hdl_models_up_down_counter.v.out,7,83,4,11,0,0,0,4
88,yosys_designs/asicworld/code_specman_switch_fabric.v.out,9,23,6,20,0,0,0,5
89,yosys_designs/asicworld/code_tidbits_asyn_reset.v.out,4,4,4,4,0,0,0,1
90,yosys_designs/asicworld/code_tidbits_blocking.v.out,4,4,4,4,0,0,0,1
91,yosys_designs/asicworld/code_tidbits_fsm_using_always.v.out,16,26,8,12,0,0,0,12
92,yosys_designs/asicworld/code_tidbits_fsm_using_function.v.out,20,34,12,20,0,0,0,12
93,yosys_designs/asicworld/code_tidbits_fsm_using_single_always.v.out,30,40,7,9,0,0,0,26
94,yosys_designs/asicworld/code_tidbits_nonblocking.v.out,4,4,4,4,0,0,0,2
95,yosys_designs/asicworld/code_tidbits_reg_combo_example.v.out,3,3,3,3,0,0,0,1
96,yosys_designs/asicworld/code_tidbits_reg_seq_example.v.out,4,4,4,4,0,0,0,1
97,yosys_designs/asicworld/code_tidbits_syn_reset.v.out,4,4,4,4,0,0,0,1
98,yosys_designs/asicworld/code_tidbits_wire_example.v.out,3,3,3,3,0,0,0,1
99,yosys_designs/asicworld/code_verilog_tutorial_addbit.v.out,6,7,5,5,0,0,0,2
100,yosys_designs/asicworld/code_verilog_tutorial_bus_con.v.out,3,16,3,16,0,0,0,0
101,yosys_designs/asicworld/code_verilog_tutorial_comment.v.out,5,5,5,5,0,0,0,0
102,yosys_designs/asicworld/code_verilog_tutorial_counter.v.out,5,39,4,7,0,0,0,2
103,yosys_designs/asicworld/code_verilog_tutorial_d_ff.v.out,5,5,4,4,0,0,0,3
104,yosys_designs/asicworld/code_verilog_tutorial_decoder.v.out,17,75,2,11,0,0,0,16
105,yosys_designs/asicworld/code_verilog_tutorial_decoder_always.v.out,9,18,2,11,0,0,0,8
106,yosys_designs/asicworld/code_verilog_tutorial_explicit.v.out,7,7,6,6,0,0,0,3
107,yosys_designs/asicworld/code_verilog_tutorial_first_counter.v.out,5,39,4,7,0,0,0,2
108,yosys_designs/asicworld/code_verilog_tutorial_flip_flop.v.out,4,4,4,4,0,0,0,1
109,yosys_designs/asicworld/code_verilog_tutorial_fsm_full.v.out,35,53,12,16,0,0,0,29
110,yosys_designs/asicworld/code_verilog_tutorial_good_code.v.out,5,5,5,5,0,0,0,0
111,yosys_designs/asicworld/code_verilog_tutorial_multiply.v.out,2,9,2,9,0,0,0,0
112,yosys_designs/asicworld/code_verilog_tutorial_mux_21.v.out,4,4,4,4,0,0,0,1
113,yosys_designs/asicworld/code_verilog_tutorial_parity.v.out,7,7,7,7,0,0,0,3
114,yosys_designs/asicworld/code_verilog_tutorial_tri_buf.v.out,3,3,3,3,0,0,0,1
115,yosys_designs/asicworld/code_verilog_tutorial_v2k_reg.v.out,3,10,3,10,0,0,0,0
116,yosys_designs/asicworld/code_verilog_tutorial_which_clock.v.out,4,4,4,4,0,0,0,1
117,yosys_designs/hana/test_intermout.v.out,2,11,2,11,0,0,0,0
118,yosys_designs/hana/test_parse2synthtrans.v.out,4,4,4,4,0,0,0,1
119,yosys_designs/hana/test_parser.v.out,4,4,4,4,0,0,0,1
120,yosys_designs/hana/test_simulation_always.v.out,2,3,2,3,0,0,0,1
121,yosys_designs/hana/test_simulation_and.v.out,4,7,2,5,0,0,0,3
122,yosys_designs/hana/test_simulation_buffer.v.out,2,3,2,3,0,0,0,0
123,yosys_designs/hana/test_simulation_decoder.v.out,68,199,3,71,0,0,0,66
124,yosys_designs/hana/test_simulation_inc.v.out,2,16,2,16,0,0,0,1
125,yosys_designs/hana/test_simulation_mux.v.out,11,20,3,12,0,0,0,9
126,yosys_designs/hana/test_simulation_nand.v.out,5,8,2,5,0,0,0,4
127,yosys_designs/hana/test_simulation_nor.v.out,5,8,2,5,0,0,0,4
128,yosys_designs/hana/test_simulation_or.v.out,4,7,2,5,0,0,0,3
129,yosys_designs/hana/test_simulation_seq.v.out,3,3,3,3,0,0,0,1
130,yosys_designs/hana/test_simulation_shifter.v.out,3,20,3,20,0,0,0,1
131,yosys_designs/hana/test_simulation_sop.v.out,2,2,2,2,0,0,0,1
132,yosys_designs/hana/test_simulation_techmap.v.out,11,20,3,12,0,0,0,9
133,yosys_designs/hana/test_simulation_techmap_tech.v.out,2,3,2,3,0,0,0,1
134,yosys_designs/hana/test_simulation_vlib.v.out,17,17,17,17,0,0,0,15
135,yosys_designs/hana/test_simulation_xnor.v.out,5,8,2,5,0,0,0,4
136,yosys_designs/hana/test_simulation_xor.v.out,4,7,2,5,0,0,0,3
137,yosys_designs/memories/amber23_sram_byte_en.v.out,74,1230,7,106,1,512,0,100
138,yosys_designs/memories/firrtl_938.v.out,9,54,5,24,1,512,0,6
139,yosys_designs/memories/implicit_en.v.out,12,269,6,77,1,512,0,11
140,yosys_designs/memories/issue00335.v.out,16,500,7,168,1,2048,0,42
141,yosys_designs/memories/issue00710.v.out,20,111,8,29,1,2048,0,14
142,yosys_designs/memories/no_implicit_en.v.out,13,273,7,81,1,512,0,11
143,yosys_designs/memories/read_arst.v.out,11,60,7,28,1,2048,0,6
144,yosys_designs/memories/read_two_mux.v.out,12,61,8,29,1,2048,0,6
145,yosys_designs/memories/shared_ports.v.out,29,508,10,68,1,512,0,23
146,yosys_designs/memories/simple_sram_byte_en.v.out,24,414,7,106,1,512,0,22
147,yosys_designs/memories/trans_sdp.v.out,14,77,7,35,1,2048,0,9
148,yosys_designs/memories/trans_sp.v.out,11,67,6,27,1,2048,0,7
149,yosys_designs/memories/wide_all.v.out,18,162,6,66,1,2016,0,21
150,yosys_designs/memories/wide_read_async.v.out,9,80,6,56,1,2048,0,8
151,yosys_designs/memories/wide_read_mixed.v.out,21,134,8,58,1,2048,0,15
152,yosys_designs/memories/wide_read_sync.v.out,14,113,7,57,1,2048,0,9
153,yosys_designs/memories/wide_read_trans.v.out,26,153,7,57,1,2048,0,21
154,yosys_designs/memories/wide_thru_priority.v.out,17,110,9,52,1,512,0,12
155,yosys_designs/memories/wide_write.v.out,18,155,6,59,1,2048,0,17
156,yosys_designs/opt/opt_expr_cmp.v.out,33,36,33,36,0,0,0,32
157,yosys_designs/opt/opt_expr_constconn.v.out,3,24,3,24,0,0,0,1
158,yosys_designs/opt/opt_lut.v.out,16,136,9,43,0,0,0,8
159,yosys_designs/opt/opt_rmdff.v.out,17,46,17,46,0,0,0,29
160,yosys_designs/opt/opt_rmdff_sat.v.out,4,42,2,9,0,0,0,3
161,yosys_designs/opt/opt_share_add_sub.v.out,6,81,4,49,0,0,0,3
162,yosys_designs/opt/opt_share_cat.v.out,8,193,8,193,0,0,0,5
163,yosys_designs/opt/opt_share_cat_multiuser.v.out,11,210,10,209,0,0,0,6
164,yosys_designs/opt/opt_share_diff_port_widths.v.out,11,117,7,98,0,0,0,7
165,yosys_designs/opt/opt_share_extend.v.out,11,104,5,53,0,0,0,7
166,yosys_designs/opt/opt_share_large_pmux_cat.v.out,15,153,5,83,0,0,0,11
167,yosys_designs/opt/opt_share_large_pmux_cat_multipart.v.out,19,202,7,115,0,0,0,14
168,yosys_designs/opt/opt_share_large_pmux_multipart.v.out,18,170,6,83,0,0,0,13
169,yosys_designs/opt/opt_share_large_pmux_part.v.out,15,137,5,67,0,0,0,11
170,yosys_designs/opt/opt_share_mux_tree.v.out,11,117,5,66,0,0,0,7
171,yosys_designs/simple/aes_kexp128.v.out,17,74,11,50,0,0,0,10
172,yosys_designs/simple/always01.v.out,4,38,3,6,0,0,0,2
173,yosys_designs/simple/always02.v.out,4,38,3,6,0,0,0,2
174,yosys_designs/simple/always03.v.out,15,15,11,11,0,0,0,7
175,yosys_designs/simple/arraycells.v.out,6,6,4,4,0,0,0,3
176,yosys_designs/simple/arrays01.v.out,9,30,5,14,1,64,0,6
177,yosys_designs/simple/arrays02.sv.out,9,30,5,14,1,64,0,6
178,yosys_designs/simple/asgn_binop.sv.out,3,12,3,12,0,0,0,1
179,yosys_designs/simple/attrib01_module.v.out,4,4,4,4,0,0,0,1
180,yosys_designs/simple/attrib02_port_decl.v.out,4,4,4,4,0,0,0,1
181,yosys_designs/simple/attrib03_parameter.v.out,4,18,4,18,0,0,0,1
182,yosys_designs/simple/attrib04_net_var.v.out,4,4,4,4,0,0,0,1
183,yosys_designs/simple/attrib06_operator_suffix.v.out,5,26,5,26,0,0,0,1
184,yosys_designs/simple/attrib08_mod_inst.v.out,4,4,4,4,0,0,0,1
185,yosys_designs/simple/attrib09_case.v.out,4,6,4,6,0,0,0,1
186,yosys_designs/simple/carryadd.v.out,59,80,34,55,0,0,0,40
187,yosys_designs/simple/case_expr_const.v.out,8,8,8,8,0,0,0,0
188,yosys_designs/simple/case_expr_non_const.v.out,17,23,17,23,0,0,0,0
189,yosys_designs/simple/case_large.v.out,258,416,2,160,0,0,0,257
190,yosys_designs/simple/const_branch_finish.v.out,1,32,1,32,0,0,0,0
191,yosys_designs/simple/const_fold_func.v.out,24,96,22,88,0,0,0,5
192,yosys_designs/simple/const_func_shadow.v.out,4,9621,4,9621,0,0,0,0
193,yosys_designs/simple/constmuldivmod.v.out,79,238,3,22,0,0,0,77
194,yosys_designs/simple/constpower.v.out,2,1024,2,1024,0,0,0,0
195,yosys_designs/simple/defvalue.sv.out,4,13,3,9,0,0,0,2
196,yosys_designs/simple/dff_different_styles.v.out,8,8,5,5,0,0,0,4
197,yosys_designs/simple/dff_init.v.out,4,6,4,6,0,0,0,1
198,yosys_designs/simple/dynslice.v.out,12,959,5,159,0,0,0,8
199,yosys_designs/simple/fiedler-cooley.v.out,19,69,9,33,0,0,0,14
200,yosys_designs/simple/forgen01.v.out,5,102,5,102,0,0,0,1
201,yosys_designs/simple/forgen02.v.out,38,82,14,58,0,0,0,40
202,yosys_designs/simple/forloops.v.out,9,111,7,47,0,0,0,4
203,yosys_designs/simple/fsm.v.out,44,295,10,44,0,0,0,40
204,yosys_designs/simple/func_block.v.out,25,800,9,288,0,0,0,16
205,yosys_designs/simple/func_recurse.v.out,8,32,7,28,0,0,0,2
206,yosys_designs/simple/func_width_scope.v.out,15,2324,15,2324,0,0,0,3
207,yosys_designs/simple/genblk_collide.v.out,1,1,1,1,0,0,0,0
208,yosys_designs/simple/genblk_dive.v.out,5,5,5,5,0,0,0,0
209,yosys_designs/simple/genblk_order.v.out,4,4,4,4,0,0,0,0
210,yosys_designs/simple/genblk_port_shadow.v.out,2,2,2,2,0,0,0,0
211,yosys_designs/simple/generate.v.out,4,8,4,8,0,0,0,0
212,yosys_designs/simple/graphtest.v.out,7,36,6,35,0,0,0,4
213,yosys_designs/simple/hierarchy.v.out,12,80,12,80,0,0,0,0
214,yosys_designs/simple/hierdefparam.v.out,2,16,2,16,0,0,0,1
215,yosys_designs/simple/i2c_master_tests.v.out,13,73,7,22,0,0,0,9
216,yosys_designs/simple/implicit_ports.v.out,5,11,5,11,0,0,0,1
217,yosys_designs/simple/local_loop_var.sv.out,1,32,1,32,0,0,0,0
218,yosys_designs/simple/localparam_attr.v.out,2,2,2,2,0,0,0,0
219,yosys_designs/simple/loop_prefix_case.v.out,4,4,3,3,0,0,0,2
220,yosys_designs/simple/loop_var_shadow.v.out,3,71,3,71,0,0,0,0
221,yosys_designs/simple/loops.v.out,45,148,15,48,0,0,0,36
222,yosys_designs/simple/macro_arg_spaces.sv.out,7,224,7,224,0,0,0,2
223,yosys_designs/simple/macros.v.out,2,8,2,8,0,0,0,1
224,yosys_designs/simple/matching_end_labels.sv.out,8,36,8,36,0,0,0,0
225,yosys_designs/simple/mem2reg.v.out,6,16,6,16,0,0,0,1
226,yosys_designs/simple/mem2reg_bounds_tern.v.out,15,134,7,43,0,0,0,10
227,yosys_designs/simple/mem_arst.v.out,56,147,23,111,0,0,0,50
228,yosys_designs/simple/module_scope.v.out,12,384,12,384,0,0,0,6
229,yosys_designs/simple/module_scope_case.v.out,3,3,2,2,0,0,0,2
230,yosys_designs/simple/multiplier.v.out,6,7,5,5,0,0,0,2
231,yosys_designs/simple/muxtree.v.out,6,6,4,4,0,0,0,3
232,yosys_designs/simple/named_genblk.v.out,7,7,7,7,0,0,0,0
233,yosys_designs/simple/nested_genblk_resolve.v.out,1,1,1,1,0,0,0,0
234,yosys_designs/simple/omsp_dbg_uart.v.out,11,17,7,11,0,0,0,8
235,yosys_designs/simple/operators.v.out,194,742,7,32,0,0,0,188
236,yosys_designs/simple/param_attr.v.out,2,2,2,2,0,0,0,0
237,yosys_designs/simple/paramods.v.out,3,48,2,16,0,0,0,1
238,yosys_designs/simple/partsel.v.out,12,581,3,133,0,0,0,10
239,yosys_designs/simple/process.v.out,6,40,5,8,0,0,0,3
240,yosys_designs/simple/realexpr.v.out,4,4,4,4,0,0,0,2
241,yosys_designs/simple/repwhile.v.out,4,78,4,78,2,2560,0,130
242,yosys_designs/simple/retime.v.out,5,26,4,18,0,0,0,2
243,yosys_designs/simple/rotate.v.out,349,725,14,390,0,0,0,495
244,yosys_designs/simple/scopes.v.out,22,348,15,204,0,0,0,10
245,yosys_designs/simple/signedexpr.v.out,9,26,8,23,0,0,0,6
246,yosys_designs/simple/sincos.v.out,68,590,12,130,0,0,0,64
247,yosys_designs/simple/subbytes.v.out,34,234,19,187,0,0,0,22
248,yosys_designs/simple/task_func.v.out,5,5,5,5,0,0,0,1
249,yosys_designs/simple/undef_eqx_nex.v.out,1,8,1,8,0,0,0,0
250,yosys_designs/simple/unnamed_block_decl.sv.out,1,32,1,32,0,0,0,0
251,yosys_designs/simple/usb_phy_tests.v.out,14,19,6,8,0,0,0,11
252,yosys_designs/simple/values.v.out,20,51,2,33,0,0,0,19
253,yosys_designs/simple/verilog_primitives.v.out,14,14,12,12,0,0,0,4
254,yosys_designs/simple/vloghammer.v.out,5,10,4,7,0,0,0,2
255,yosys_designs/simple/wandwor.v.out,3,24,3,24,0,0,0,1
256,yosys_designs/simple/wreduce.v.out,10,224,6,96,0,0,0,4
