Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Thu Jul 11 20:33:55 2024
| Host              : DESKTOP-1H1RL0L running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (710)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (43)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (710)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_psel_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_pwrite_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/cpu_clk_div2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (43)
-------------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.082        0.000                      0               105546        0.010        0.000                      0               105530        3.500        0.000                       0                 28223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
clk_pl_0                                                                                             {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                   0.082        0.000                      0                96998        0.010        0.000                      0                96998        3.500        0.000                       0                 27740  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.968        0.000                      0                  997        0.015        0.000                      0                  997       24.468        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                                  49.606        0.000                      0                    8                                                                        
clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.574        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   5.561        0.000                      0                 7435        0.114        0.000                      0                 7435  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.045        0.000                      0                  100        0.108        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                    clk_pl_0                                                                                             
(none)                                                                                               clk_pl_0                                                                                             clk_pl_0                                                                                             
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                             
(none)                                                                                               clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               clk_pl_0                                                                                                                                                                                                  
(none)                                                                                                                                                                                                    clk_pl_0                                                                                             
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.373ns  (logic 2.266ns (30.733%)  route 5.107ns (69.267%))
  Logic Levels:           21  (LUT3=2 LUT4=3 LUT5=6 LUT6=10)
  Clock Path Skew:        -2.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns = ( 11.929 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.908ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.509ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.785     4.465    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_clk
    SLICE_X86Y149        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y149        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.543 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/Q
                         net (fo=3, routed)           0.164     4.707    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/p_0_in[12]
    SLICE_X86Y149        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.857 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__13/O
                         net (fo=20, routed)          0.237     5.094    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__13_n_0
    SLICE_X86Y152        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     5.184 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__9/O
                         net (fo=6, routed)           0.129     5.313    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__9_n_0
    SLICE_X86Y154        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     5.479 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_4/O
                         net (fo=8, routed)           0.321     5.800    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_4_n_0
    SLICE_X86Y157        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     5.958 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_2__9/O
                         net (fo=16, routed)          0.624     6.582    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/busif_kid_sel_136
    SLICE_X95Y168        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     6.732 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/lfb_data[31]_i_188/O
                         net (fo=3, routed)           0.102     6.835    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/kid_busif_rdata_vec[204]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     6.923 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_84/O
                         net (fo=1, routed)           0.108     7.031    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_84_n_0
    SLICE_X95Y168        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     7.179 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_57/O
                         net (fo=1, routed)           0.201     7.380    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_57_n_0
    SLICE_X93Y168        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.480 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_32/O
                         net (fo=1, routed)           0.225     7.705    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_32_n_0
    SLICE_X90Y168        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     7.851 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_15/O
                         net (fo=1, routed)           0.397     8.248    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_15_n_0
    SLICE_X84Y161        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     8.398 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_7/O
                         net (fo=1, routed)           0.318     8.716    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_7_n_0
    SLICE_X83Y147        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     8.768 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_5/O
                         net (fo=1, routed)           0.353     9.121    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_5_n_0
    SLICE_X83Y123        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     9.158 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_2/O
                         net (fo=1, routed)           0.159     9.317    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/tcipif_bmu_dbus_data[30]
    SLICE_X83Y117        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     9.356 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[30]_i_1/O
                         net (fo=2, routed)           0.404     9.760    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[30]
    SLICE_X85Y108        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     9.811 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[30]_i_2/O
                         net (fo=1, routed)           0.057     9.868    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_256
    SLICE_X85Y108        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    10.016 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[30]_i_1/O
                         net (fo=6, routed)           0.152    10.167    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[30]
    SLICE_X86Y106        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053    10.220 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[22]_i_2/O
                         net (fo=1, routed)           0.087    10.307    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[22]_i_2_n_0
    SLICE_X87Y106        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    10.397 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[22]_i_1/O
                         net (fo=2, routed)           0.262    10.659    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[22]_i_1_n_0
    SLICE_X89Y104        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    10.749 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___353_i_1/O
                         net (fo=9, routed)           0.373    11.123    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[22]
    SLICE_X94Y94         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122    11.245 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___353/O
                         net (fo=1, routed)           0.277    11.522    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0_reg[22]
    SLICE_X94Y85         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037    11.559 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[22]_i_2/O
                         net (fo=1, routed)           0.091    11.650    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[22]_i_2_n_0
    SLICE_X94Y84         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    11.773 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[22]_i_1/O
                         net (fo=1, routed)           0.066    11.839    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]_18[22]
    SLICE_X94Y84         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.761    11.929    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i_pad_clk
    SLICE_X94Y84         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[22]/C
                         clock pessimism              0.097    12.026    
                         clock uncertainty           -0.130    11.896    
    SLICE_X94Y84         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.921    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[22]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 2.202ns (30.536%)  route 5.009ns (69.464%))
  Logic Levels:           21  (LUT3=2 LUT4=1 LUT5=8 LUT6=10)
  Clock Path Skew:        -2.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.908ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.509ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.785     4.465    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_clk
    SLICE_X86Y149        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y149        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.543 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/Q
                         net (fo=3, routed)           0.164     4.707    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/p_0_in[12]
    SLICE_X86Y149        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.857 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__13/O
                         net (fo=20, routed)          0.237     5.094    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__13_n_0
    SLICE_X86Y152        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     5.184 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__9/O
                         net (fo=6, routed)           0.129     5.313    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__9_n_0
    SLICE_X86Y154        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     5.479 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_4/O
                         net (fo=8, routed)           0.321     5.800    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_4_n_0
    SLICE_X86Y157        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     5.958 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_2__9/O
                         net (fo=16, routed)          0.624     6.582    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/busif_kid_sel_136
    SLICE_X95Y168        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     6.732 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/lfb_data[31]_i_188/O
                         net (fo=3, routed)           0.102     6.835    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/kid_busif_rdata_vec[204]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     6.923 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_84/O
                         net (fo=1, routed)           0.108     7.031    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_84_n_0
    SLICE_X95Y168        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     7.179 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_57/O
                         net (fo=1, routed)           0.201     7.380    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_57_n_0
    SLICE_X93Y168        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.480 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_32/O
                         net (fo=1, routed)           0.225     7.705    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_32_n_0
    SLICE_X90Y168        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     7.851 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_15/O
                         net (fo=1, routed)           0.397     8.248    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_15_n_0
    SLICE_X84Y161        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     8.398 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_7/O
                         net (fo=1, routed)           0.318     8.716    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_7_n_0
    SLICE_X83Y147        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     8.768 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_5/O
                         net (fo=1, routed)           0.353     9.121    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_5_n_0
    SLICE_X83Y123        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     9.158 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_2/O
                         net (fo=1, routed)           0.159     9.317    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/tcipif_bmu_dbus_data[30]
    SLICE_X83Y117        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     9.356 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[30]_i_1/O
                         net (fo=2, routed)           0.404     9.760    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[30]
    SLICE_X85Y108        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     9.811 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[30]_i_2/O
                         net (fo=1, routed)           0.057     9.868    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_256
    SLICE_X85Y108        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    10.016 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[30]_i_1/O
                         net (fo=6, routed)           0.169    10.184    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[30]
    SLICE_X86Y106        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149    10.333 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[30]_i_3/O
                         net (fo=1, routed)           0.094    10.427    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[30]_i_3_n_0
    SLICE_X86Y106        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037    10.464 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[30]_i_1/O
                         net (fo=2, routed)           0.251    10.715    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[30]_i_1_n_0
    SLICE_X89Y105        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    10.803 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___361_i_1/O
                         net (fo=9, routed)           0.345    11.148    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[30]
    SLICE_X94Y92         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    11.239 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___361/O
                         net (fo=1, routed)           0.200    11.439    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0_reg[30]
    SLICE_X95Y90         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035    11.474 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[30]_i_2/O
                         net (fo=1, routed)           0.085    11.559    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[30]_i_2_n_0
    SLICE_X94Y90         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051    11.610 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[30]_i_1/O
                         net (fo=1, routed)           0.066    11.676    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]_18[30]
    SLICE_X94Y90         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.751    11.919    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i_pad_clk
    SLICE_X94Y90         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[30]/C
                         clock pessimism              0.097    12.016    
                         clock uncertainty           -0.130    11.886    
    SLICE_X94Y90         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.911    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[30]
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 2.166ns (30.188%)  route 5.009ns (69.812%))
  Logic Levels:           21  (LUT3=2 LUT4=2 LUT5=7 LUT6=10)
  Clock Path Skew:        -2.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.920ns = ( 11.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.908ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.509ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.785     4.465    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_clk
    SLICE_X86Y149        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y149        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.543 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/Q
                         net (fo=3, routed)           0.164     4.707    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/p_0_in[12]
    SLICE_X86Y149        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.857 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__13/O
                         net (fo=20, routed)          0.237     5.094    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__13_n_0
    SLICE_X86Y152        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     5.184 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__9/O
                         net (fo=6, routed)           0.129     5.313    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__9_n_0
    SLICE_X86Y154        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     5.479 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_4/O
                         net (fo=8, routed)           0.321     5.800    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_4_n_0
    SLICE_X86Y157        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     5.958 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_2__9/O
                         net (fo=16, routed)          0.624     6.582    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/busif_kid_sel_136
    SLICE_X95Y168        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     6.732 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/lfb_data[31]_i_188/O
                         net (fo=3, routed)           0.102     6.835    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/kid_busif_rdata_vec[204]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     6.923 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_84/O
                         net (fo=1, routed)           0.108     7.031    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_84_n_0
    SLICE_X95Y168        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     7.179 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_57/O
                         net (fo=1, routed)           0.201     7.380    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_57_n_0
    SLICE_X93Y168        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.480 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_32/O
                         net (fo=1, routed)           0.225     7.705    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_32_n_0
    SLICE_X90Y168        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     7.851 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_15/O
                         net (fo=1, routed)           0.397     8.248    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_15_n_0
    SLICE_X84Y161        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     8.398 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_7/O
                         net (fo=1, routed)           0.318     8.716    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_7_n_0
    SLICE_X83Y147        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     8.768 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_5/O
                         net (fo=1, routed)           0.353     9.121    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_5_n_0
    SLICE_X83Y123        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     9.158 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_2/O
                         net (fo=1, routed)           0.159     9.317    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/tcipif_bmu_dbus_data[30]
    SLICE_X83Y117        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     9.356 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[30]_i_1/O
                         net (fo=2, routed)           0.404     9.760    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[30]
    SLICE_X85Y108        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     9.811 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[30]_i_2/O
                         net (fo=1, routed)           0.057     9.868    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_256
    SLICE_X85Y108        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    10.016 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[30]_i_1/O
                         net (fo=6, routed)           0.152    10.168    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[30]
    SLICE_X86Y106        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    10.220 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_3/O
                         net (fo=1, routed)           0.088    10.308    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_3_n_0
    SLICE_X87Y106        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036    10.344 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_2/O
                         net (fo=1, routed)           0.279    10.623    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_2_n_0
    SLICE_X90Y105        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099    10.722 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_1/O
                         net (fo=10, routed)          0.376    11.098    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[14]
    SLICE_X93Y89         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088    11.186 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___345/O
                         net (fo=1, routed)           0.150    11.336    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0_reg[14]_0
    SLICE_X93Y84         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089    11.425 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[14]_i_2/O
                         net (fo=1, routed)           0.092    11.517    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[14]_i_2_n_0
    SLICE_X93Y84         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051    11.568 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[14]_i_1/O
                         net (fo=1, routed)           0.072    11.640    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]_18[14]
    SLICE_X93Y84         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.752    11.920    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i_pad_clk
    SLICE_X93Y84         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[14]/C
                         clock pessimism              0.097    12.017    
                         clock uncertainty           -0.130    11.887    
    SLICE_X93Y84         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.912    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[14]
  -------------------------------------------------------------------
                         required time                         11.912    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[41].KID_TRUE.x_pa_clic_kid/int_pending_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.398ns  (logic 1.727ns (15.151%)  route 9.671ns (84.849%))
  Logic Levels:           18  (LUT2=1 LUT3=3 LUT4=2 LUT5=6 LUT6=6)
  Clock Path Skew:        1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 13.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.566ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.824ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.905     2.113    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/i_pad_clk
    SLICE_X84Y90         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.191 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_vld_reg/Q
                         net (fo=79, routed)          0.561     2.753    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/ncb_ld_inst_reg_1
    SLICE_X85Y91         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     2.894 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_flw_i_2/O
                         net (fo=10, routed)          0.278     3.172    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_258
    SLICE_X84Y93         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     3.209 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___64_i_1/O
                         net (fo=7, routed)           0.417     3.626    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___64_i_1_n_0
    SLICE_X83Y87         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.724 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/FSM_sequential_pmp_cur_state[1]_i_2/O
                         net (fo=7, routed)           0.368     4.092    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/lsu_rtu_ex2_stall
    SLICE_X88Y90         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.192 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/ctrl_ex1_int_stall_i_2/O
                         net (fo=30, routed)          0.757     4.949    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/retire_buf_async_trap_vld_reg
    SLICE_X88Y92         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.099 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/haltcause[3]_i_5/O
                         net (fo=3, routed)           0.817     5.916    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/haltcause[3]_i_5_n_0
    SLICE_X88Y92         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     5.984 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/haltcause[3]_i_1/O
                         net (fo=35, routed)          0.247     6.231    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/dbg_mode_on_after_req_reg_1
    SLICE_X89Y95         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.329 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/ctrl_if_abort_i_4/O
                         net (fo=5, routed)           0.196     6.526    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cpuif_exit_reg
    SLICE_X86Y95         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     6.614 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/i___108_i_6/O
                         net (fo=154, routed)         0.356     6.970    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_int_reg_1
    SLICE_X99Y95         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     7.118 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/FSM_sequential_ipop_cur_st[0]_i_3/O
                         net (fo=6, routed)           0.422     7.539    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/ctrl_ex1_halt_info_reg[0]_2
    SLICE_X100Y95        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     7.574 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/dp_ex1_mie_en_i_2/O
                         net (fo=4, routed)           0.407     7.981    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/dp_ex1_mie_en_reg
    SLICE_X98Y94         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.096     8.077 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/dp_ex1_split_i_3/O
                         net (fo=13, routed)          0.864     8.941    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/idu_yy_xx_tail_ack
    SLICE_X86Y100        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     9.089 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cpuif_curid[7]_i_1/O
                         net (fo=11, routed)          0.721     9.811    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/cpuif_curid_reg[7]_2[7]
    SLICE_X84Y155        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     9.910 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_5__26/O
                         net (fo=3, routed)           0.244    10.154    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_5__26_n_0
    SLICE_X84Y152        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    10.206 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_3__82/O
                         net (fo=13, routed)          1.406    11.612    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/cpuif_curid_reg[5]_4
    SLICE_X78Y153        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066    11.678 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_2__102/O
                         net (fo=4, routed)           0.321    11.999    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/int_pending_reg_18
    SLICE_X81Y147        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    12.124 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/int_pending_i_5__23/O
                         net (fo=1, routed)           0.384    12.508    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[41].KID_TRUE.x_pa_clic_kid/int_pending_reg_4
    SLICE_X82Y146        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035    12.543 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[41].KID_TRUE.x_pa_clic_kid/int_pending_i_3__24/O
                         net (fo=1, routed)           0.300    12.843    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[41].KID_TRUE.x_pa_clic_kid/int_pending_i_3__24_n_0
    SLICE_X82Y146        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065    12.908 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[41].KID_TRUE.x_pa_clic_kid/int_pending_i_1__28/O
                         net (fo=1, routed)           0.604    13.512    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[41].KID_TRUE.x_pa_clic_kid/int_pending_i_1__28_n_0
    SLICE_X82Y146        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[41].KID_TRUE.x_pa_clic_kid/int_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.673    11.841    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    11.936 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.291    12.227    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.251 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.572    13.823    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[41].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X82Y146        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[41].KID_TRUE.x_pa_clic_kid/int_pending_reg/C
                         clock pessimism              0.097    13.920    
                         clock uncertainty           -0.130    13.790    
    SLICE_X82Y146        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025    13.815    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[41].KID_TRUE.x_pa_clic_kid/int_pending_reg
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                         -13.512    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 2.087ns (29.206%)  route 5.059ns (70.794%))
  Logic Levels:           19  (LUT3=2 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.927ns = ( 11.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.908ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.509ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.785     4.465    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_clk
    SLICE_X86Y149        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y149        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.543 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/Q
                         net (fo=3, routed)           0.164     4.707    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/p_0_in[12]
    SLICE_X86Y149        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.857 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__13/O
                         net (fo=20, routed)          0.237     5.094    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__13_n_0
    SLICE_X86Y152        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     5.184 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__9/O
                         net (fo=6, routed)           0.129     5.313    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__9_n_0
    SLICE_X86Y154        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     5.479 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_4/O
                         net (fo=8, routed)           0.321     5.800    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_4_n_0
    SLICE_X86Y157        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     5.958 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_2__9/O
                         net (fo=16, routed)          0.624     6.582    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/busif_kid_sel_136
    SLICE_X95Y168        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     6.732 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/lfb_data[31]_i_188/O
                         net (fo=3, routed)           0.102     6.835    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/kid_busif_rdata_vec[204]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     6.923 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_84/O
                         net (fo=1, routed)           0.108     7.031    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_84_n_0
    SLICE_X95Y168        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     7.179 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_57/O
                         net (fo=1, routed)           0.201     7.380    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_57_n_0
    SLICE_X93Y168        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.480 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_32/O
                         net (fo=1, routed)           0.225     7.705    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_32_n_0
    SLICE_X90Y168        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     7.851 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_15/O
                         net (fo=1, routed)           0.397     8.248    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_15_n_0
    SLICE_X84Y161        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     8.398 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_7/O
                         net (fo=1, routed)           0.318     8.716    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_7_n_0
    SLICE_X83Y147        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     8.768 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_5/O
                         net (fo=1, routed)           0.353     9.121    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_5_n_0
    SLICE_X83Y123        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     9.158 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_2/O
                         net (fo=1, routed)           0.159     9.317    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/tcipif_bmu_dbus_data[30]
    SLICE_X83Y117        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     9.356 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[30]_i_1/O
                         net (fo=2, routed)           0.404     9.760    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[30]
    SLICE_X85Y108        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     9.811 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[30]_i_2/O
                         net (fo=1, routed)           0.057     9.868    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_256
    SLICE_X85Y108        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    10.016 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[30]_i_1/O
                         net (fo=6, routed)           0.152    10.168    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[30]
    SLICE_X86Y106        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    10.220 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_3/O
                         net (fo=1, routed)           0.088    10.308    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_3_n_0
    SLICE_X87Y106        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036    10.344 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_2/O
                         net (fo=1, routed)           0.279    10.623    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_2_n_0
    SLICE_X90Y105        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099    10.722 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_1/O
                         net (fo=10, routed)          0.390    11.112    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/lsu_idu_ex2_ffwd_data[14]
    SLICE_X93Y92         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    11.261 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/bju_ex2_src1[14]_i_1/O
                         net (fo=1, routed)           0.350    11.611    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src1_reg[31]_1[14]
    SLICE_X94Y88         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.759    11.927    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/i_pad_clk
    SLICE_X94Y88         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src1_reg[14]/C
                         clock pessimism              0.097    12.024    
                         clock uncertainty           -0.130    11.895    
    SLICE_X94Y88         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.920    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src1_reg[14]
  -------------------------------------------------------------------
                         required time                         11.920    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[3].KID_TRUE.x_pa_clic_kid/int_pending_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.397ns  (logic 1.550ns (13.600%)  route 9.847ns (86.400%))
  Logic Levels:           17  (LUT3=3 LUT4=3 LUT5=6 LUT6=5)
  Clock Path Skew:        1.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 13.836 - 10.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.566ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.824ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.905     2.113    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/i_pad_clk
    SLICE_X84Y90         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.191 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_vld_reg/Q
                         net (fo=79, routed)          0.561     2.753    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/ncb_ld_inst_reg_1
    SLICE_X85Y91         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     2.894 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_flw_i_2/O
                         net (fo=10, routed)          0.278     3.172    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_258
    SLICE_X84Y93         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     3.209 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___64_i_1/O
                         net (fo=7, routed)           0.417     3.626    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___64_i_1_n_0
    SLICE_X83Y87         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.724 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/FSM_sequential_pmp_cur_state[1]_i_2/O
                         net (fo=7, routed)           0.368     4.092    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/lsu_rtu_ex2_stall
    SLICE_X88Y90         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.192 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/ctrl_ex1_int_stall_i_2/O
                         net (fo=30, routed)          0.757     4.949    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/retire_buf_async_trap_vld_reg
    SLICE_X88Y92         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.099 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/haltcause[3]_i_5/O
                         net (fo=3, routed)           0.817     5.916    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/haltcause[3]_i_5_n_0
    SLICE_X88Y92         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     5.984 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/haltcause[3]_i_1/O
                         net (fo=35, routed)          0.247     6.231    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/dbg_mode_on_after_req_reg_1
    SLICE_X89Y95         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.329 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/ctrl_if_abort_i_4/O
                         net (fo=5, routed)           0.196     6.526    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cpuif_exit_reg
    SLICE_X86Y95         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     6.614 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/i___108_i_6/O
                         net (fo=154, routed)         0.356     6.970    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_int_reg_1
    SLICE_X99Y95         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     7.118 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/FSM_sequential_ipop_cur_st[0]_i_3/O
                         net (fo=6, routed)           0.422     7.539    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/ctrl_ex1_halt_info_reg[0]_2
    SLICE_X100Y95        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     7.574 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/dp_ex1_mie_en_i_2/O
                         net (fo=4, routed)           0.407     7.981    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/dp_ex1_mie_en_reg
    SLICE_X98Y94         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.096     8.077 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/dp_ex1_split_i_3/O
                         net (fo=13, routed)          0.843     8.921    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/idu_yy_xx_tail_ack
    SLICE_X86Y101        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     8.973 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cpuif_curid[4]_i_1/O
                         net (fo=7, routed)           0.863     9.835    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/cpuif_curid_reg[7]_2[4]
    SLICE_X84Y152        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     9.923 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_5__27/O
                         net (fo=2, routed)           1.092    11.015    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_5__27_n_0
    SLICE_X84Y155        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.052    11.067 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_2__125/O
                         net (fo=4, routed)           0.891    11.958    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/cpuif_curid_reg[6]_0
    SLICE_X80Y158        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    12.091 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_5/O
                         net (fo=1, routed)           0.635    12.726    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[3].KID_TRUE.x_pa_clic_kid/int_pending_reg_6
    SLICE_X79Y158        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    12.763 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[3].KID_TRUE.x_pa_clic_kid/int_pending_i_3/O
                         net (fo=1, routed)           0.624    13.387    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[3].KID_TRUE.x_pa_clic_kid/int_pending_i_3_n_0
    SLICE_X79Y158        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051    13.438 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[3].KID_TRUE.x_pa_clic_kid/int_pending_i_1/O
                         net (fo=1, routed)           0.072    13.510    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[3].KID_TRUE.x_pa_clic_kid/int_pending_i_1_n_0
    SLICE_X79Y158        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[3].KID_TRUE.x_pa_clic_kid/int_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.673    11.841    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    11.936 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.291    12.227    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.251 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.585    13.836    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[3].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X79Y158        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[3].KID_TRUE.x_pa_clic_kid/int_pending_reg/C
                         clock pessimism              0.097    13.933    
                         clock uncertainty           -0.130    13.803    
    SLICE_X79Y158        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    13.828    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[3].KID_TRUE.x_pa_clic_kid/int_pending_reg
  -------------------------------------------------------------------
                         required time                         13.828    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 2.034ns (28.753%)  route 5.040ns (71.247%))
  Logic Levels:           19  (LUT3=2 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 11.930 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.908ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.509ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.785     4.465    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_clk
    SLICE_X86Y149        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y149        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.543 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/Q
                         net (fo=3, routed)           0.164     4.707    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/p_0_in[12]
    SLICE_X86Y149        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.857 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__13/O
                         net (fo=20, routed)          0.237     5.094    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__13_n_0
    SLICE_X86Y152        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     5.184 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__9/O
                         net (fo=6, routed)           0.129     5.313    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__9_n_0
    SLICE_X86Y154        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     5.479 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_4/O
                         net (fo=8, routed)           0.321     5.800    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_4_n_0
    SLICE_X86Y157        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     5.958 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_2__9/O
                         net (fo=16, routed)          0.624     6.582    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/busif_kid_sel_136
    SLICE_X95Y168        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     6.732 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/lfb_data[31]_i_188/O
                         net (fo=3, routed)           0.102     6.835    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/kid_busif_rdata_vec[204]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     6.923 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_84/O
                         net (fo=1, routed)           0.108     7.031    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_84_n_0
    SLICE_X95Y168        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     7.179 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_57/O
                         net (fo=1, routed)           0.201     7.380    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_57_n_0
    SLICE_X93Y168        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.480 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_32/O
                         net (fo=1, routed)           0.225     7.705    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_32_n_0
    SLICE_X90Y168        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     7.851 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_15/O
                         net (fo=1, routed)           0.397     8.248    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_15_n_0
    SLICE_X84Y161        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     8.398 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_7/O
                         net (fo=1, routed)           0.318     8.716    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_7_n_0
    SLICE_X83Y147        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     8.768 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_5/O
                         net (fo=1, routed)           0.353     9.121    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_5_n_0
    SLICE_X83Y123        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     9.158 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[30]_i_2/O
                         net (fo=1, routed)           0.159     9.317    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/tcipif_bmu_dbus_data[30]
    SLICE_X83Y117        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     9.356 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[30]_i_1/O
                         net (fo=2, routed)           0.404     9.760    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[30]
    SLICE_X85Y108        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     9.811 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[30]_i_2/O
                         net (fo=1, routed)           0.057     9.868    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_256
    SLICE_X85Y108        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    10.016 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[30]_i_1/O
                         net (fo=6, routed)           0.152    10.168    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[30]
    SLICE_X86Y106        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    10.220 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_3/O
                         net (fo=1, routed)           0.088    10.308    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_3_n_0
    SLICE_X87Y106        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036    10.344 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_2/O
                         net (fo=1, routed)           0.279    10.623    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_2_n_0
    SLICE_X90Y105        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099    10.722 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___345_i_1/O
                         net (fo=10, routed)          0.521    11.243    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/lsu_idu_ex2_ffwd_data[14]
    SLICE_X95Y83         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    11.339 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/bju_ex2_src0[14]_i_1/O
                         net (fo=1, routed)           0.200    11.539    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[31]_2[14]
    SLICE_X95Y83         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.762    11.930    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/i_pad_clk
    SLICE_X95Y83         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[14]/C
                         clock pessimism              0.097    12.027    
                         clock uncertainty           -0.130    11.898    
    SLICE_X95Y83         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.923    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[14]
  -------------------------------------------------------------------
                         required time                         11.923    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[67].KID_TRUE.x_pa_clic_kid/int_pending_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.356ns  (logic 1.511ns (13.306%)  route 9.845ns (86.694%))
  Logic Levels:           16  (LUT3=4 LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        1.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 13.894 - 10.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.566ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.824ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.905     2.113    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/i_pad_clk
    SLICE_X84Y90         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.191 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_vld_reg/Q
                         net (fo=79, routed)          0.561     2.753    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/ncb_ld_inst_reg_1
    SLICE_X85Y91         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     2.894 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_flw_i_2/O
                         net (fo=10, routed)          0.278     3.172    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_258
    SLICE_X84Y93         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     3.209 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___64_i_1/O
                         net (fo=7, routed)           0.417     3.626    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___64_i_1_n_0
    SLICE_X83Y87         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.724 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/FSM_sequential_pmp_cur_state[1]_i_2/O
                         net (fo=7, routed)           0.368     4.092    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/lsu_rtu_ex2_stall
    SLICE_X88Y90         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.192 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/ctrl_ex1_int_stall_i_2/O
                         net (fo=30, routed)          0.757     4.949    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/retire_buf_async_trap_vld_reg
    SLICE_X88Y92         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.099 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/haltcause[3]_i_5/O
                         net (fo=3, routed)           0.817     5.916    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/haltcause[3]_i_5_n_0
    SLICE_X88Y92         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     5.984 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/haltcause[3]_i_1/O
                         net (fo=35, routed)          0.247     6.231    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/dbg_mode_on_after_req_reg_1
    SLICE_X89Y95         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.329 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/ctrl_if_abort_i_4/O
                         net (fo=5, routed)           0.196     6.526    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cpuif_exit_reg
    SLICE_X86Y95         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     6.614 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/i___108_i_6/O
                         net (fo=154, routed)         0.356     6.970    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_int_reg_1
    SLICE_X99Y95         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     7.118 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/FSM_sequential_ipop_cur_st[0]_i_3/O
                         net (fo=6, routed)           0.422     7.539    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/ctrl_ex1_halt_info_reg[0]_2
    SLICE_X100Y95        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     7.574 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/dp_ex1_mie_en_i_2/O
                         net (fo=4, routed)           0.407     7.981    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/dp_ex1_mie_en_reg
    SLICE_X98Y94         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.096     8.077 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/dp_ex1_split_i_3/O
                         net (fo=13, routed)          0.843     8.921    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/idu_yy_xx_tail_ack
    SLICE_X86Y101        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     8.973 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cpuif_curid[4]_i_1/O
                         net (fo=7, routed)           0.863     9.835    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/cpuif_curid_reg[7]_2[4]
    SLICE_X84Y152        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     9.932 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_5__28/O
                         net (fo=3, routed)           1.233    11.165    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/cpu_curid_0__35[4]
    SLICE_X84Y153        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037    11.202 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_3__84/O
                         net (fo=13, routed)          1.066    12.268    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/cpuif_curid_reg[6]_1
    SLICE_X89Y163        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    12.366 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_2__69/O
                         net (fo=1, routed)           0.960    13.326    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/ctrl_kid_ack_int[0]
    SLICE_X94Y156        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090    13.416 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/int_pending_i_1__54/O
                         net (fo=1, routed)           0.053    13.469    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[67].KID_TRUE.x_pa_clic_kid/int_pending_reg_4
    SLICE_X94Y156        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[67].KID_TRUE.x_pa_clic_kid/int_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.673    11.841    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    11.936 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.291    12.227    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.251 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.643    13.894    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[67].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X94Y156        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[67].KID_TRUE.x_pa_clic_kid/int_pending_reg/C
                         clock pessimism              0.097    13.991    
                         clock uncertainty           -0.130    13.861    
    SLICE_X94Y156        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025    13.886    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[67].KID_TRUE.x_pa_clic_kid/int_pending_reg
  -------------------------------------------------------------------
                         required time                         13.886    
                         arrival time                         -13.469    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 1.915ns (27.199%)  route 5.126ns (72.801%))
  Logic Levels:           21  (LUT3=2 LUT4=2 LUT5=7 LUT6=10)
  Clock Path Skew:        -2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 11.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.908ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.509ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.785     4.465    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_clk
    SLICE_X86Y149        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y149        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.543 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_addr_reg[14]/Q
                         net (fo=3, routed)           0.164     4.707    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/p_0_in[12]
    SLICE_X86Y149        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.857 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__13/O
                         net (fo=20, routed)          0.237     5.094    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__13_n_0
    SLICE_X86Y152        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     5.184 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__9/O
                         net (fo=6, routed)           0.129     5.313    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_3__9_n_0
    SLICE_X86Y154        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     5.479 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_4/O
                         net (fo=8, routed)           0.321     5.800    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_4_n_0
    SLICE_X86Y157        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     5.958 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_shv_i_2__9/O
                         net (fo=16, routed)          0.624     6.582    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/busif_kid_sel_136
    SLICE_X95Y168        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     6.732 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/lfb_data[31]_i_188/O
                         net (fo=3, routed)           0.103     6.836    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/kid_busif_rdata_vec[204]
    SLICE_X96Y168        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     6.873 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[29]_i_84/O
                         net (fo=1, routed)           0.160     7.033    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[29]_i_84_n_0
    SLICE_X95Y168        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.121 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[29]_i_57/O
                         net (fo=1, routed)           0.220     7.341    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[29]_i_57_n_0
    SLICE_X92Y168        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     7.392 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[29]_i_32/O
                         net (fo=1, routed)           0.262     7.654    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[29]_i_32_n_0
    SLICE_X86Y167        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.706 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[29]_i_15/O
                         net (fo=1, routed)           0.289     7.995    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[29]_i_15_n_0
    SLICE_X83Y160        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     8.093 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[29]_i_7/O
                         net (fo=1, routed)           0.282     8.375    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[29]_i_7_n_0
    SLICE_X83Y147        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.527 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[29]_i_5/O
                         net (fo=1, routed)           0.404     8.931    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[29]_i_5_n_0
    SLICE_X83Y123        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     8.970 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/lfb_data[29]_i_2/O
                         net (fo=1, routed)           0.210     9.180    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/tcipif_bmu_dbus_data[29]
    SLICE_X83Y116        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     9.232 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[29]_i_1/O
                         net (fo=2, routed)           0.372     9.604    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[29]
    SLICE_X84Y109        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.655 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[29]_i_2/O
                         net (fo=1, routed)           0.161     9.816    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_255
    SLICE_X85Y109        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     9.851 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[29]_i_1/O
                         net (fo=6, routed)           0.090     9.941    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[29]
    SLICE_X85Y108        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     9.991 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___344_i_3/O
                         net (fo=1, routed)           0.085    10.076    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___344_i_3_n_0
    SLICE_X86Y107        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037    10.113 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___344_i_2/O
                         net (fo=1, routed)           0.174    10.287    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___344_i_2_n_0
    SLICE_X87Y104        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096    10.383 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___344_i_1/O
                         net (fo=10, routed)          0.443    10.826    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[13]
    SLICE_X94Y90         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037    10.863 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___344/O
                         net (fo=1, routed)           0.229    11.092    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0_reg[13]_0
    SLICE_X94Y86         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.125    11.217 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[13]_i_2/O
                         net (fo=1, routed)           0.100    11.317    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[13]_i_2_n_0
    SLICE_X94Y85         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    11.440 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[13]_i_1/O
                         net (fo=1, routed)           0.066    11.506    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]_18[13]
    SLICE_X94Y85         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.764    11.932    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i_pad_clk
    SLICE_X94Y85         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[13]/C
                         clock pessimism              0.097    12.029    
                         clock uncertainty           -0.130    11.900    
    SLICE_X94Y85         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.925    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[13]
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[75].KID_TRUE.x_pa_clic_kid/int_pending_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.349ns  (logic 1.485ns (13.085%)  route 9.864ns (86.915%))
  Logic Levels:           16  (LUT3=4 LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        1.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 13.899 - 10.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.566ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.824ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.905     2.113    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/i_pad_clk
    SLICE_X84Y90         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.191 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_vld_reg/Q
                         net (fo=79, routed)          0.561     2.753    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/ncb_ld_inst_reg_1
    SLICE_X85Y91         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     2.894 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_flw_i_2/O
                         net (fo=10, routed)          0.278     3.172    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_258
    SLICE_X84Y93         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     3.209 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___64_i_1/O
                         net (fo=7, routed)           0.417     3.626    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___64_i_1_n_0
    SLICE_X83Y87         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.724 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/FSM_sequential_pmp_cur_state[1]_i_2/O
                         net (fo=7, routed)           0.368     4.092    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/lsu_rtu_ex2_stall
    SLICE_X88Y90         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.192 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/ctrl_ex1_int_stall_i_2/O
                         net (fo=30, routed)          0.757     4.949    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/retire_buf_async_trap_vld_reg
    SLICE_X88Y92         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.099 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/haltcause[3]_i_5/O
                         net (fo=3, routed)           0.817     5.916    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/haltcause[3]_i_5_n_0
    SLICE_X88Y92         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     5.984 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/haltcause[3]_i_1/O
                         net (fo=35, routed)          0.247     6.231    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/dbg_mode_on_after_req_reg_1
    SLICE_X89Y95         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.329 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/ctrl_if_abort_i_4/O
                         net (fo=5, routed)           0.196     6.526    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cpuif_exit_reg
    SLICE_X86Y95         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     6.614 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/i___108_i_6/O
                         net (fo=154, routed)         0.356     6.970    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_int_reg_1
    SLICE_X99Y95         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     7.118 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/FSM_sequential_ipop_cur_st[0]_i_3/O
                         net (fo=6, routed)           0.422     7.539    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/ctrl_ex1_halt_info_reg[0]_2
    SLICE_X100Y95        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     7.574 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/dp_ex1_mie_en_i_2/O
                         net (fo=4, routed)           0.407     7.981    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/dp_ex1_mie_en_reg
    SLICE_X98Y94         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.096     8.077 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/dp_ex1_split_i_3/O
                         net (fo=13, routed)          0.843     8.921    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/idu_yy_xx_tail_ack
    SLICE_X86Y101        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     8.973 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cpuif_curid[4]_i_1/O
                         net (fo=7, routed)           0.863     9.835    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/cpuif_curid_reg[7]_2[4]
    SLICE_X84Y152        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     9.932 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_5__28/O
                         net (fo=3, routed)           1.233    11.165    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/cpu_curid_0__35[4]
    SLICE_X84Y153        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037    11.202 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_3__84/O
                         net (fo=13, routed)          1.066    12.268    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/cpuif_curid_reg[6]_1
    SLICE_X89Y163        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111    12.379 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/int_pending_i_2__70/O
                         net (fo=1, routed)           0.960    13.339    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/ctrl_kid_ack_int[3]
    SLICE_X89Y163        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051    13.390 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/int_pending_i_1__62/O
                         net (fo=1, routed)           0.072    13.462    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[75].KID_TRUE.x_pa_clic_kid/int_pending_reg_1
    SLICE_X89Y163        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[75].KID_TRUE.x_pa_clic_kid/int_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.673    11.841    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095    11.936 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.291    12.227    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.251 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.648    13.899    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[75].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X89Y163        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[75].KID_TRUE.x_pa_clic_kid/int_pending_reg/C
                         clock pessimism              0.097    13.996    
                         clock uncertainty           -0.130    13.866    
    SLICE_X89Y163        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    13.891    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[75].KID_TRUE.x_pa_clic_kid/int_pending_reg
  -------------------------------------------------------------------
                         required time                         13.891    
                         arrival time                         -13.462    
  -------------------------------------------------------------------
                         slack                                  0.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_wic_top/x_wic_awake_en/x_wic_20/int_pending_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[36].KID_TRUE.x_pa_clic_kid/int_pending_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.131ns (5.275%)  route 2.353ns (94.725%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.465ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.711ns (routing 0.509ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.908ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.711     1.879    design_1_i/soc_e906_0/inst/x_apb/x_wic_top/x_wic_awake_en/x_wic_20/i_pad_clk
    SLICE_X85Y207        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_wic_top/x_wic_awake_en/x_wic_20/int_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y207        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.938 r  design_1_i/soc_e906_0/inst/x_apb/x_wic_top/x_wic_awake_en/x_wic_20/int_pending_reg/Q
                         net (fo=3, routed)           2.069     4.006    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[36].KID_TRUE.x_pa_clic_kid/pad_vic_int_vld[0]
    SLICE_X80Y149        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.042 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[36].KID_TRUE.x_pa_clic_kid/int_pending_i_2__18/O
                         net (fo=1, routed)           0.262     4.304    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[36].KID_TRUE.x_pa_clic_kid/int_pending_i_2__18_n_0
    SLICE_X77Y148        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.340 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[36].KID_TRUE.x_pa_clic_kid/int_pending_i_1__23/O
                         net (fo=1, routed)           0.022     4.362    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[36].KID_TRUE.x_pa_clic_kid/int_pending_i_1__23_n_0
    SLICE_X77Y148        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[36].KID_TRUE.x_pa_clic_kid/int_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.785     4.465    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[36].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X77Y148        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[36].KID_TRUE.x_pa_clic_kid/int_pending_reg/C
                         clock pessimism             -0.175     4.290    
    SLICE_X77Y148        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.352    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[36].KID_TRUE.x_pa_clic_kid/int_pending_reg
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.362    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/ccvr_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.058ns (23.922%)  route 0.184ns (76.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.589ns (routing 0.509ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.566ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.589     1.757    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/i_pad_clk
    SLICE_X65Y121        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.815 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[32]/Q
                         net (fo=3, routed)           0.184     2.000    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/out[32]
    SLICE_X64Y119        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/ccvr_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.822     2.030    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/i_pad_clk
    SLICE_X64Y119        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/ccvr_reg[32]/C
                         clock pessimism             -0.101     1.929    
    SLICE_X64Y119        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.989    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/ccvr_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_0/stb_entry_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_wdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.216ns (8.388%)  route 2.359ns (91.612%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.471ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.703ns (routing 0.509ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.908ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.703     1.871    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_0/i_pad_clk
    SLICE_X83Y113        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_0/stb_entry_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.929 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_0/stb_entry_data_reg[15]/Q
                         net (fo=4, routed)           0.237     2.166    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_0/stb_entry_data[15]
    SLICE_X82Y111        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.093     2.259 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_0/my_dahbl_pad_hwdata[31]_INST_0_i_2/O
                         net (fo=3, routed)           0.901     3.159    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_0/stb_entry_data_reg[23]_0
    SLICE_X79Y111        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.065     3.224 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_0/my_dahbl_pad_hwdata[31]_INST_0/O
                         net (fo=12, routed)          1.222     4.446    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_wdata_reg[31]_1[16]
    SLICE_X79Y143        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.791     4.471    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_clk
    SLICE_X79Y143        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_wdata_reg[31]/C
                         clock pessimism             -0.097     4.374    
    SLICE_X79Y143        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.434    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/busif_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.434    
                         arrival time                           4.446    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.582%)  route 0.115ns (66.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.570ns (routing 0.509ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.566ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.570     1.738    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_i
    SLICE_X57Y119        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.796 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[13]/Q
                         net (fo=2, routed)           0.115     1.911    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_do_o[13]
    SLICE_X60Y119        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.794     2.002    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_i
    SLICE_X60Y119        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[12]/C
                         clock pessimism             -0.165     1.837    
    SLICE_X60Y119        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.899    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.057ns (33.153%)  route 0.115ns (66.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.554ns (routing 0.509ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.566ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.554     1.722    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_i
    SLICE_X61Y137        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.779 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.115     1.894    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_tcConfig[5120]_22[12]
    SLICE_X60Y138        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.770     1.978    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/S_DCLK_O
    SLICE_X60Y138        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[12]/C
                         clock pessimism             -0.158     1.820    
    SLICE_X60Y138        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.882    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_pwdata_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_load_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.144%)  route 0.098ns (62.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.722ns (routing 0.509ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.566ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.722     1.890    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/i_pad_clk
    SLICE_X71Y198        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_pwdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y198        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.948 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_pwdata_reg[29]/Q
                         net (fo=20, routed)          0.098     2.046    design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_load_reg[31]_0[29]
    SLICE_X73Y198        FDRE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_load_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.937     2.145    design_1_i/soc_e906_0/inst/x_apb/x_pmu/i_pad_clk
    SLICE_X73Y198        FDRE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_load_reg[29]/C
                         clock pessimism             -0.172     1.973    
    SLICE_X73Y198        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.033    design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_load_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/trans_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.092ns (52.588%)  route 0.083ns (47.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.733ns (routing 0.509ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.566ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.733     1.901    design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/i_pad_clk
    SLICE_X81Y189        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y189        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.961 r  design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/cur_state_reg[2]/Q
                         net (fo=17, routed)          0.074     2.035    design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/Q[1]
    SLICE_X80Y189        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.032     2.067 r  design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/trans_shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.009     2.076    design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/trans_shift_reg[2]_i_1_n_0
    SLICE_X80Y189        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/trans_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.965     2.173    design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/i_pad_clk
    SLICE_X80Y189        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/trans_shift_reg_reg[2]/C
                         clock pessimism             -0.172     2.001    
    SLICE_X80Y189        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.063    design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/trans_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.115ns (51.604%)  route 0.108ns (48.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.561ns (routing 0.509ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.566ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.561     1.729    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_i
    SLICE_X54Y119        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.787 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[2]/Q
                         net (fo=22, routed)          0.078     1.865    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[2]
    SLICE_X54Y121        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.057     1.922 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[0]_i_1/O
                         net (fo=1, routed)           0.030     1.952    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[0]
    SLICE_X54Y121        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.772     1.980    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_i
    SLICE_X54Y121        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism             -0.101     1.879    
    SLICE_X54Y121        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.939    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.061ns (35.961%)  route 0.109ns (64.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.565ns (routing 0.509ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.566ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.565     1.733    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[130]_0
    SLICE_X58Y69         FDRE                                         r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.794 r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[27]/Q
                         net (fo=2, routed)           0.109     1.902    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/Q[27]
    SLICE_X60Y71         FDRE                                         r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.785     1.993    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X60Y71         FDRE                                         r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[27]/C
                         clock pessimism             -0.165     1.827    
    SLICE_X60Y71         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.889    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.059ns (33.921%)  route 0.115ns (66.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      1.573ns (routing 0.509ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.566ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.573     1.741    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[130]_0
    SLICE_X55Y59         FDRE                                         r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.800 r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[101]/Q
                         net (fo=2, routed)           0.115     1.915    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/Q[101]
    SLICE_X55Y60         FDRE                                         r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.753     1.961    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X55Y60         FDRE                                         r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[101]/C
                         clock pessimism             -0.120     1.841    
    SLICE_X55Y60         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.901    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X1Y58  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X1Y58  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X1Y28  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X1Y28  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y25  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y25  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y26  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y58  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y58  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y58  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y58  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y58  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y58  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y58  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y58  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.309ns (12.945%)  route 2.078ns (87.055%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -7.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.570ns (routing 0.625ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.570     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y177       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     7.489 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.064     8.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X101Y173       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     8.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1/O
                         net (fo=4, routed)           0.293     8.987    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1_n_0
    SLICE_X101Y173       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     9.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.721     9.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                 14.968    

Slack (MET) :             19.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.291ns  (logic 5.262ns (63.470%)  route 3.029ns (36.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 52.925 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.392ns (routing 0.568ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.104    31.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X98Y173        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.961    32.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y171        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111    32.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.963    33.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X64Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.392    52.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.925    
                         clock uncertainty           -0.235    52.689    
    SLICE_X64Y170        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    52.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.615    
                         arrival time                         -33.291    
  -------------------------------------------------------------------
                         slack                                 19.325    

Slack (MET) :             19.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.291ns  (logic 5.262ns (63.470%)  route 3.029ns (36.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 52.925 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.392ns (routing 0.568ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.104    31.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X98Y173        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.961    32.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y171        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111    32.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.963    33.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X64Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.392    52.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.925    
                         clock uncertainty           -0.235    52.689    
    SLICE_X64Y170        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074    52.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.615    
                         arrival time                         -33.291    
  -------------------------------------------------------------------
                         slack                                 19.325    

Slack (MET) :             19.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.291ns  (logic 5.262ns (63.470%)  route 3.029ns (36.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 52.925 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.392ns (routing 0.568ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.104    31.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X98Y173        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.961    32.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y171        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111    32.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.963    33.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X64Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.392    52.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.925    
                         clock uncertainty           -0.235    52.689    
    SLICE_X64Y170        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    52.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.615    
                         arrival time                         -33.291    
  -------------------------------------------------------------------
                         slack                                 19.325    

Slack (MET) :             19.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.291ns  (logic 5.262ns (63.470%)  route 3.029ns (36.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 52.925 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.392ns (routing 0.568ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.104    31.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X98Y173        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.961    32.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y171        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111    32.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.963    33.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X64Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.392    52.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.000    52.925    
                         clock uncertainty           -0.235    52.689    
    SLICE_X64Y170        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    52.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         52.615    
                         arrival time                         -33.291    
  -------------------------------------------------------------------
                         slack                                 19.325    

Slack (MET) :             19.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.761ns  (logic 5.337ns (68.771%)  route 2.424ns (31.229%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 52.934 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.401ns (routing 0.568ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.104    31.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X98Y173        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.961    32.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y171        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098    32.315 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.096    32.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y171        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    32.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.262    32.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X64Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401    52.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X64Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.934    
                         clock uncertainty           -0.235    52.699    
    SLICE_X64Y172        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.074    52.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.625    
                         arrival time                         -32.761    
  -------------------------------------------------------------------
                         slack                                 19.864    

Slack (MET) :             19.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.761ns  (logic 5.337ns (68.771%)  route 2.424ns (31.229%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 52.934 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.401ns (routing 0.568ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.104    31.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X98Y173        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.961    32.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y171        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098    32.315 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.096    32.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y171        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    32.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.262    32.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X64Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401    52.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X64Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.934    
                         clock uncertainty           -0.235    52.699    
    SLICE_X64Y172        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    52.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.625    
                         arrival time                         -32.761    
  -------------------------------------------------------------------
                         slack                                 19.864    

Slack (MET) :             19.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.761ns  (logic 5.337ns (68.771%)  route 2.424ns (31.229%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 52.934 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.401ns (routing 0.568ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.104    31.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X98Y173        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.961    32.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y171        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098    32.315 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.096    32.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y171        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    32.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.262    32.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X64Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401    52.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X64Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.934    
                         clock uncertainty           -0.235    52.699    
    SLICE_X64Y172        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074    52.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.625    
                         arrival time                         -32.761    
  -------------------------------------------------------------------
                         slack                                 19.864    

Slack (MET) :             19.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.761ns  (logic 5.337ns (68.771%)  route 2.424ns (31.229%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 52.934 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.401ns (routing 0.568ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.104    31.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X98Y173        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.961    32.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y171        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098    32.315 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.096    32.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y171        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    32.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.262    32.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X64Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401    52.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X64Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.934    
                         clock uncertainty           -0.235    52.699    
    SLICE_X64Y172        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    52.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.625    
                         arrival time                         -32.761    
  -------------------------------------------------------------------
                         slack                                 19.864    

Slack (MET) :             19.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.761ns  (logic 5.337ns (68.771%)  route 2.424ns (31.229%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 52.934 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.401ns (routing 0.568ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.104    31.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X98Y173        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.961    32.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y171        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098    32.315 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.096    32.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y171        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    32.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.262    32.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X64Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401    52.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X64Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.934    
                         clock uncertainty           -0.235    52.699    
    SLICE_X64Y172        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.074    52.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.625    
                         arrival time                         -32.761    
  -------------------------------------------------------------------
                         slack                                 19.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.057ns (42.244%)  route 0.078ns (57.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.452ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    4.461ns
  Clock Net Delay (Source):      1.398ns (routing 0.568ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.625ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.398     2.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X61Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y151        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.078     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X61Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.612     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X61Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism             -4.461     2.991    
    SLICE_X61Y152        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.060     3.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.366ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    4.205ns
  Clock Net Delay (Source):      0.877ns (routing 0.344ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.383ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.877     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y181        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/Q
                         net (fo=2, routed)           0.035     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[18]
    SLICE_X98Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.991     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/C
                         clock pessimism             -4.205     2.162    
    SLICE_X98Y181        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.358ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    4.206ns
  Clock Net Delay (Source):      0.868ns (routing 0.344ns, distribution 0.524ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.383ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.868     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y178       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y178       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/Q
                         net (fo=2, routed)           0.035     2.221    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[2]
    SLICE_X100Y178       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.983     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y178       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/C
                         clock pessimism             -4.206     2.153    
    SLICE_X100Y178       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.363ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    4.204ns
  Clock Net Delay (Source):      0.874ns (routing 0.344ns, distribution 0.530ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.383ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.874     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y180        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/Q
                         net (fo=2, routed)           0.035     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]
    SLICE_X99Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.988     6.363    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/C
                         clock pessimism             -4.204     2.159    
    SLICE_X99Y180        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.373ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    4.206ns
  Clock Net Delay (Source):      0.882ns (routing 0.344ns, distribution 0.538ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.383ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.882     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X65Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y171        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     2.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X65Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.998     6.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X65Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.206     2.167    
    SLICE_X65Y171        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.204%)  route 0.039ns (49.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.337ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    4.204ns
  Clock Net Delay (Source):      0.849ns (routing 0.344ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.383ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.849     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y179        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/Q
                         net (fo=2, routed)           0.039     2.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[12]
    SLICE_X98Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.962     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/C
                         clock pessimism             -4.204     2.134    
    SLICE_X98Y179        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.372ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    4.206ns
  Clock Net Delay (Source):      0.881ns (routing 0.344ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.383ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.881     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y171        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.041     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X64Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.997     6.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism             -4.206     2.166    
    SLICE_X64Y171        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.060ns (31.215%)  route 0.132ns (68.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.425ns
    Source Clock Delay      (SCD):    2.912ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      1.379ns (routing 0.568ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.625ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.379     2.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X63Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.132     3.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q[2]_6[3]
    SLICE_X64Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.585     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X64Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -4.407     3.018    
    SLICE_X64Y154        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.078    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.080ns (40.562%)  route 0.117ns (59.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.433ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    4.405ns
  Clock Net Delay (Source):      1.386ns (routing 0.568ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.625ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.386     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X103Y173       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y173       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=34, routed)          0.097     3.074    dbg_hub/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X102Y173       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     3.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[27]_i_1/O
                         net (fo=1, routed)           0.020     3.116    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[27]
    SLICE_X102Y173       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.593     7.433    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y173       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
                         clock pessimism             -4.405     3.028    
    SLICE_X102Y173       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.088    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.750%)  route 0.041ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.375ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    4.206ns
  Clock Net Delay (Source):      0.885ns (routing 0.344ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.383ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.885     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X59Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.203 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.041     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X59Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.000     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X59Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -4.206     2.170    
    SLICE_X59Y166        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X1Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X61Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       49.606ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.419ns  (logic 0.076ns (18.138%)  route 0.343ns (81.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X64Y155        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.343     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X63Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X63Y155        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                 49.606    

Slack (MET) :             49.671ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.354ns  (logic 0.076ns (21.469%)  route 0.278ns (78.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X64Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.278     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X62Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X62Y155        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                 49.671    

Slack (MET) :             49.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.302ns  (logic 0.079ns (26.159%)  route 0.223ns (73.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X60Y155        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.223     0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X60Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X60Y154        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                 49.723    

Slack (MET) :             49.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.288ns  (logic 0.077ns (26.736%)  route 0.211ns (73.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X63Y154        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.211     0.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X62Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X62Y155        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                 49.737    

Slack (MET) :             49.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.285ns  (logic 0.080ns (28.070%)  route 0.205ns (71.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X63Y154        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.205     0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X62Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X62Y155        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 49.740    

Slack (MET) :             49.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.719%)  route 0.206ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X59Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.206     0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X59Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X59Y154        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 49.740    

Slack (MET) :             49.745ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.280ns  (logic 0.079ns (28.214%)  route 0.201ns (71.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X60Y155        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.201     0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X60Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X60Y154        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 49.745    

Slack (MET) :             49.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.228ns  (logic 0.081ns (35.526%)  route 0.147ns (64.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X60Y155        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.147     0.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X60Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X60Y154        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                 49.797    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.574ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.451ns  (logic 0.080ns (17.738%)  route 0.371ns (82.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X63Y155        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.371     0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X64Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y155        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  9.574    

Slack (MET) :             9.624ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.401ns  (logic 0.081ns (20.200%)  route 0.320ns (79.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X59Y156        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.320     0.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X59Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y156        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  9.624    

Slack (MET) :             9.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.394ns  (logic 0.079ns (20.051%)  route 0.315ns (79.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X59Y156        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.315     0.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X57Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y156        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  9.631    

Slack (MET) :             9.665ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.360ns  (logic 0.078ns (21.667%)  route 0.282ns (78.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X63Y155        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.282     0.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X64Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y155        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  9.665    

Slack (MET) :             9.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.331ns  (logic 0.079ns (23.867%)  route 0.252ns (76.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X59Y156        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.252     0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X59Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y156        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  9.694    

Slack (MET) :             9.700ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.325ns  (logic 0.081ns (24.923%)  route 0.244ns (75.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X60Y154        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.244     0.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y155        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  9.700    

Slack (MET) :             9.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.318ns  (logic 0.078ns (24.528%)  route 0.240ns (75.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X63Y155        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.240     0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X64Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y155        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  9.707    

Slack (MET) :             9.778ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.247ns  (logic 0.077ns (31.174%)  route 0.170ns (68.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X63Y155        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.170     0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X63Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y154        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  9.778    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[56]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.107ns (2.721%)  route 3.825ns (97.279%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 11.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.566ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.509ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.943     2.151    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/s00_axi_aclk
    SLICE_X26Y244        FDRE                                         r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.230 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           1.033     3.263    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn_bufg_place
    BUFGCE_X0Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.291 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1824, routed)        2.792     6.083    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/ciu_rst_ff_3rd_reg
    SLICE_X65Y124        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[56]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.575    11.743    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/i_pad_clk
    SLICE_X65Y124        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[56]/C
                         clock pessimism              0.097    11.840    
                         clock uncertainty           -0.130    11.710    
    SLICE_X65Y124        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.644    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[56]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[57]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.107ns (2.721%)  route 3.825ns (97.279%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 11.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.566ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.509ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.943     2.151    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/s00_axi_aclk
    SLICE_X26Y244        FDRE                                         r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.230 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           1.033     3.263    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn_bufg_place
    BUFGCE_X0Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.291 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1824, routed)        2.792     6.083    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/ciu_rst_ff_3rd_reg
    SLICE_X65Y124        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[57]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.575    11.743    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/i_pad_clk
    SLICE_X65Y124        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[57]/C
                         clock pessimism              0.097    11.840    
                         clock uncertainty           -0.130    11.710    
    SLICE_X65Y124        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    11.644    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[57]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[58]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.107ns (2.721%)  route 3.825ns (97.279%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 11.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.566ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.509ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.943     2.151    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/s00_axi_aclk
    SLICE_X26Y244        FDRE                                         r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.230 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           1.033     3.263    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn_bufg_place
    BUFGCE_X0Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.291 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1824, routed)        2.792     6.083    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/ciu_rst_ff_3rd_reg
    SLICE_X65Y124        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[58]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.575    11.743    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/i_pad_clk
    SLICE_X65Y124        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[58]/C
                         clock pessimism              0.097    11.840    
                         clock uncertainty           -0.130    11.710    
    SLICE_X65Y124        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.644    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[58]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[59]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.107ns (2.721%)  route 3.825ns (97.279%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 11.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.566ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.509ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.943     2.151    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/s00_axi_aclk
    SLICE_X26Y244        FDRE                                         r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.230 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           1.033     3.263    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn_bufg_place
    BUFGCE_X0Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.291 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1824, routed)        2.792     6.083    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/ciu_rst_ff_3rd_reg
    SLICE_X65Y124        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[59]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.575    11.743    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/i_pad_clk
    SLICE_X65Y124        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[59]/C
                         clock pessimism              0.097    11.840    
                         clock uncertainty           -0.130    11.710    
    SLICE_X65Y124        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.644    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[59]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[60]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.107ns (2.722%)  route 3.824ns (97.278%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.566ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.509ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.943     2.151    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/s00_axi_aclk
    SLICE_X26Y244        FDRE                                         r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.230 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           1.033     3.263    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn_bufg_place
    BUFGCE_X0Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.291 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1824, routed)        2.791     6.082    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/ciu_rst_ff_3rd_reg
    SLICE_X65Y124        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[60]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.577    11.745    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/i_pad_clk
    SLICE_X65Y124        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[60]/C
                         clock pessimism              0.097    11.842    
                         clock uncertainty           -0.130    11.712    
    SLICE_X65Y124        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.646    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[60]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[61]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.107ns (2.722%)  route 3.824ns (97.278%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.566ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.509ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.943     2.151    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/s00_axi_aclk
    SLICE_X26Y244        FDRE                                         r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.230 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           1.033     3.263    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn_bufg_place
    BUFGCE_X0Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.291 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1824, routed)        2.791     6.082    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/ciu_rst_ff_3rd_reg
    SLICE_X65Y124        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[61]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.577    11.745    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/i_pad_clk
    SLICE_X65Y124        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[61]/C
                         clock pessimism              0.097    11.842    
                         clock uncertainty           -0.130    11.712    
    SLICE_X65Y124        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    11.646    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[61]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[62]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.107ns (2.722%)  route 3.824ns (97.278%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.566ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.509ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.943     2.151    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/s00_axi_aclk
    SLICE_X26Y244        FDRE                                         r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.230 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           1.033     3.263    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn_bufg_place
    BUFGCE_X0Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.291 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1824, routed)        2.791     6.082    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/ciu_rst_ff_3rd_reg
    SLICE_X65Y124        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[62]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.577    11.745    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/i_pad_clk
    SLICE_X65Y124        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[62]/C
                         clock pessimism              0.097    11.842    
                         clock uncertainty           -0.130    11.712    
    SLICE_X65Y124        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    11.646    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[62]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[63]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.107ns (2.722%)  route 3.824ns (97.278%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.566ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.509ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.943     2.151    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/s00_axi_aclk
    SLICE_X26Y244        FDRE                                         r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.230 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           1.033     3.263    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn_bufg_place
    BUFGCE_X0Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.291 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1824, routed)        2.791     6.082    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/ciu_rst_ff_3rd_reg
    SLICE_X65Y124        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[63]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.577    11.745    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/i_pad_clk
    SLICE_X65Y124        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[63]/C
                         clock pessimism              0.097    11.842    
                         clock uncertainty           -0.130    11.712    
    SLICE_X65Y124        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.646    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[63]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.107ns (2.721%)  route 3.825ns (97.279%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.566ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.509ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.943     2.151    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/s00_axi_aclk
    SLICE_X26Y244        FDRE                                         r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.230 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           1.033     3.263    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn_bufg_place
    BUFGCE_X0Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.291 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1824, routed)        2.792     6.083    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/ciu_rst_ff_3rd_reg
    SLICE_X65Y120        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.584    11.752    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/i_pad_clk
    SLICE_X65Y120        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[24]/C
                         clock pessimism              0.097    11.849    
                         clock uncertainty           -0.130    11.720    
    SLICE_X65Y120        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.654    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.107ns (2.721%)  route 3.825ns (97.279%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.566ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.509ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.943     2.151    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/s00_axi_aclk
    SLICE_X26Y244        FDRE                                         r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.230 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           1.033     3.263    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn_bufg_place
    BUFGCE_X0Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.291 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1824, routed)        2.792     6.083    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/ciu_rst_ff_3rd_reg
    SLICE_X65Y120        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.584    11.752    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/i_pad_clk
    SLICE_X65Y120        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[25]/C
                         clock pessimism              0.097    11.849    
                         clock uncertainty           -0.130    11.720    
    SLICE_X65Y120        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    11.654    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  5.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.040ns (37.383%)  route 0.067ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.960ns (routing 0.310ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.351ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.960     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y157        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.067     1.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X60Y157        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.087     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y157        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.147     1.112    
    SLICE_X60Y157        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[123].KID_TRUE.x_pa_clic_kid/clicintattr_shv_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.082ns (3.023%)  route 2.631ns (96.977%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.683ns (routing 0.509ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.908ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.683     1.851    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/i_pad_clk
    SLICE_X83Y137        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.909 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.645     3.554    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b_bufg_place
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=5501, routed)        0.986     4.564    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[123].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_1
    SLICE_X90Y167        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[123].KID_TRUE.x_pa_clic_kid/clicintattr_shv_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.882     4.562    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[123].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X90Y167        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[123].KID_TRUE.x_pa_clic_kid/clicintattr_shv_reg/C
                         clock pessimism             -0.097     4.465    
    SLICE_X90Y167        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     4.433    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[123].KID_TRUE.x_pa_clic_kid/clicintattr_shv_reg
  -------------------------------------------------------------------
                         required time                         -4.433    
                         arrival time                           4.564    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[123].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.082ns (3.023%)  route 2.631ns (96.977%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.683ns (routing 0.509ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.908ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.683     1.851    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/i_pad_clk
    SLICE_X83Y137        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.909 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.645     3.554    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b_bufg_place
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=5501, routed)        0.986     4.564    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[123].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_1
    SLICE_X90Y167        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[123].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.882     4.562    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[123].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X90Y167        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[123].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]/C
                         clock pessimism             -0.097     4.465    
    SLICE_X90Y167        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.032     4.433    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[123].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.433    
                         arrival time                           4.564    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[120].KID_TRUE.x_pa_clic_kid/clicintattr_shv_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.082ns (3.023%)  route 2.631ns (96.977%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.561ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.683ns (routing 0.509ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.908ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.683     1.851    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/i_pad_clk
    SLICE_X83Y137        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.909 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.645     3.554    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b_bufg_place
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=5501, routed)        0.986     4.564    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[120].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_8
    SLICE_X90Y166        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[120].KID_TRUE.x_pa_clic_kid/clicintattr_shv_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.881     4.561    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[120].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X90Y166        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[120].KID_TRUE.x_pa_clic_kid/clicintattr_shv_reg/C
                         clock pessimism             -0.097     4.464    
    SLICE_X90Y166        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.032     4.432    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[120].KID_TRUE.x_pa_clic_kid/clicintattr_shv_reg
  -------------------------------------------------------------------
                         required time                         -4.432    
                         arrival time                           4.564    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[120].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.082ns (3.023%)  route 2.631ns (96.977%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.561ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.683ns (routing 0.509ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.908ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.683     1.851    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/i_pad_clk
    SLICE_X83Y137        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.909 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.645     3.554    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b_bufg_place
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=5501, routed)        0.986     4.564    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[120].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_8
    SLICE_X90Y166        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[120].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.881     4.561    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[120].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X90Y166        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[120].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/C
                         clock pessimism             -0.097     4.464    
    SLICE_X90Y166        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.032     4.432    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[120].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.432    
                         arrival time                           4.564    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[124].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.082ns (3.023%)  route 2.631ns (96.977%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.561ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.683ns (routing 0.509ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.908ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.683     1.851    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/i_pad_clk
    SLICE_X83Y137        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.909 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.645     3.554    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b_bufg_place
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=5501, routed)        0.986     4.564    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[124].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_10
    SLICE_X90Y166        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[124].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.881     4.561    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[124].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X90Y166        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[124].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]/C
                         clock pessimism             -0.097     4.464    
    SLICE_X90Y166        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.032     4.432    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[124].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.432    
                         arrival time                           4.564    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.082ns (3.020%)  route 2.633ns (96.980%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.563ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.683ns (routing 0.509ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.908ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.683     1.851    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/i_pad_clk
    SLICE_X83Y137        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.909 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.645     3.554    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b_bufg_place
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=5501, routed)        0.988     4.566    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_2
    SLICE_X90Y169        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.883     4.563    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X90Y169        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[0]/C
                         clock pessimism             -0.097     4.466    
    SLICE_X90Y169        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.032     4.434    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.434    
                         arrival time                           4.566    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.082ns (3.020%)  route 2.633ns (96.980%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.563ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.683ns (routing 0.509ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.908ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.683     1.851    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/i_pad_clk
    SLICE_X83Y137        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.909 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.645     3.554    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b_bufg_place
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=5501, routed)        0.988     4.566    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_2
    SLICE_X90Y169        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.883     4.563    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X90Y169        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[1]/C
                         clock pessimism             -0.097     4.466    
    SLICE_X90Y169        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.032     4.434    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.434    
                         arrival time                           4.566    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.082ns (3.020%)  route 2.633ns (96.980%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.563ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.683ns (routing 0.509ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.908ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.683     1.851    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/i_pad_clk
    SLICE_X83Y137        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.909 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.645     3.554    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b_bufg_place
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=5501, routed)        0.988     4.566    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_2
    SLICE_X90Y169        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.883     4.563    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X90Y169        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]/C
                         clock pessimism             -0.097     4.466    
    SLICE_X90Y169        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.032     4.434    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[130].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.434    
                         arrival time                           4.566    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[131].KID_TRUE.x_pa_clic_kid/int_prio_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.082ns (3.020%)  route 2.633ns (96.980%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        2.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.563ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.683ns (routing 0.509ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.908ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.683     1.851    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/i_pad_clk
    SLICE_X83Y137        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.909 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.645     3.554    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b_bufg_place
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg_bufg_place/O
                         net (fo=5501, routed)        0.988     4.566    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[131].KID_TRUE.x_pa_clic_kid/int_prio_reg[2]_2
    SLICE_X90Y169        FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[131].KID_TRUE.x_pa_clic_kid/int_prio_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=26621, routed)       1.900     2.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/i_pad_clk
    SLICE_X66Y211        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.258 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_shv_i_6/O
                         net (fo=1, routed)           0.394     2.652    design_1_i/soc_e906_0/inst_n_202
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.680 r  design_1_i/soc_e906_0/clicintattr_shv_reg_i_2/O
    X2Y1 (CLOCK_ROOT)    net (fo=1119, routed)        1.883     4.563    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[131].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X90Y169        FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[131].KID_TRUE.x_pa_clic_kid/int_prio_reg[0]/C
                         clock pessimism             -0.097     4.466    
    SLICE_X90Y169        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.032     4.434    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[131].KID_TRUE.x_pa_clic_kid/int_prio_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.434    
                         arrival time                           4.566    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.267ns (9.640%)  route 2.503ns (90.360%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 52.935 - 50.000 ) 
    Source Clock Delay      (SCD):    7.423ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.625ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.568ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.583     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y177       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.753     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X102Y177       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.575     8.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y173        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.174    10.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X64Y171        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.402    52.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.404    57.339    
                         clock uncertainty           -0.035    57.304    
    SLICE_X64Y171        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    57.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.238    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                 47.045    

Slack (MET) :             47.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.267ns (9.640%)  route 2.503ns (90.360%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 52.935 - 50.000 ) 
    Source Clock Delay      (SCD):    7.423ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.625ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.568ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.583     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y177       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.753     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X102Y177       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.575     8.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y173        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.174    10.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X64Y171        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.402    52.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.404    57.339    
                         clock uncertainty           -0.035    57.304    
    SLICE_X64Y171        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    57.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.238    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                 47.045    

Slack (MET) :             47.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.267ns (9.651%)  route 2.500ns (90.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 52.934 - 50.000 ) 
    Source Clock Delay      (SCD):    7.423ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.625ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.568ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.583     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y177       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.753     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X102Y177       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.575     8.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y173        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.171    10.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X64Y171        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401    52.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.404    57.338    
                         clock uncertainty           -0.035    57.303    
    SLICE_X64Y171        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    57.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.237    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 47.047    

Slack (MET) :             47.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.267ns (9.651%)  route 2.500ns (90.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 52.934 - 50.000 ) 
    Source Clock Delay      (SCD):    7.423ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.625ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.568ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.583     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y177       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.753     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X102Y177       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.575     8.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y173        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.171    10.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X64Y171        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401    52.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.404    57.338    
                         clock uncertainty           -0.035    57.303    
    SLICE_X64Y171        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    57.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.237    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 47.047    

Slack (MET) :             47.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.267ns (9.651%)  route 2.500ns (90.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 52.934 - 50.000 ) 
    Source Clock Delay      (SCD):    7.423ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.625ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.568ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.583     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y177       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.753     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X102Y177       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.575     8.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y173        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.171    10.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X64Y171        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401    52.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.404    57.338    
                         clock uncertainty           -0.035    57.303    
    SLICE_X64Y171        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    57.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.237    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 47.047    

Slack (MET) :             47.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.267ns (9.651%)  route 2.500ns (90.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 52.934 - 50.000 ) 
    Source Clock Delay      (SCD):    7.423ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.625ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.568ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.583     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y177       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.753     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X102Y177       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.575     8.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y173        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.171    10.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X64Y171        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401    52.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.404    57.338    
                         clock uncertainty           -0.035    57.303    
    SLICE_X64Y171        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    57.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.237    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 47.047    

Slack (MET) :             47.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.267ns (9.651%)  route 2.500ns (90.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 52.934 - 50.000 ) 
    Source Clock Delay      (SCD):    7.423ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.625ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.568ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.583     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y177       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.753     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X102Y177       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.575     8.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y173        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.171    10.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X64Y171        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401    52.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.404    57.338    
                         clock uncertainty           -0.035    57.303    
    SLICE_X64Y171        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    57.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.237    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 47.047    

Slack (MET) :             47.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.267ns (9.651%)  route 2.500ns (90.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 52.934 - 50.000 ) 
    Source Clock Delay      (SCD):    7.423ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.625ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.568ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.583     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y177       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.753     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X102Y177       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.575     8.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y173        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.171    10.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X64Y171        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401    52.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.404    57.338    
                         clock uncertainty           -0.035    57.303    
    SLICE_X64Y171        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    57.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.237    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 47.047    

Slack (MET) :             47.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.267ns (9.651%)  route 2.500ns (90.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 52.934 - 50.000 ) 
    Source Clock Delay      (SCD):    7.423ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.625ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.568ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.583     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y177       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.753     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X102Y177       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.575     8.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y173        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.171    10.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X64Y171        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401    52.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.404    57.338    
                         clock uncertainty           -0.035    57.303    
    SLICE_X64Y171        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    57.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.237    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 47.047    

Slack (MET) :             47.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.267ns (9.651%)  route 2.500ns (90.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 52.934 - 50.000 ) 
    Source Clock Delay      (SCD):    7.423ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.625ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.568ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.583     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y177       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.753     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X102Y177       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.575     8.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y173        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.171    10.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X64Y171        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401    52.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.404    57.338    
                         clock uncertainty           -0.035    57.303    
    SLICE_X64Y171        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    57.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.237    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 47.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.335%)  route 0.099ns (71.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.367ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.878ns (routing 0.344ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.383ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.878     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.099     2.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X59Y154        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.992     6.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X59Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -4.161     2.206    
    SLICE_X59Y154        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.040ns (25.478%)  route 0.117ns (74.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.374ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.882ns (routing 0.344ns, distribution 0.538ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.383ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.882     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y155        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y155        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.201 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.117     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X58Y156        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.999     6.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.161     2.214    
    SLICE_X58Y156        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.694%)  route 0.126ns (76.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.368ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.878ns (routing 0.344ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.383ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.878     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.126     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X60Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.993     6.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -4.161     2.207    
    SLICE_X60Y155        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.694%)  route 0.126ns (76.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.368ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.878ns (routing 0.344ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.383ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.878     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.126     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X60Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.993     6.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -4.161     2.207    
    SLICE_X60Y155        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.694%)  route 0.126ns (76.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.368ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    4.161ns
  Clock Net Delay (Source):      0.878ns (routing 0.344ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.383ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.878     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y154        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.126     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X60Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.993     6.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -4.161     2.207    
    SLICE_X60Y155        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.055%)  route 0.105ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.366ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    4.192ns
  Clock Net Delay (Source):      0.867ns (routing 0.344ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.383ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.867     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.185 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.991     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.192     2.174    
    SLICE_X64Y155        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.055%)  route 0.105ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.366ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    4.192ns
  Clock Net Delay (Source):      0.867ns (routing 0.344ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.383ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.867     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.185 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.991     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.192     2.174    
    SLICE_X64Y155        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.055%)  route 0.105ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.366ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    4.192ns
  Clock Net Delay (Source):      0.867ns (routing 0.344ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.383ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.867     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.185 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.991     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X64Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.192     2.174    
    SLICE_X64Y155        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.055%)  route 0.105ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.366ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    4.192ns
  Clock Net Delay (Source):      0.867ns (routing 0.344ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.383ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.867     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.185 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.991     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X64Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.192     2.174    
    SLICE_X64Y155        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.055%)  route 0.105ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.366ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    4.192ns
  Clock Net Delay (Source):      0.867ns (routing 0.344ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.383ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.867     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.185 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X64Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.991     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X64Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -4.192     2.174    
    SLICE_X64Y155        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.136    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.771ns  (logic 0.123ns (15.953%)  route 0.648ns (84.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.579ns (routing 0.509ns, distribution 1.070ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.476     0.476    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X50Y232        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     0.599 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.172     0.771    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y231        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.579     1.747    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y231        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.050ns (14.925%)  route 0.285ns (85.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.109ns (routing 0.351ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.220     0.220    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X50Y232        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.050     0.270 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.065     0.335    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y231        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.109     1.281    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y231        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           216 Endpoints
Min Delay           216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.754ns  (logic 0.623ns (35.519%)  route 1.131ns (64.481%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.566ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.509ns, distribution 1.043ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.825     2.033    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X63Y104        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     2.425 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.545     2.970    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X61Y104        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.126 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.152    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.167 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.193    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X61Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     3.253 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.534     3.787    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X55Y113        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.552     1.720    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X55Y113        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.598ns  (logic 0.441ns (27.597%)  route 1.157ns (72.403%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.566ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.509ns, distribution 1.013ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.772     1.980    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X61Y160        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        SRL16E (Prop_C5LUT_SLICEM_CLK_Q)
                                                      0.374     2.354 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/Q
                         net (fo=1, routed)           0.522     2.876    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_2
    SLICE_X61Y161        CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.067     2.943 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.635     3.578    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X55Y153        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.522     1.690    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X55Y153        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.548ns  (logic 0.544ns (35.142%)  route 1.004ns (64.858%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.566ns, distribution 1.221ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.509ns, distribution 1.041ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.787     1.995    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X61Y96         SRL16E                                       r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.376     2.371 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.437     2.808    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_4
    SLICE_X61Y97         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     2.901 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.927    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y98         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.942 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.968    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X61Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     3.028 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.515     3.543    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X56Y113        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.550     1.718    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X56Y113        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.504ns  (logic 0.623ns (41.423%)  route 0.881ns (58.577%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.566ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.509ns, distribution 1.043ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.821     2.029    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X64Y109        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     2.421 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.319     2.740    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X63Y109        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.896 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.922    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X63Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.937 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.963    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X63Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     3.023 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.510     3.533    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X55Y113        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.552     1.720    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X55Y113        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.457ns  (logic 0.703ns (48.250%)  route 0.754ns (51.750%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.566ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.509ns, distribution 1.046ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.797     2.005    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X50Y134        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.399 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.317     2.716    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X50Y135        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.875 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.901    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X50Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     2.961 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.353     3.314    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/DOUT_O
    SLICE_X54Y135        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.404 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.058     3.462    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X54Y135        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.555     1.723    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X54Y135        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.456ns  (logic 0.579ns (39.766%)  route 0.877ns (60.234%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.566ns, distribution 1.219ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.509ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.785     1.993    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X54Y114        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     2.380 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.429     2.809    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X53Y114        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.926 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.952    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X53Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.967 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.993    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X53Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     3.053 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.396     3.449    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X56Y116        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.557     1.725    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X56Y116        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.443ns  (logic 0.628ns (43.520%)  route 0.815ns (56.480%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.566ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.509ns, distribution 1.047ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.792     2.000    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X61Y100        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.394 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.308     2.702    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X61Y101        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.861 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.887    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.902 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.928    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X61Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     2.988 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.455     3.443    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X57Y111        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.556     1.724    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X57Y111        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.430ns  (logic 0.570ns (39.860%)  route 0.860ns (60.140%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.566ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.509ns, distribution 1.031ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.789     1.997    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X56Y113        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     2.389 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.220     2.609    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.765 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.791    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X56Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     2.813 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.614     3.427    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X53Y129        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.540     1.708    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CLK_I
    SLICE_X53Y129        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.451ns  (logic 0.774ns (53.343%)  route 0.677ns (46.657%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.566ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.509ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.766     1.974    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X50Y142        SRLC32E                                      r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.368 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.349     2.717    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X50Y143        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.876 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.902    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X50Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     2.962 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.284     3.246    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X50Y151        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     3.407 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.018     3.425    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X50Y151        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.527     1.695    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X50Y151        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.372ns  (logic 0.748ns (54.519%)  route 0.624ns (45.481%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.566ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.509ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.769     1.977    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X53Y136        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.371 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.429     2.800    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X53Y137        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.959 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.985    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X53Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     3.045 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.151     3.196    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X54Y137        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     3.331 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.018     3.349    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X54Y137        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.553     1.721    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X54Y137        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.531%)  route 0.037ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.310ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.351ns, distribution 0.735ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.959     1.098    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X52Y133        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y133        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.137 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/Q
                         net (fo=2, routed)           0.037     1.173    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[6]
    SLICE_X52Y133        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.086     1.258    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X52Y133        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.092ns  (logic 0.039ns (42.617%)  route 0.053ns (57.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.310ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.351ns, distribution 0.721ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.948     1.087    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X51Y158        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y158        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.126 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.053     1.178    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X51Y158        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.072     1.244    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X51Y158        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.310ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.351ns, distribution 0.726ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.954     1.093    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X51Y137        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.132 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]/Q
                         net (fo=2, routed)           0.050     1.182    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[11]
    SLICE_X51Y137        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.077     1.249    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X51Y137        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.894%)  route 0.054ns (58.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.310ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.351ns, distribution 0.726ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.950     1.089    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X52Y153        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y153        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.128 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.054     1.182    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X52Y153        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.077     1.249    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X52Y153        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.337%)  route 0.042ns (51.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.310ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.351ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.962     1.101    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X54Y133        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y133        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.140 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/Q
                         net (fo=2, routed)           0.042     1.182    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[1]
    SLICE_X54Y133        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.089     1.261    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X54Y133        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.949ns (routing 0.310ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.351ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.949     1.088    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X51Y146        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.127 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/Q
                         net (fo=2, routed)           0.056     1.183    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[6]
    SLICE_X51Y145        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.084     1.256    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X51Y145        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.039ns (42.004%)  route 0.054ns (57.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.958ns (routing 0.310ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.351ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.958     1.097    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X55Y139        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.136 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.054     1.189    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X55Y139        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.085     1.257    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X55Y139        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.383%)  route 0.055ns (58.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.958ns (routing 0.310ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.351ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.958     1.097    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X54Y158        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y158        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.136 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q
                         net (fo=2, routed)           0.055     1.191    design_1_i/ila_0/inst/ila_core_inst/debug_data_in[0]
    SLICE_X55Y158        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.081     1.253    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X55Y158        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.520%)  route 0.060ns (60.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.310ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.351ns, distribution 0.720ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.954     1.093    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X52Y158        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y158        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.132 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=2, routed)           0.060     1.191    design_1_i/ila_0/inst/ila_core_inst/capture_qual_ctrl_1[0]
    SLICE_X52Y157        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.071     1.243    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y157        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.668%)  route 0.059ns (60.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.958ns (routing 0.310ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.351ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.958     1.097    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X54Y158        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y158        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.136 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=2, routed)           0.059     1.195    design_1_i/ila_0/inst/ila_core_inst/debug_data_in[1]
    SLICE_X55Y158        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.081     1.253    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X55Y158        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.794ns  (logic 0.080ns (10.082%)  route 0.714ns (89.918%))
  Logic Levels:           0  
  Clock Path Skew:        -5.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    7.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.596ns (routing 0.625ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.509ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.596     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y158        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     7.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.714     8.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X59Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.541     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X59Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.078ns (10.272%)  route 0.681ns (89.728%))
  Logic Levels:           0  
  Clock Path Skew:        -5.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    7.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.625ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.509ns, distribution 1.053ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.594     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y158        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     7.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.681     8.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X63Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.562     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X63Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.697ns  (logic 0.080ns (11.472%)  route 0.617ns (88.528%))
  Logic Levels:           0  
  Clock Path Skew:        -5.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    7.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.596ns (routing 0.625ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.509ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.596     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y158        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     7.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.617     8.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X59Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.541     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X59Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.301ns (45.060%)  route 0.367ns (54.940%))
  Logic Levels:           0  
  Clock Path Skew:        -5.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    7.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.625ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.509ns, distribution 1.028ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.612     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X61Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     7.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.367     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.537     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X60Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.079ns (11.913%)  route 0.584ns (88.087%))
  Logic Levels:           0  
  Clock Path Skew:        -5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    7.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.625ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.509ns, distribution 1.039ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.594     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y158        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.584     8.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
    SLICE_X60Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.548     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X60Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.613ns  (logic 0.295ns (48.124%)  route 0.318ns (51.876%))
  Logic Levels:           0  
  Clock Path Skew:        -5.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    7.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.625ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.509ns, distribution 1.028ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.612     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X61Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     7.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.318     8.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X58Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.537     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X58Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.607ns  (logic 0.304ns (50.082%)  route 0.303ns (49.918%))
  Logic Levels:           0  
  Clock Path Skew:        -5.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    7.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.625ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.509ns, distribution 1.024ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.612     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X61Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.304     7.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.303     8.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X59Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.533     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X59Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.603ns  (logic 0.288ns (47.761%)  route 0.315ns (52.239%))
  Logic Levels:           0  
  Clock Path Skew:        -5.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    7.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.625ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.509ns, distribution 1.028ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.612     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X61Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     7.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.315     8.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X58Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.537     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X58Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.583ns  (logic 0.078ns (13.371%)  route 0.505ns (86.629%))
  Logic Levels:           0  
  Clock Path Skew:        -5.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    7.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.596ns (routing 0.625ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.509ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.596     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y158        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     7.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.505     8.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[4]
    SLICE_X59Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.541     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X59Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.565ns  (logic 0.281ns (49.734%)  route 0.284ns (50.265%))
  Logic Levels:           0  
  Clock Path Skew:        -5.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    7.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.625ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.509ns, distribution 1.022ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.614     7.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X61Y153        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     7.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.284     8.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X61Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.531     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X61Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.300%)  route 0.067ns (63.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.869ns (routing 0.344ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.351ns, distribution 0.744ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.869     2.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X64Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y164        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.067     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X64Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.095     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X64Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.041ns (41.837%)  route 0.057ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.879ns (routing 0.344ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.351ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.879     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y155        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.057     2.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X60Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.084     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.344ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.351ns, distribution 0.745ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.885     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X59Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.203 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.055     2.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X59Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.096     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X59Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.925%)  route 0.059ns (60.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.344ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.351ns, distribution 0.741ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.885     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X59Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y166        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.203 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.059     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X59Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.092     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X59Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.521%)  route 0.060ns (60.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.344ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.351ns, distribution 0.745ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.888     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X59Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y166        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.060     2.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X59Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.096     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X59Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.038ns (35.957%)  route 0.068ns (64.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.883ns (routing 0.344ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.351ns, distribution 0.732ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.883     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y158        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.068     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X59Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.083     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X59Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.040ns (37.981%)  route 0.065ns (62.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.344ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.351ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.885     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X59Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.065     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X60Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.088     1.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X60Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (36.987%)  route 0.066ns (63.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.344ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.351ns, distribution 0.745ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.885     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X59Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y166        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.203 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/Q
                         net (fo=2, routed)           0.066     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[20]
    SLICE_X59Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.096     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X59Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.041ns (33.064%)  route 0.083ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.866ns (routing 0.344ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.351ns, distribution 0.736ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.866     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.083     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X62Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.087     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X62Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.038ns (35.289%)  route 0.070ns (64.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.883ns (routing 0.344ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.351ns, distribution 0.732ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.883     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y158        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.070     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X59Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.083     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X59Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.516ns  (logic 0.295ns (19.459%)  route 1.221ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.566ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.568ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.779     1.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X63Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y152        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     2.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           1.221     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X64Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.375     2.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X64Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.213ns  (logic 0.079ns (6.514%)  route 1.134ns (93.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.566ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.568ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.757     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X64Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.134     3.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X66Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.268     2.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X66Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.212ns  (logic 0.079ns (6.519%)  route 1.133ns (93.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.566ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.568ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.757     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X64Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.133     3.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X66Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.270     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X66Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.212ns  (logic 0.079ns (6.519%)  route 1.133ns (93.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.566ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.568ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.757     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X64Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.133     3.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X66Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.270     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X66Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.212ns  (logic 0.079ns (6.519%)  route 1.133ns (93.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.566ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.568ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.757     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X64Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.133     3.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X66Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.270     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X66Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.079ns (7.220%)  route 1.015ns (92.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.566ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.568ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.757     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X64Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.015     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X66Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.269     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X66Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.079ns (7.220%)  route 1.015ns (92.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.566ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.568ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.757     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X64Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.015     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X66Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.269     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X66Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.079ns (7.220%)  route 1.015ns (92.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.566ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.568ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.757     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X64Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.015     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X66Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.269     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X66Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.079ns (7.220%)  route 1.015ns (92.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.566ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.568ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.757     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X64Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.015     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X66Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.269     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X66Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.965ns  (logic 0.304ns (31.503%)  route 0.661ns (68.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.566ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.568ns, distribution 0.815ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.779     1.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X63Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y152        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.304     2.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.661     2.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X64Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.383     2.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X64Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        5.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.356ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.966ns (routing 0.310ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.383ns, distribution 0.598ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.966     1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X63Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y155        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.064     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X63Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.981     6.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X63Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.372ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.310ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.383ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.959     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X60Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y168        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X60Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.997     6.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X60Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        5.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.372ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.310ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.383ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.960     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X59Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.080     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X59Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.997     6.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X59Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.372ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.310ns, distribution 0.653ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.383ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.963     1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X60Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y170        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.079     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X60Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.997     6.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X60Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.372ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.310ns, distribution 0.653ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.383ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.963     1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X59Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y171        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X59Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.997     6.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X59Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.361ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.964ns (routing 0.310ns, distribution 0.654ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.383ns, distribution 0.603ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.964     1.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X62Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.079     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X62Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.986     6.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X62Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        5.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.375ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.310ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.383ns, distribution 0.617ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.960     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X61Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y167        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X61Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.000     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X61Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        5.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.376ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.310ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.383ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.961     1.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X61Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y169        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X61Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.001     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X61Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        5.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.376ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.310ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.383ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.961     1.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X61Y171        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y171        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X61Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.001     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X61Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.364ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.967ns (routing 0.310ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.383ns, distribution 0.606ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       0.967     1.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X62Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X62Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.989     6.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X62Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.495ns  (logic 0.079ns (15.962%)  route 0.416ns (84.038%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
    SLICE_X68Y27         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/Q
                         net (fo=5, routed)           0.416     0.495    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg_0
    SLICE_X69Y27         FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.494ns  (logic 0.079ns (15.995%)  route 0.415ns (84.005%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
    SLICE_X68Y27         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/Q
                         net (fo=5, routed)           0.415     0.494    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg_0
    SLICE_X69Y27         FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.494ns  (logic 0.079ns (15.995%)  route 0.415ns (84.005%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
    SLICE_X68Y27         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/Q
                         net (fo=5, routed)           0.415     0.494    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg_0
    SLICE_X69Y27         FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.446ns  (logic 0.238ns (53.363%)  route 0.208ns (46.637%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4_reg/C
    SLICE_X69Y27         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4_reg/Q
                         net (fo=1, routed)           0.193     0.274    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4
    SLICE_X69Y27         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.431 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_i_1/O
                         net (fo=1, routed)           0.015     0.446    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_i_1_n_0
    SLICE_X69Y27         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.349ns  (logic 0.079ns (22.636%)  route 0.270ns (77.364%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg/C
    SLICE_X69Y27         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg/Q
                         net (fo=1, routed)           0.270     0.349    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg_n_0
    SLICE_X68Y27         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.340ns  (logic 0.081ns (23.847%)  route 0.259ns (76.153%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/C
    SLICE_X68Y27         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/Q
                         net (fo=2, routed)           0.259     0.340    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3
    SLICE_X69Y27         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.247ns  (logic 0.079ns (31.979%)  route 0.168ns (68.021%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
    SLICE_X68Y27         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/Q
                         net (fo=5, routed)           0.168     0.247    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg_0
    SLICE_X68Y27         FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.247ns  (logic 0.079ns (31.979%)  route 0.168ns (68.021%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
    SLICE_X68Y27         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/Q
                         net (fo=5, routed)           0.168     0.247    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg_0
    SLICE_X68Y27         FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.237ns  (logic 0.079ns (33.333%)  route 0.158ns (66.667%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/C
    SLICE_X68Y27         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/Q
                         net (fo=1, routed)           0.158     0.237    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg_n_0
    SLICE_X68Y27         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/C
    SLICE_X68Y27         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/Q
                         net (fo=1, routed)           0.058     0.097    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg_n_0
    SLICE_X68Y27         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.110ns  (logic 0.039ns (35.557%)  route 0.071ns (64.443%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
    SLICE_X68Y27         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/Q
                         net (fo=5, routed)           0.071     0.110    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg_0
    SLICE_X68Y27         FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.110ns  (logic 0.039ns (35.557%)  route 0.071ns (64.443%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
    SLICE_X68Y27         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/Q
                         net (fo=5, routed)           0.071     0.110    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg_0
    SLICE_X68Y27         FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.147ns  (logic 0.040ns (27.146%)  route 0.107ns (72.854%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/C
    SLICE_X68Y27         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/Q
                         net (fo=2, routed)           0.107     0.147    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3
    SLICE_X69Y27         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.151ns  (logic 0.073ns (48.233%)  route 0.078ns (51.767%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/C
    SLICE_X68Y27         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.040 f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/Q
                         net (fo=2, routed)           0.072     0.112    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3
    SLICE_X69Y27         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.145 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_i_1/O
                         net (fo=1, routed)           0.006     0.151    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_i_1_n_0
    SLICE_X69Y27         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.152ns  (logic 0.039ns (25.658%)  route 0.113ns (74.342%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg/C
    SLICE_X69Y27         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg/Q
                         net (fo=1, routed)           0.113     0.152    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg_n_0
    SLICE_X68Y27         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.039ns (17.616%)  route 0.182ns (82.384%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
    SLICE_X68Y27         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/Q
                         net (fo=5, routed)           0.182     0.221    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg_0
    SLICE_X69Y27         FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.039ns (17.616%)  route 0.182ns (82.384%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
    SLICE_X68Y27         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/Q
                         net (fo=5, routed)           0.182     0.221    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg_0
    SLICE_X69Y27         FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.039ns (17.616%)  route 0.182ns (82.384%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/C
    SLICE_X68Y27         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/Q
                         net (fo=5, routed)           0.182     0.221    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg_0
    SLICE_X69Y27         FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_pad_uart0_sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.060ns  (logic 1.139ns (22.508%)  route 3.921ns (77.492%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.566ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.954     2.162    design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/i_pad_clk
    SLICE_X81Y189        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y189        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.242 r  design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/cur_state_reg[2]/Q
                         net (fo=17, routed)          0.260     2.503    design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/Q[1]
    SLICE_X80Y191        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.602 r  design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/o_pad_uart0_sout_INST_0_i_1/O
                         net (fo=1, routed)           0.039     2.641    design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/o_pad_uart0_sout_INST_0_i_1_n_0
    SLICE_X80Y191        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.676 r  design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/o_pad_uart0_sout_INST_0/O
                         net (fo=3, routed)           3.622     6.298    o_pad_uart0_sout_OBUF
    C19                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.925     7.223 r  o_pad_uart0_sout_OBUF_inst/O
                         net (fo=0)                   0.000     7.223    o_pad_uart0_sout
    C19                                                               r  o_pad_uart0_sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.940ns  (logic 0.107ns (2.716%)  route 3.833ns (97.284%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.566ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.943     2.151    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/s00_axi_aclk
    SLICE_X26Y244        FDRE                                         r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.230 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           1.033     3.263    design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn_bufg_place
    BUFGCE_X0Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.291 r  design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0_reg[0]_bufg_place/O
                         net (fo=1824, routed)        2.800     6.091    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg_1
    SLICE_X68Y27         FDCE                                         f  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.688ns  (logic 0.231ns (8.595%)  route 2.457ns (91.405%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.566ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.872     2.080    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/i_pad_clk
    SLICE_X69Y151        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y151        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.161 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/Q
                         net (fo=181, routed)         1.263     3.423    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]_0[5]
    SLICE_X71Y181        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     3.522 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4/O
                         net (fo=32, routed)          0.760     4.282    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4_n_0
    SLICE_X73Y196        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.333 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.434     4.767    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[12]
    SLICE_X73Y183        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.656ns  (logic 0.248ns (9.338%)  route 2.408ns (90.662%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.566ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.872     2.080    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/i_pad_clk
    SLICE_X69Y151        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y151        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.161 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/Q
                         net (fo=181, routed)         1.263     3.423    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]_0[5]
    SLICE_X71Y181        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     3.522 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4/O
                         net (fo=32, routed)          0.760     4.282    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4_n_0
    SLICE_X73Y196        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     4.350 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.385     4.735    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[13]
    SLICE_X72Y200        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.622ns  (logic 0.302ns (11.518%)  route 2.320ns (88.482%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.566ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.872     2.080    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/i_pad_clk
    SLICE_X69Y151        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y151        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.161 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/Q
                         net (fo=181, routed)         1.263     3.423    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]_0[5]
    SLICE_X71Y181        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     3.522 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4/O
                         net (fo=32, routed)          0.657     4.180    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4_n_0
    SLICE_X73Y196        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     4.302 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[10]_i_1/O
                         net (fo=1, routed)           0.400     4.702    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[10]
    SLICE_X73Y202        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.598ns  (logic 0.323ns (12.433%)  route 2.275ns (87.567%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.566ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.872     2.080    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/i_pad_clk
    SLICE_X69Y151        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y151        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.161 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/Q
                         net (fo=181, routed)         1.263     3.423    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]_0[5]
    SLICE_X71Y181        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     3.522 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4/O
                         net (fo=32, routed)          0.661     4.184    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4_n_0
    SLICE_X73Y196        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.143     4.327 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.351     4.678    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[29]
    SLICE_X73Y203        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 0.323ns (12.757%)  route 2.209ns (87.243%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.566ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.872     2.080    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/i_pad_clk
    SLICE_X69Y151        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y151        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.161 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/Q
                         net (fo=181, routed)         1.263     3.423    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]_0[5]
    SLICE_X71Y181        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     3.522 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4/O
                         net (fo=32, routed)          0.609     4.132    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4_n_0
    SLICE_X73Y198        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.143     4.275 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.337     4.612    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[25]
    SLICE_X73Y203        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.530ns  (logic 0.317ns (12.530%)  route 2.213ns (87.470%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.566ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.872     2.080    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/i_pad_clk
    SLICE_X69Y151        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y151        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.161 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/Q
                         net (fo=181, routed)         1.263     3.423    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]_0[5]
    SLICE_X71Y181        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     3.522 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4/O
                         net (fo=32, routed)          0.608     4.131    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4_n_0
    SLICE_X73Y198        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     4.268 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.342     4.610    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[19]
    SLICE_X72Y200        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.520ns  (logic 0.305ns (12.104%)  route 2.215ns (87.896%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.566ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.872     2.080    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/i_pad_clk
    SLICE_X69Y151        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y151        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.161 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/Q
                         net (fo=181, routed)         1.263     3.423    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]_0[5]
    SLICE_X71Y181        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     3.522 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4/O
                         net (fo=32, routed)          0.609     4.132    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4_n_0
    SLICE_X73Y198        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.257 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.343     4.600    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[24]
    SLICE_X76Y196        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.517ns  (logic 0.315ns (12.515%)  route 2.202ns (87.485%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.566ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.872     2.080    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/i_pad_clk
    SLICE_X69Y151        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y151        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.161 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]/Q
                         net (fo=181, routed)         1.263     3.423    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[7]_0[5]
    SLICE_X71Y181        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     3.522 f  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4/O
                         net (fo=32, routed)          0.657     4.180    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[31]_i_4_n_0
    SLICE_X73Y196        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     4.315 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.282     4.597    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[11]
    SLICE_X73Y202        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/dst_sync3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.039ns (34.915%)  route 0.073ns (65.085%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.310ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.053     1.192    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/i_pad_clk
    SLICE_X69Y28         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/dst_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y28         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.231 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/dst_sync3_reg/Q
                         net (fo=3, routed)           0.073     1.303    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/dst_sync3
    SLICE_X69Y27         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/ctrl_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.075ns (43.432%)  route 0.098ns (56.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.060ns (routing 0.310ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.060     1.199    design_1_i/soc_e906_0/inst/x_apb/x_pmu/i_pad_clk
    SLICE_X72Y189        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/ctrl_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y189        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.239 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/ctrl_reg_reg[3]/Q
                         net (fo=66, routed)          0.084     1.323    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/Q[3]
    SLICE_X72Y189        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.358 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.014     1.372    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[3]
    SLICE_X72Y189        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/ctrl_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.054ns (26.471%)  route 0.150ns (73.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.060ns (routing 0.310ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.060     1.199    design_1_i/soc_e906_0/inst/x_apb/x_pmu/i_pad_clk
    SLICE_X72Y189        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/ctrl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y189        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.238 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/ctrl_reg_reg[0]/Q
                         net (fo=1, routed)           0.070     1.308    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/Q[0]
    SLICE_X72Y189        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.323 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.080     1.403    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[0]
    SLICE_X72Y189        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.053ns (25.265%)  route 0.157ns (74.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.310ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.059     1.198    design_1_i/soc_e906_0/inst/x_apb/x_pmu/i_pad_clk
    SLICE_X72Y195        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y195        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.237 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[1]/Q
                         net (fo=3, routed)           0.104     1.340    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/counter_reg[1]
    SLICE_X72Y189        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     1.354 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.053     1.407    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[1]
    SLICE_X72Y189        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.087ns (36.000%)  route 0.155ns (64.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.310ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.061     1.200    design_1_i/soc_e906_0/inst/x_apb/x_pmu/i_pad_clk
    SLICE_X72Y197        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y197        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.239 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[22]/Q
                         net (fo=3, routed)           0.149     1.387    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/counter_reg[22]
    SLICE_X74Y196        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     1.435 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.006     1.441    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[22]
    SLICE_X74Y196        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/ctrl_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.080ns (32.000%)  route 0.170ns (68.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.060ns (routing 0.310ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.060     1.199    design_1_i/soc_e906_0/inst/x_apb/x_pmu/i_pad_clk
    SLICE_X72Y189        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/ctrl_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y189        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.239 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/ctrl_reg_reg[2]/Q
                         net (fo=1, routed)           0.048     1.287    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/Q[2]
    SLICE_X72Y189        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.040     1.327 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.122     1.449    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[2]
    SLICE_X72Y189        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.062ns (24.564%)  route 0.190ns (75.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.062ns (routing 0.310ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.062     1.201    design_1_i/soc_e906_0/inst/x_apb/x_pmu/i_pad_clk
    SLICE_X72Y195        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y195        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.240 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[6]/Q
                         net (fo=3, routed)           0.116     1.356    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/counter_reg[6]
    SLICE_X74Y193        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     1.379 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.074     1.453    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[6]
    SLICE_X74Y193        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.074ns (28.844%)  route 0.183ns (71.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.310ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.061     1.200    design_1_i/soc_e906_0/inst/x_apb/x_pmu/i_pad_clk
    SLICE_X72Y198        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y198        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.239 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[24]/Q
                         net (fo=3, routed)           0.054     1.293    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/counter_reg[24]
    SLICE_X73Y198        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.035     1.328 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.129     1.457    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[24]
    SLICE_X76Y196        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.074ns (27.258%)  route 0.197ns (72.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.310ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.064     1.203    design_1_i/soc_e906_0/inst/x_apb/x_pmu/i_pad_clk
    SLICE_X72Y198        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y198        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.242 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[28]/Q
                         net (fo=3, routed)           0.129     1.372    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/counter_reg[28]
    SLICE_X73Y196        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.035     1.407 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.068     1.475    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[28]
    SLICE_X74Y196        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.100ns (36.029%)  route 0.178ns (63.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.310ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.059     1.198    design_1_i/soc_e906_0/inst/x_apb/x_pmu/i_pad_clk
    SLICE_X72Y196        FDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y196        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.237 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter_reg[11]/Q
                         net (fo=3, routed)           0.060     1.296    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/counter_reg[11]
    SLICE_X73Y196        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.061     1.357 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/pmu_apb_prdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.118     1.475    design_1_i/soc_e906_0/inst/x_apb/x_pmu/D[11]
    SLICE_X73Y202        LDCE                                         r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           436 Endpoints
Min Delay           436 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.840ns  (logic 1.206ns (24.916%)  route 3.634ns (75.084%))
  Logic Levels:           14  (LDCE=1 LUT4=2 LUT5=6 LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.766ns (routing 0.509ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y189        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[1]/G
    SLICE_X72Y189        LDCE (EnToQ_AFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[1]/Q
                         net (fo=1, routed)           0.297     0.421    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[1]
    SLICE_X77Y183        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     0.545 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[1]_i_6/O
                         net (fo=1, routed)           0.200     0.745    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[1]_i_6_n_0
    SLICE_X78Y178        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     0.784 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[1]_i_4/O
                         net (fo=1, routed)           0.499     1.283    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[1]
    SLICE_X79Y136        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     1.322 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[1]_i_3/O
                         net (fo=2, routed)           0.305     1.627    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[1]
    SLICE_X80Y117        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.678 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[1]_i_4/O
                         net (fo=1, routed)           0.144     1.822    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[1]_i_4_n_0
    SLICE_X81Y117        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     1.861 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[1]_i_1/O
                         net (fo=2, routed)           0.452     2.313    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[1]
    SLICE_X75Y109        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     2.409 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[1]_i_2/O
                         net (fo=1, routed)           0.089     2.498    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_227
    SLICE_X75Y107        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     2.587 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[1]_i_1/O
                         net (fo=6, routed)           0.386     2.973    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[1]
    SLICE_X85Y106        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.121 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___340_i_3/O
                         net (fo=1, routed)           0.104     3.225    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___340_i_3_n_0
    SLICE_X85Y106        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     3.348 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___340_i_2/O
                         net (fo=1, routed)           0.211     3.559    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___340_i_2_n_0
    SLICE_X88Y106        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     3.717 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___340_i_1/O
                         net (fo=10, routed)          0.626     4.343    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[9]
    SLICE_X95Y87         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     4.394 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___340/O
                         net (fo=1, routed)           0.130     4.524    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0_reg[9]_0
    SLICE_X95Y84         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.559 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[9]_i_2/O
                         net (fo=1, routed)           0.133     4.692    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[9]_i_2_n_0
    SLICE_X94Y83         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.782 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[9]_i_1/O
                         net (fo=1, routed)           0.058     4.840    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]_18[9]
    SLICE_X94Y83         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.766     1.934    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i_pad_clk
    SLICE_X94Y83         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.760ns  (logic 1.218ns (25.586%)  route 3.542ns (74.414%))
  Logic Levels:           14  (LDCE=1 LUT4=2 LUT5=5 LUT6=6)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.750ns (routing 0.509ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y193        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
    SLICE_X74Y193        LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.123     0.123 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/Q
                         net (fo=1, routed)           0.208     0.331    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[7]
    SLICE_X75Y187        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     0.428 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7/O
                         net (fo=1, routed)           0.323     0.751    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7_n_0
    SLICE_X78Y180        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     0.790 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_4/O
                         net (fo=1, routed)           0.422     1.212    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[7]
    SLICE_X78Y140        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     1.251 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[7]_i_3/O
                         net (fo=2, routed)           0.401     1.652    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[7]
    SLICE_X78Y117        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     1.704 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4/O
                         net (fo=1, routed)           0.123     1.827    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4_n_0
    SLICE_X79Y117        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.975 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_1/O
                         net (fo=2, routed)           0.354     2.329    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[7]
    SLICE_X79Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.366 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[7]_i_2/O
                         net (fo=1, routed)           0.149     2.515    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_233
    SLICE_X79Y106        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.640 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[7]_i_1/O
                         net (fo=6, routed)           0.288     2.928    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[7]
    SLICE_X84Y105        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.050 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_3/O
                         net (fo=1, routed)           0.052     3.102    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_3_n_0
    SLICE_X84Y105        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     3.247 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_2/O
                         net (fo=18, routed)          0.320     3.567    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_2_n_0
    SLICE_X90Y105        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     3.663 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_1/O
                         net (fo=10, routed)          0.446     4.108    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[15]
    SLICE_X94Y89         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     4.161 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___346/O
                         net (fo=1, routed)           0.139     4.300    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0_reg[15]_0
    SLICE_X94Y86         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     4.352 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[15]_i_2/O
                         net (fo=1, routed)           0.260     4.612    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[15]_i_2_n_0
    SLICE_X93Y85         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.702 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[15]_i_1/O
                         net (fo=1, routed)           0.058     4.760    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]_18[15]
    SLICE_X93Y85         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.750     1.918    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i_pad_clk
    SLICE_X93Y85         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 1.347ns (28.494%)  route 3.380ns (71.506%))
  Logic Levels:           14  (LDCE=1 LUT4=1 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.758ns (routing 0.509ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y193        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
    SLICE_X74Y193        LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.123     0.123 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/Q
                         net (fo=1, routed)           0.208     0.331    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[7]
    SLICE_X75Y187        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     0.428 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7/O
                         net (fo=1, routed)           0.323     0.751    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7_n_0
    SLICE_X78Y180        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     0.790 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_4/O
                         net (fo=1, routed)           0.422     1.212    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[7]
    SLICE_X78Y140        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     1.251 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[7]_i_3/O
                         net (fo=2, routed)           0.401     1.652    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[7]
    SLICE_X78Y117        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     1.704 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4/O
                         net (fo=1, routed)           0.123     1.827    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4_n_0
    SLICE_X79Y117        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.975 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_1/O
                         net (fo=2, routed)           0.354     2.329    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[7]
    SLICE_X79Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.366 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[7]_i_2/O
                         net (fo=1, routed)           0.149     2.515    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_233
    SLICE_X79Y106        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.640 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[7]_i_1/O
                         net (fo=6, routed)           0.288     2.928    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[7]
    SLICE_X84Y105        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.050 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_3/O
                         net (fo=1, routed)           0.052     3.102    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_3_n_0
    SLICE_X84Y105        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     3.247 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_2/O
                         net (fo=18, routed)          0.229     3.476    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_2_n_0
    SLICE_X87Y104        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     3.566 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___359_i_1/O
                         net (fo=9, routed)           0.458     4.023    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[28]
    SLICE_X97Y90         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     4.170 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___359/O
                         net (fo=1, routed)           0.267     4.437    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0_reg[28]
    SLICE_X98Y86         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.472 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[28]_i_2/O
                         net (fo=1, routed)           0.058     4.530    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[28]_i_2_n_0
    SLICE_X98Y86         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.678 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[28]_i_1/O
                         net (fo=1, routed)           0.049     4.727    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]_18[28]
    SLICE_X98Y86         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.758     1.926    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i_pad_clk
    SLICE_X98Y86         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.658ns  (logic 1.290ns (27.692%)  route 3.368ns (72.308%))
  Logic Levels:           14  (LDCE=1 LUT4=3 LUT5=5 LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.743ns (routing 0.509ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y193        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
    SLICE_X74Y193        LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.123     0.123 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/Q
                         net (fo=1, routed)           0.208     0.331    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[7]
    SLICE_X75Y187        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     0.428 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7/O
                         net (fo=1, routed)           0.323     0.751    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7_n_0
    SLICE_X78Y180        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     0.790 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_4/O
                         net (fo=1, routed)           0.422     1.212    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[7]
    SLICE_X78Y140        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     1.251 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[7]_i_3/O
                         net (fo=2, routed)           0.401     1.652    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[7]
    SLICE_X78Y117        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     1.704 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4/O
                         net (fo=1, routed)           0.123     1.827    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4_n_0
    SLICE_X79Y117        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.975 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_1/O
                         net (fo=2, routed)           0.354     2.329    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[7]
    SLICE_X79Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.366 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[7]_i_2/O
                         net (fo=1, routed)           0.149     2.515    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_233
    SLICE_X79Y106        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.640 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[7]_i_1/O
                         net (fo=6, routed)           0.327     2.968    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[7]
    SLICE_X84Y104        LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     3.105 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[31]_i_3/O
                         net (fo=1, routed)           0.259     3.364    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[31]_i_3_n_0
    SLICE_X88Y104        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.487 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[31]_i_2/O
                         net (fo=2, routed)           0.168     3.654    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[31]_i_2_n_0
    SLICE_X89Y105        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.779 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___362_i_1__0/O
                         net (fo=9, routed)           0.326     4.105    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[31]
    SLICE_X93Y95         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     4.195 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___362/O
                         net (fo=1, routed)           0.144     4.339    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0_reg[31]_0
    SLICE_X93Y91         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     4.376 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[31]_i_5/O
                         net (fo=1, routed)           0.145     4.521    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[31]_i_5_n_0
    SLICE_X92Y90         LUT5 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.118     4.639 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[31]_i_2/O
                         net (fo=1, routed)           0.019     4.658    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]_18[31]
    SLICE_X92Y90         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.743     1.911    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i_pad_clk
    SLICE_X92Y90         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.636ns  (logic 1.243ns (26.813%)  route 3.393ns (73.187%))
  Logic Levels:           14  (LDCE=1 LUT4=1 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.750ns (routing 0.509ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y193        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
    SLICE_X74Y193        LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.123     0.123 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/Q
                         net (fo=1, routed)           0.208     0.331    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[7]
    SLICE_X75Y187        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     0.428 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7/O
                         net (fo=1, routed)           0.323     0.751    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7_n_0
    SLICE_X78Y180        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     0.790 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_4/O
                         net (fo=1, routed)           0.422     1.212    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[7]
    SLICE_X78Y140        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     1.251 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[7]_i_3/O
                         net (fo=2, routed)           0.401     1.652    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[7]
    SLICE_X78Y117        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     1.704 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4/O
                         net (fo=1, routed)           0.123     1.827    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4_n_0
    SLICE_X79Y117        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.975 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_1/O
                         net (fo=2, routed)           0.354     2.329    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[7]
    SLICE_X79Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.366 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[7]_i_2/O
                         net (fo=1, routed)           0.149     2.515    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_233
    SLICE_X79Y106        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.640 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[7]_i_1/O
                         net (fo=6, routed)           0.288     2.928    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[7]
    SLICE_X84Y105        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.050 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_3/O
                         net (fo=1, routed)           0.052     3.102    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_3_n_0
    SLICE_X84Y105        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     3.247 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_2/O
                         net (fo=18, routed)          0.244     3.491    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_2_n_0
    SLICE_X89Y104        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     3.614 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___354_i_1/O
                         net (fo=9, routed)           0.422     4.036    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[23]
    SLICE_X94Y94         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     4.089 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___354/O
                         net (fo=1, routed)           0.041     4.130    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0_reg[23]
    SLICE_X94Y94         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.218 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[23]_i_2/O
                         net (fo=1, routed)           0.307     4.525    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[23]_i_2_n_0
    SLICE_X93Y85         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     4.577 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[23]_i_1/O
                         net (fo=1, routed)           0.059     4.636    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]_18[23]
    SLICE_X93Y85         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.750     1.918    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i_pad_clk
    SLICE_X93Y85         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.205ns (26.051%)  route 3.420ns (73.949%))
  Logic Levels:           14  (LDCE=1 LUT4=1 LUT5=7 LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.761ns (routing 0.509ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y193        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
    SLICE_X74Y193        LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.123     0.123 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/Q
                         net (fo=1, routed)           0.208     0.331    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[7]
    SLICE_X75Y187        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     0.428 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7/O
                         net (fo=1, routed)           0.323     0.751    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7_n_0
    SLICE_X78Y180        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     0.790 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_4/O
                         net (fo=1, routed)           0.422     1.212    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[7]
    SLICE_X78Y140        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     1.251 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[7]_i_3/O
                         net (fo=2, routed)           0.401     1.652    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[7]
    SLICE_X78Y117        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     1.704 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4/O
                         net (fo=1, routed)           0.123     1.827    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4_n_0
    SLICE_X79Y117        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.975 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_1/O
                         net (fo=2, routed)           0.354     2.329    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[7]
    SLICE_X79Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.366 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[7]_i_2/O
                         net (fo=1, routed)           0.149     2.515    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_233
    SLICE_X79Y106        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.640 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[7]_i_1/O
                         net (fo=6, routed)           0.188     2.828    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[7]
    SLICE_X84Y107        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     2.917 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___338_i_2/O
                         net (fo=1, routed)           0.093     3.010    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___338_i_2_n_0
    SLICE_X84Y107        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     3.061 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___338_i_1/O
                         net (fo=35, routed)          0.352     3.413    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/lsu_idu_ex2_ffwd_data[7]
    SLICE_X89Y104        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     3.536 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___353_i_1/O
                         net (fo=9, routed)           0.373     3.909    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[22]
    SLICE_X94Y94         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     4.031 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___353/O
                         net (fo=1, routed)           0.277     4.308    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0_reg[22]
    SLICE_X94Y85         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     4.345 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[22]_i_2/O
                         net (fo=1, routed)           0.091     4.436    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[22]_i_2_n_0
    SLICE_X94Y84         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.559 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[22]_i_1/O
                         net (fo=1, routed)           0.066     4.625    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]_18[22]
    SLICE_X94Y84         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.761     1.929    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i_pad_clk
    SLICE_X94Y84         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.612ns  (logic 1.120ns (24.286%)  route 3.492ns (75.714%))
  Logic Levels:           12  (LDCE=1 LUT4=3 LUT5=5 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.754ns (routing 0.509ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y189        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[1]/G
    SLICE_X72Y189        LDCE (EnToQ_AFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[1]/Q
                         net (fo=1, routed)           0.297     0.421    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[1]
    SLICE_X77Y183        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     0.545 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[1]_i_6/O
                         net (fo=1, routed)           0.200     0.745    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[1]_i_6_n_0
    SLICE_X78Y178        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     0.784 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[1]_i_4/O
                         net (fo=1, routed)           0.499     1.283    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[1]
    SLICE_X79Y136        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     1.322 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[1]_i_3/O
                         net (fo=2, routed)           0.305     1.627    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[1]
    SLICE_X80Y117        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.678 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[1]_i_4/O
                         net (fo=1, routed)           0.144     1.822    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[1]_i_4_n_0
    SLICE_X81Y117        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     1.861 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[1]_i_1/O
                         net (fo=2, routed)           0.452     2.313    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[1]
    SLICE_X75Y109        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     2.409 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[1]_i_2/O
                         net (fo=1, routed)           0.089     2.498    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_227
    SLICE_X75Y107        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     2.587 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[1]_i_1/O
                         net (fo=6, routed)           0.386     2.973    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[1]
    SLICE_X85Y106        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.121 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___340_i_3/O
                         net (fo=1, routed)           0.104     3.225    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___340_i_3_n_0
    SLICE_X85Y106        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     3.348 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___340_i_2/O
                         net (fo=1, routed)           0.211     3.559    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___340_i_2_n_0
    SLICE_X88Y106        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     3.717 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___340_i_1/O
                         net (fo=10, routed)          0.576     4.293    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/lsu_idu_ex2_ffwd_data[9]
    SLICE_X93Y83         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.383 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/bju_ex2_src0[9]_i_1/O
                         net (fo=1, routed)           0.229     4.612    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[31]_2[9]
    SLICE_X93Y83         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.754     1.922    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/i_pad_clk
    SLICE_X93Y83         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.602ns  (logic 1.341ns (29.141%)  route 3.261ns (70.859%))
  Logic Levels:           14  (LDCE=1 LUT4=2 LUT5=6 LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.739ns (routing 0.509ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y203        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
    SLICE_X74Y203        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.120     0.120 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[27]/Q
                         net (fo=1, routed)           0.243     0.363    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[27]
    SLICE_X79Y204        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     0.515 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[27]_i_7/O
                         net (fo=1, routed)           0.215     0.730    design_1_i/soc_e906_0/inst/x_ahb/refill_data[27]_i_3_1
    SLICE_X79Y197        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     0.855 r  design_1_i/soc_e906_0/inst/x_ahb/refill_data[27]_i_4/O
                         net (fo=1, routed)           0.626     1.481    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[27]
    SLICE_X79Y138        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     1.520 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[27]_i_3/O
                         net (fo=2, routed)           0.356     1.876    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[27]
    SLICE_X79Y116        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     1.914 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4/O
                         net (fo=1, routed)           0.100     2.014    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4_n_0
    SLICE_X79Y116        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     2.112 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_1/O
                         net (fo=2, routed)           0.399     2.511    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[27]
    SLICE_X85Y109        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.659 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[27]_i_2/O
                         net (fo=1, routed)           0.039     2.698    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_253
    SLICE_X85Y109        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.734 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[27]_i_1/O
                         net (fo=6, routed)           0.199     2.933    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[27]
    SLICE_X87Y106        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.056 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___342_i_3/O
                         net (fo=1, routed)           0.058     3.114    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___342_i_3_n_0
    SLICE_X87Y106        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.262 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___342_i_2/O
                         net (fo=1, routed)           0.098     3.360    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___342_i_2_n_0
    SLICE_X88Y106        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     3.497 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___342_i_1/O
                         net (fo=10, routed)          0.513     4.010    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[11]
    SLICE_X94Y91         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     4.062 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___342/O
                         net (fo=1, routed)           0.215     4.277    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0_reg[11]_0
    SLICE_X95Y89         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.312 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[11]_i_2/O
                         net (fo=1, routed)           0.142     4.454    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[11]_i_2_n_0
    SLICE_X93Y89         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.544 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[11]_i_1/O
                         net (fo=1, routed)           0.058     4.602    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]_18[11]
    SLICE_X93Y89         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.739     1.907    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i_pad_clk
    SLICE_X93Y89         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 1.191ns (25.884%)  route 3.410ns (74.116%))
  Logic Levels:           14  (LDCE=1 LUT4=1 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.767ns (routing 0.509ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y193        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
    SLICE_X74Y193        LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.123     0.123 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/Q
                         net (fo=1, routed)           0.208     0.331    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[7]
    SLICE_X75Y187        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     0.428 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7/O
                         net (fo=1, routed)           0.323     0.751    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7_n_0
    SLICE_X78Y180        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     0.790 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_4/O
                         net (fo=1, routed)           0.422     1.212    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[7]
    SLICE_X78Y140        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     1.251 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[7]_i_3/O
                         net (fo=2, routed)           0.401     1.652    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[7]
    SLICE_X78Y117        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     1.704 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4/O
                         net (fo=1, routed)           0.123     1.827    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4_n_0
    SLICE_X79Y117        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.975 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_1/O
                         net (fo=2, routed)           0.354     2.329    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[7]
    SLICE_X79Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.366 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[7]_i_2/O
                         net (fo=1, routed)           0.149     2.515    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_233
    SLICE_X79Y106        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.640 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[7]_i_1/O
                         net (fo=6, routed)           0.288     2.928    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[7]
    SLICE_X84Y105        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.050 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_3/O
                         net (fo=1, routed)           0.052     3.102    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_3_n_0
    SLICE_X84Y105        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     3.247 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_2/O
                         net (fo=18, routed)          0.226     3.473    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_2_n_0
    SLICE_X87Y104        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     3.562 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___350_i_1/O
                         net (fo=9, routed)           0.374     3.936    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[19]
    SLICE_X94Y92         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.024 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___350/O
                         net (fo=1, routed)           0.245     4.269    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0_reg[19]
    SLICE_X95Y84         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     4.304 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[19]_i_2/O
                         net (fo=1, routed)           0.186     4.490    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[19]_i_2_n_0
    SLICE_X94Y83         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     4.542 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[19]_i_1/O
                         net (fo=1, routed)           0.059     4.601    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]_18[19]
    SLICE_X94Y83         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.767     1.935    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i_pad_clk
    SLICE_X94Y83         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.589ns  (logic 1.240ns (27.018%)  route 3.349ns (72.982%))
  Logic Levels:           14  (LDCE=1 LUT4=1 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.763ns (routing 0.509ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y193        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/G
    SLICE_X74Y193        LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.123     0.123 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[7]/Q
                         net (fo=1, routed)           0.208     0.331    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[7]
    SLICE_X75Y187        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     0.428 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7/O
                         net (fo=1, routed)           0.323     0.751    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_7_n_0
    SLICE_X78Y180        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     0.790 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[7]_i_4/O
                         net (fo=1, routed)           0.422     1.212    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[7]
    SLICE_X78Y140        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     1.251 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[7]_i_3/O
                         net (fo=2, routed)           0.401     1.652    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[7]
    SLICE_X78Y117        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     1.704 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4/O
                         net (fo=1, routed)           0.123     1.827    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_4_n_0
    SLICE_X79Y117        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.975 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[7]_i_1/O
                         net (fo=2, routed)           0.354     2.329    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/dahbif_lfb_data[7]
    SLICE_X79Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.366 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[7]_i_2/O
                         net (fo=1, routed)           0.149     2.515    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_233
    SLICE_X79Y106        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.640 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[7]_i_1/O
                         net (fo=6, routed)           0.288     2.928    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[7]
    SLICE_X84Y105        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.050 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_3/O
                         net (fo=1, routed)           0.052     3.102    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_3_n_0
    SLICE_X84Y105        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     3.247 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_2/O
                         net (fo=18, routed)          0.268     3.515    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___346_i_2_n_0
    SLICE_X89Y105        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     3.552 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___349_i_1/O
                         net (fo=9, routed)           0.361     3.913    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[18]
    SLICE_X93Y91         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     3.952 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___349/O
                         net (fo=1, routed)           0.279     4.231    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0_reg[18]
    SLICE_X94Y86         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.319 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[18]_i_2/O
                         net (fo=1, routed)           0.062     4.381    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[18]_i_2_n_0
    SLICE_X94Y86         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.530 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/dp_ex1_src0[18]_i_1/O
                         net (fo=1, routed)           0.059     4.589    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[31]_18[18]
    SLICE_X94Y86         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.763     1.931    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i_pad_clk
    SLICE_X94Y86         FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/dst_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.041ns (23.032%)  route 0.137ns (76.968%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.190ns (routing 0.351ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y27         FDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/C
    SLICE_X69Y27         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.041 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/Q
                         net (fo=2, routed)           0.137     0.178    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg_n_0
    SLICE_X69Y28         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/dst_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.190     1.362    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/i_pad_clk
    SLICE_X69Y28         FDCE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/dst_sync1_reg/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.218ns (24.339%)  route 0.678ns (75.661%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.183ns (routing 0.351ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y193        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[6]/G
    SLICE_X74Y193        LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[6]/Q
                         net (fo=1, routed)           0.056     0.115    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[6]
    SLICE_X74Y191        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.050     0.165 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[6]_i_6/O
                         net (fo=1, routed)           0.042     0.207    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[6]_i_6_n_0
    SLICE_X75Y191        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     0.229 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[6]_i_4/O
                         net (fo=1, routed)           0.348     0.577    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[6]
    SLICE_X75Y117        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.592 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[6]_i_3/O
                         net (fo=2, routed)           0.025     0.617    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[6]
    SLICE_X75Y117        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.639 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[6]_i_4/O
                         net (fo=1, routed)           0.047     0.686    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[6]_i_4_n_0
    SLICE_X76Y117        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.050     0.736 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[6]_i_1/O
                         net (fo=2, routed)           0.160     0.896    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/dahbif_lfb_data[6]
    SLICE_X76Y107        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.183     1.355    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/i_pad_clk
    SLICE_X76Y107        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.182ns (19.922%)  route 0.732ns (80.078%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.186ns (routing 0.351ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y204        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[18]/G
    SLICE_X76Y204        LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[18]/Q
                         net (fo=1, routed)           0.032     0.091    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[18]
    SLICE_X76Y204        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.059     0.150 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[18]_i_7/O
                         net (fo=1, routed)           0.022     0.172    design_1_i/soc_e906_0/inst/x_ahb/refill_data[18]_i_3_1
    SLICE_X76Y204        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.186 r  design_1_i/soc_e906_0/inst/x_ahb/refill_data[18]_i_4/O
                         net (fo=1, routed)           0.310     0.496    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[18]
    SLICE_X77Y139        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     0.510 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[18]_i_3/O
                         net (fo=2, routed)           0.191     0.701    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[18]
    SLICE_X78Y117        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     0.715 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[18]_i_4/O
                         net (fo=1, routed)           0.055     0.770    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[18]_i_4_n_0
    SLICE_X79Y117        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.792 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[18]_i_1/O
                         net (fo=2, routed)           0.122     0.914    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/dahbif_lfb_data[18]
    SLICE_X80Y109        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.186     1.358    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/i_pad_clk
    SLICE_X80Y109        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.145ns (15.533%)  route 0.789ns (84.467%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.351ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y193        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[9]/G
    SLICE_X74Y193        LDCE (EnToQ_FFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[9]/Q
                         net (fo=1, routed)           0.027     0.086    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[9]
    SLICE_X74Y193        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.108 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[9]_i_7/O
                         net (fo=1, routed)           0.049     0.157    design_1_i/soc_e906_0/inst/x_ahb/refill_data[9]_i_3_1
    SLICE_X74Y191        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     0.171 r  design_1_i/soc_e906_0/inst/x_ahb/refill_data[9]_i_4/O
                         net (fo=1, routed)           0.290     0.461    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[9]
    SLICE_X72Y148        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.022     0.483 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[9]_i_3/O
                         net (fo=2, routed)           0.261     0.744    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[9]
    SLICE_X69Y110        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     0.758 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[9]_i_4/O
                         net (fo=1, routed)           0.024     0.782    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[9]_i_4_n_0
    SLICE_X69Y110        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.796 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[9]_i_1/O
                         net (fo=2, routed)           0.137     0.934    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/dahbif_lfb_data[9]
    SLICE_X72Y110        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.180     1.352    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/i_pad_clk
    SLICE_X72Y110        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.228ns (23.202%)  route 0.755ns (76.798%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.190ns (routing 0.351ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y191        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[5]/G
    SLICE_X76Y191        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[5]/Q
                         net (fo=1, routed)           0.028     0.088    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[5]
    SLICE_X76Y191        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     0.138 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[5]_i_6/O
                         net (fo=1, routed)           0.024     0.162    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[5]_i_6_n_0
    SLICE_X76Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     0.203 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[5]_i_4/O
                         net (fo=1, routed)           0.310     0.513    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[5]
    SLICE_X76Y143        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     0.553 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[5]_i_3/O
                         net (fo=2, routed)           0.178     0.731    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[5]
    SLICE_X78Y115        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     0.754 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[5]_i_4/O
                         net (fo=1, routed)           0.024     0.778    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[5]_i_4_n_0
    SLICE_X78Y115        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     0.792 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[5]_i_1/O
                         net (fo=2, routed)           0.191     0.983    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/dahbif_lfb_data[5]
    SLICE_X75Y108        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.190     1.362    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/i_pad_clk
    SLICE_X75Y108        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.229ns (22.976%)  route 0.768ns (77.024%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.188ns (routing 0.351ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y202        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[10]/G
    SLICE_X73Y202        LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[10]/Q
                         net (fo=1, routed)           0.033     0.092    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[10]
    SLICE_X73Y202        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.059     0.151 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[10]_i_7/O
                         net (fo=1, routed)           0.022     0.173    design_1_i/soc_e906_0/inst/x_ahb/refill_data[10]_i_3_1
    SLICE_X73Y202        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     0.187 r  design_1_i/soc_e906_0/inst/x_ahb/refill_data[10]_i_4/O
                         net (fo=1, routed)           0.349     0.536    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[10]
    SLICE_X72Y143        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     0.558 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[10]_i_3/O
                         net (fo=2, routed)           0.209     0.767    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[10]
    SLICE_X71Y110        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     0.802 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[10]_i_4/O
                         net (fo=1, routed)           0.047     0.849    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[10]_i_4_n_0
    SLICE_X71Y110        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     0.889 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[10]_i_1/O
                         net (fo=2, routed)           0.108     0.997    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/dahbif_lfb_data[10]
    SLICE_X73Y108        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.188     1.360    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/i_pad_clk
    SLICE_X73Y108        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.237ns (22.984%)  route 0.794ns (77.016%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.186ns (routing 0.351ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y200        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[13]/G
    SLICE_X72Y200        LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[13]/Q
                         net (fo=1, routed)           0.026     0.085    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[13]
    SLICE_X72Y200        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041     0.126 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[13]_i_7/O
                         net (fo=1, routed)           0.045     0.171    design_1_i/soc_e906_0/inst/x_ahb/refill_data[13]_i_3_1
    SLICE_X72Y199        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.186 r  design_1_i/soc_e906_0/inst/x_ahb/refill_data[13]_i_4/O
                         net (fo=1, routed)           0.315     0.501    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[13]
    SLICE_X72Y148        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     0.524 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[13]_i_3/O
                         net (fo=2, routed)           0.252     0.776    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[13]
    SLICE_X73Y111        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     0.816 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[13]_i_4/O
                         net (fo=1, routed)           0.057     0.873    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[13]_i_4_n_0
    SLICE_X73Y110        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.059     0.932 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[13]_i_1/O
                         net (fo=2, routed)           0.099     1.031    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/dahbif_lfb_data[13]
    SLICE_X73Y110        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.186     1.358    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/i_pad_clk
    SLICE_X73Y110        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.223ns (21.428%)  route 0.818ns (78.572%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.193ns (routing 0.351ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y196        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[21]/G
    SLICE_X76Y196        LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[21]/Q
                         net (fo=1, routed)           0.032     0.091    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[21]
    SLICE_X76Y196        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.059     0.150 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[21]_i_7/O
                         net (fo=1, routed)           0.022     0.172    design_1_i/soc_e906_0/inst/x_ahb/refill_data[21]_i_3_1
    SLICE_X76Y196        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.186 r  design_1_i/soc_e906_0/inst/x_ahb/refill_data[21]_i_4/O
                         net (fo=1, routed)           0.311     0.497    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[21]
    SLICE_X74Y149        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     0.512 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[21]_i_3/O
                         net (fo=2, routed)           0.251     0.763    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[21]
    SLICE_X72Y110        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     0.799 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[21]_i_4/O
                         net (fo=1, routed)           0.044     0.843    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[21]_i_4_n_0
    SLICE_X72Y110        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     0.883 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[21]_i_1/O
                         net (fo=2, routed)           0.158     1.041    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/dahbif_lfb_data[21]
    SLICE_X74Y107        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.193     1.365    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/i_pad_clk
    SLICE_X74Y107        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.257ns (24.547%)  route 0.790ns (75.453%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.187ns (routing 0.351ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y202        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[26]/G
    SLICE_X74Y202        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[26]/Q
                         net (fo=1, routed)           0.106     0.165    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[26]
    SLICE_X76Y204        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     0.215 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[26]_i_7/O
                         net (fo=1, routed)           0.024     0.239    design_1_i/soc_e906_0/inst/x_ahb/refill_data[26]_i_3_1
    SLICE_X76Y204        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.041     0.280 r  design_1_i/soc_e906_0/inst/x_ahb/refill_data[26]_i_4/O
                         net (fo=1, routed)           0.394     0.674    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[26]
    SLICE_X76Y117        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     0.710 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[26]_i_3/O
                         net (fo=2, routed)           0.070     0.780    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[26]
    SLICE_X77Y116        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     0.815 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[26]_i_4/O
                         net (fo=1, routed)           0.024     0.839    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[26]_i_4_n_0
    SLICE_X77Y116        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     0.875 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[26]_i_1/O
                         net (fo=2, routed)           0.172     1.047    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/dahbif_lfb_data[26]
    SLICE_X76Y108        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.187     1.359    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/i_pad_clk
    SLICE_X76Y108        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.229ns (21.613%)  route 0.831ns (78.387%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.187ns (routing 0.351ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y203        LDCE                         0.000     0.000 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[25]/G
    SLICE_X73Y203        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/soc_e906_0/inst/x_apb/x_pmu/pmu_apb_prdata_reg[25]/Q
                         net (fo=1, routed)           0.081     0.140    design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[31]_i_5_4[25]
    SLICE_X73Y203        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.050     0.190 r  design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/refill_data[25]_i_7/O
                         net (fo=1, routed)           0.066     0.256    design_1_i/soc_e906_0/inst/x_ahb/refill_data[25]_i_3_1
    SLICE_X73Y203        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     0.278 r  design_1_i/soc_e906_0/inst/x_ahb/refill_data[25]_i_4/O
                         net (fo=1, routed)           0.398     0.676    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[25]
    SLICE_X73Y117        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     0.716 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[25]_i_3/O
                         net (fo=2, routed)           0.170     0.886    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[25]
    SLICE_X75Y111        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.908 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[25]_i_4/O
                         net (fo=1, routed)           0.024     0.932    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[25]_i_4_n_0
    SLICE_X75Y111        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     0.968 r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[25]_i_1/O
                         net (fo=2, routed)           0.092     1.060    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/dahbif_lfb_data[25]
    SLICE_X75Y111        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=26621, routed)       1.187     1.359    design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/i_pad_clk
    SLICE_X75Y111        FDRE                                         r  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/lfb_data_reg[25]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.337ns  (logic 4.300ns (67.850%)  route 2.037ns (32.150%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.400ns (routing 0.568ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           2.037     6.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X65Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.400     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X65Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.291ns  (logic 4.398ns (83.126%)  route 0.893ns (16.874%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.386ns (routing 0.568ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.844     5.144    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X103Y173       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     5.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.049     5.291    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X103Y173       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.386     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X103Y173       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 4.398ns (84.602%)  route 0.800ns (15.398%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.385ns (routing 0.568ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.752     5.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X103Y170       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     5.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.048     5.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X103Y170       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.385     2.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y170       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.850ns  (logic 4.423ns (91.196%)  route 0.427ns (8.804%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.392ns (routing 0.568ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.377     4.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X99Y181        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.050     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X99Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.392     2.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.515ns (70.149%)  route 0.219ns (29.851%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.984ns (routing 0.383ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.202     0.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X99Y181        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     0.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.017     0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X99Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.984     6.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.506ns (55.261%)  route 0.410ns (44.739%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.982ns (routing 0.383ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.394     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X103Y170       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.041     0.900 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.016     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X103Y170       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.982     6.357    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y170       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.506ns (52.517%)  route 0.457ns (47.483%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.983ns (routing 0.383ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.442     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X103Y173       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     0.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.015     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X103Y173       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.983     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X103Y173       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.465ns (30.973%)  route 1.036ns (69.027%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.998ns (routing 0.383ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.036     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X65Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         0.998     6.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X65Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





