{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 590 -defaultsOSRD
preplace port dac_clk -pg 1 -y 630 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 610 -defaultsOSRD
preplace portBus dac_data -pg 1 -y 220 -defaultsOSRD
preplace inst rst_clk_wiz_150M -pg 1 -lvl 1 -y 180 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -y 240 -defaultsOSRD
preplace inst ad9708_send_0 -pg 1 -lvl 5 -y 220 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 140 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 320 -defaultsOSRD
preplace inst rst_clk_wiz_125M -pg 1 -lvl 4 -y 610 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -y 650 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 5 1 NJ
preplace netloc rst_clk_wiz_125M_peripheral_aresetn 1 4 1 1500
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 420 470 NJ 470 NJ 470 NJ 470 1990
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 20 480 NJ 480 NJ 480 1100 770 NJ 770 1980
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 3 NJ 150 NJ 150 N
preplace netloc axi_dma_0_M_AXI_MM2S 1 3 1 1120
preplace netloc rst_clk_wiz_100M_interconnect_aresetn 1 1 3 390 330 NJ 330 1090
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ
preplace netloc axi_dma_0_mm2s_introut 1 3 2 1090 160 1490J
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1510
preplace netloc ad9708_send_0_dac_data 1 5 1 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 20 80 400 290 720 350 1130 140 1520 530 1980
preplace netloc axi_dma_0_M_AXIS_MM2S 1 3 2 1100J 170 N
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 720
preplace netloc processing_system7_0_FCLK_CLK1 1 3 3 1120 510 1530 510 2000
preplace netloc S00_ARESETN_1 1 1 4 410 280 730 340 1110 130 1540
levelinfo -pg 1 0 210 570 910 1310 1760 2020 -top 0 -bot 780
"
}
{
   "da_axi4_cnt":"11",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"13",
   "da_ps7_cnt":"1"
}
