Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jul 12 21:14:55 2017
| Host         : DESKTOP-8A998EI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gps_timing_summary_routed.rpt -rpx gps_timing_summary_routed.rpx
| Design       : gps
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.795        0.000                      0                  606        0.020        0.000                      0                  606        2.000        0.000                       0                   309  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_200M  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200M            0.795        0.000                      0                  606        0.020        0.000                      0                  606        2.000        0.000                       0                   309  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200M
  To Clock:  clk_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 SPI_0/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.964ns (23.911%)  route 3.068ns (76.089%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 9.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.527     4.177    SPI_0/clk_200M_BUFG
    SLICE_X11Y169        FDCE                                         r  SPI_0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDCE (Prop_fdce_C_Q)         0.379     4.556 f  SPI_0/counter_reg[9]/Q
                         net (fo=3, routed)           0.708     5.264    SPI_0/counter[9]
    SLICE_X11Y169        LUT5 (Prop_lut5_I1_O)        0.105     5.369 f  SPI_0/counter[11]_i_14/O
                         net (fo=13, routed)          0.816     6.185    SPI_0/counter[11]_i_14_n_0
    SLICE_X8Y165         LUT5 (Prop_lut5_I0_O)        0.105     6.290 f  SPI_0/state[11]_i_12/O
                         net (fo=2, routed)           0.707     6.997    SPI_0/state[11]_i_12_n_0
    SLICE_X4Y163         LUT5 (Prop_lut5_I0_O)        0.108     7.105 r  SPI_0/state[11]_i_5/O
                         net (fo=1, routed)           0.377     7.483    SPI_0/state[11]_i_5_n_0
    SLICE_X5Y163         LUT6 (Prop_lut6_I5_O)        0.267     7.750 r  SPI_0/state[11]_i_1/O
                         net (fo=12, routed)          0.459     8.208    SPI_0/state[11]_i_1_n_0
    SLICE_X4Y163         FDCE                                         r  SPI_0/state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.483     9.002    SPI_0/clk_200M_BUFG
    SLICE_X4Y163         FDCE                                         r  SPI_0/state_reg[10]/C
                         clock pessimism              0.205     9.207    
                         clock uncertainty           -0.035     9.171    
    SLICE_X4Y163         FDCE (Setup_fdce_C_CE)      -0.168     9.003    SPI_0/state_reg[10]
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 SPI_0/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.964ns (23.911%)  route 3.068ns (76.089%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 9.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.527     4.177    SPI_0/clk_200M_BUFG
    SLICE_X11Y169        FDCE                                         r  SPI_0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDCE (Prop_fdce_C_Q)         0.379     4.556 f  SPI_0/counter_reg[9]/Q
                         net (fo=3, routed)           0.708     5.264    SPI_0/counter[9]
    SLICE_X11Y169        LUT5 (Prop_lut5_I1_O)        0.105     5.369 f  SPI_0/counter[11]_i_14/O
                         net (fo=13, routed)          0.816     6.185    SPI_0/counter[11]_i_14_n_0
    SLICE_X8Y165         LUT5 (Prop_lut5_I0_O)        0.105     6.290 f  SPI_0/state[11]_i_12/O
                         net (fo=2, routed)           0.707     6.997    SPI_0/state[11]_i_12_n_0
    SLICE_X4Y163         LUT5 (Prop_lut5_I0_O)        0.108     7.105 r  SPI_0/state[11]_i_5/O
                         net (fo=1, routed)           0.377     7.483    SPI_0/state[11]_i_5_n_0
    SLICE_X5Y163         LUT6 (Prop_lut6_I5_O)        0.267     7.750 r  SPI_0/state[11]_i_1/O
                         net (fo=12, routed)          0.459     8.208    SPI_0/state[11]_i_1_n_0
    SLICE_X4Y163         FDCE                                         r  SPI_0/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.483     9.002    SPI_0/clk_200M_BUFG
    SLICE_X4Y163         FDCE                                         r  SPI_0/state_reg[2]/C
                         clock pessimism              0.205     9.207    
                         clock uncertainty           -0.035     9.171    
    SLICE_X4Y163         FDCE (Setup_fdce_C_CE)      -0.168     9.003    SPI_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 SPI_0/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.964ns (24.165%)  route 3.025ns (75.835%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 9.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.527     4.177    SPI_0/clk_200M_BUFG
    SLICE_X11Y169        FDCE                                         r  SPI_0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDCE (Prop_fdce_C_Q)         0.379     4.556 f  SPI_0/counter_reg[9]/Q
                         net (fo=3, routed)           0.708     5.264    SPI_0/counter[9]
    SLICE_X11Y169        LUT5 (Prop_lut5_I1_O)        0.105     5.369 f  SPI_0/counter[11]_i_14/O
                         net (fo=13, routed)          0.816     6.185    SPI_0/counter[11]_i_14_n_0
    SLICE_X8Y165         LUT5 (Prop_lut5_I0_O)        0.105     6.290 f  SPI_0/state[11]_i_12/O
                         net (fo=2, routed)           0.707     6.997    SPI_0/state[11]_i_12_n_0
    SLICE_X4Y163         LUT5 (Prop_lut5_I0_O)        0.108     7.105 r  SPI_0/state[11]_i_5/O
                         net (fo=1, routed)           0.377     7.483    SPI_0/state[11]_i_5_n_0
    SLICE_X5Y163         LUT6 (Prop_lut6_I5_O)        0.267     7.750 r  SPI_0/state[11]_i_1/O
                         net (fo=12, routed)          0.416     8.166    SPI_0/state[11]_i_1_n_0
    SLICE_X7Y163         FDCE                                         r  SPI_0/state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.483     9.002    SPI_0/clk_200M_BUFG
    SLICE_X7Y163         FDCE                                         r  SPI_0/state_reg[5]/C
                         clock pessimism              0.205     9.207    
                         clock uncertainty           -0.035     9.171    
    SLICE_X7Y163         FDCE (Setup_fdce_C_CE)      -0.168     9.003    SPI_0/state_reg[5]
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 SPI_0/counter2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/counter2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.052ns (25.640%)  route 3.051ns (74.360%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 9.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.598     4.248    SPI_0/clk_200M_BUFG
    SLICE_X2Y166         FDCE                                         r  SPI_0/counter2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDCE (Prop_fdce_C_Q)         0.433     4.681 r  SPI_0/counter2_reg[9]/Q
                         net (fo=16, routed)          0.760     5.441    SPI_0/counter2[9]
    SLICE_X2Y165         LUT3 (Prop_lut3_I2_O)        0.126     5.567 r  SPI_0/counter2[17]_i_20/O
                         net (fo=1, routed)           0.685     6.252    SPI_0/counter2[17]_i_20_n_0
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.283     6.535 f  SPI_0/counter2[17]_i_13/O
                         net (fo=4, routed)           0.822     7.357    SPI_0/counter2[17]_i_13_n_0
    SLICE_X3Y166         LUT6 (Prop_lut6_I0_O)        0.105     7.462 r  SPI_0/counter2[11]_i_2/O
                         net (fo=5, routed)           0.783     8.246    SPI_0/counter2[11]_i_2_n_0
    SLICE_X0Y167         LUT6 (Prop_lut6_I0_O)        0.105     8.351 r  SPI_0/counter2[7]_i_1/O
                         net (fo=1, routed)           0.000     8.351    SPI_0/counter2[7]_i_1_n_0
    SLICE_X0Y167         FDCE                                         r  SPI_0/counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.481     9.000    SPI_0/clk_200M_BUFG
    SLICE_X0Y167         FDCE                                         r  SPI_0/counter2_reg[7]/C
                         clock pessimism              0.222     9.222    
                         clock uncertainty           -0.035     9.186    
    SLICE_X0Y167         FDCE (Setup_fdce_C_D)        0.030     9.216    SPI_0/counter2_reg[7]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 uart_0/Rcounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_0/Rstatus_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.277ns (33.030%)  route 2.589ns (66.970%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 9.006 - 5.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.605     4.255    uart_0/clk_200M_BUFG
    SLICE_X3Y158         FDCE                                         r  uart_0/Rcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y158         FDCE (Prop_fdce_C_Q)         0.348     4.603 f  uart_0/Rcounter_reg[6]/Q
                         net (fo=5, routed)           0.809     5.412    uart_0/Rcounter[6]
    SLICE_X3Y158         LUT4 (Prop_lut4_I0_O)        0.263     5.675 f  uart_0/Rstatus[1]_i_5/O
                         net (fo=5, routed)           0.667     6.342    uart_0/Rstatus[1]_i_5_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I3_O)        0.294     6.636 f  uart_0/Rstatus[11]_i_9/O
                         net (fo=1, routed)           0.352     6.988    uart_0/Rstatus[11]_i_9_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I2_O)        0.267     7.255 r  uart_0/Rstatus[11]_i_3/O
                         net (fo=1, routed)           0.336     7.591    uart_0/Rstatus[11]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.105     7.696 r  uart_0/Rstatus[11]_i_1/O
                         net (fo=12, routed)          0.425     8.121    uart_0/Rstatus[11]_i_1_n_0
    SLICE_X4Y157         FDCE                                         r  uart_0/Rstatus_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.487     9.006    uart_0/clk_200M_BUFG
    SLICE_X4Y157         FDCE                                         r  uart_0/Rstatus_reg[10]/C
                         clock pessimism              0.205     9.211    
                         clock uncertainty           -0.035     9.175    
    SLICE_X4Y157         FDCE (Setup_fdce_C_CE)      -0.168     9.007    uart_0/Rstatus_reg[10]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 uart_0/Rcounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_0/Rstatus_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.277ns (33.030%)  route 2.589ns (66.970%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 9.006 - 5.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.605     4.255    uart_0/clk_200M_BUFG
    SLICE_X3Y158         FDCE                                         r  uart_0/Rcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y158         FDCE (Prop_fdce_C_Q)         0.348     4.603 f  uart_0/Rcounter_reg[6]/Q
                         net (fo=5, routed)           0.809     5.412    uart_0/Rcounter[6]
    SLICE_X3Y158         LUT4 (Prop_lut4_I0_O)        0.263     5.675 f  uart_0/Rstatus[1]_i_5/O
                         net (fo=5, routed)           0.667     6.342    uart_0/Rstatus[1]_i_5_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I3_O)        0.294     6.636 f  uart_0/Rstatus[11]_i_9/O
                         net (fo=1, routed)           0.352     6.988    uart_0/Rstatus[11]_i_9_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I2_O)        0.267     7.255 r  uart_0/Rstatus[11]_i_3/O
                         net (fo=1, routed)           0.336     7.591    uart_0/Rstatus[11]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.105     7.696 r  uart_0/Rstatus[11]_i_1/O
                         net (fo=12, routed)          0.425     8.121    uart_0/Rstatus[11]_i_1_n_0
    SLICE_X4Y157         FDCE                                         r  uart_0/Rstatus_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.487     9.006    uart_0/clk_200M_BUFG
    SLICE_X4Y157         FDCE                                         r  uart_0/Rstatus_reg[11]/C
                         clock pessimism              0.205     9.211    
                         clock uncertainty           -0.035     9.175    
    SLICE_X4Y157         FDCE (Setup_fdce_C_CE)      -0.168     9.007    uart_0/Rstatus_reg[11]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 uart_0/Rcounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_0/Rstatus_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.277ns (33.030%)  route 2.589ns (66.970%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 9.006 - 5.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.605     4.255    uart_0/clk_200M_BUFG
    SLICE_X3Y158         FDCE                                         r  uart_0/Rcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y158         FDCE (Prop_fdce_C_Q)         0.348     4.603 f  uart_0/Rcounter_reg[6]/Q
                         net (fo=5, routed)           0.809     5.412    uart_0/Rcounter[6]
    SLICE_X3Y158         LUT4 (Prop_lut4_I0_O)        0.263     5.675 f  uart_0/Rstatus[1]_i_5/O
                         net (fo=5, routed)           0.667     6.342    uart_0/Rstatus[1]_i_5_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I3_O)        0.294     6.636 f  uart_0/Rstatus[11]_i_9/O
                         net (fo=1, routed)           0.352     6.988    uart_0/Rstatus[11]_i_9_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I2_O)        0.267     7.255 r  uart_0/Rstatus[11]_i_3/O
                         net (fo=1, routed)           0.336     7.591    uart_0/Rstatus[11]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.105     7.696 r  uart_0/Rstatus[11]_i_1/O
                         net (fo=12, routed)          0.425     8.121    uart_0/Rstatus[11]_i_1_n_0
    SLICE_X4Y157         FDCE                                         r  uart_0/Rstatus_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.487     9.006    uart_0/clk_200M_BUFG
    SLICE_X4Y157         FDCE                                         r  uart_0/Rstatus_reg[2]/C
                         clock pessimism              0.205     9.211    
                         clock uncertainty           -0.035     9.175    
    SLICE_X4Y157         FDCE (Setup_fdce_C_CE)      -0.168     9.007    uart_0/Rstatus_reg[2]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 uart_0/Rcounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_0/Rstatus_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.277ns (33.030%)  route 2.589ns (66.970%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 9.006 - 5.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.605     4.255    uart_0/clk_200M_BUFG
    SLICE_X3Y158         FDCE                                         r  uart_0/Rcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y158         FDCE (Prop_fdce_C_Q)         0.348     4.603 f  uart_0/Rcounter_reg[6]/Q
                         net (fo=5, routed)           0.809     5.412    uart_0/Rcounter[6]
    SLICE_X3Y158         LUT4 (Prop_lut4_I0_O)        0.263     5.675 f  uart_0/Rstatus[1]_i_5/O
                         net (fo=5, routed)           0.667     6.342    uart_0/Rstatus[1]_i_5_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I3_O)        0.294     6.636 f  uart_0/Rstatus[11]_i_9/O
                         net (fo=1, routed)           0.352     6.988    uart_0/Rstatus[11]_i_9_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I2_O)        0.267     7.255 r  uart_0/Rstatus[11]_i_3/O
                         net (fo=1, routed)           0.336     7.591    uart_0/Rstatus[11]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.105     7.696 r  uart_0/Rstatus[11]_i_1/O
                         net (fo=12, routed)          0.425     8.121    uart_0/Rstatus[11]_i_1_n_0
    SLICE_X4Y157         FDCE                                         r  uart_0/Rstatus_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.487     9.006    uart_0/clk_200M_BUFG
    SLICE_X4Y157         FDCE                                         r  uart_0/Rstatus_reg[9]/C
                         clock pessimism              0.205     9.211    
                         clock uncertainty           -0.035     9.175    
    SLICE_X4Y157         FDCE (Setup_fdce_C_CE)      -0.168     9.007    uart_0/Rstatus_reg[9]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 uart_0/Rcounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_0/Rstatus_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.277ns (33.207%)  route 2.569ns (66.793%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 9.005 - 5.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.605     4.255    uart_0/clk_200M_BUFG
    SLICE_X3Y158         FDCE                                         r  uart_0/Rcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y158         FDCE (Prop_fdce_C_Q)         0.348     4.603 f  uart_0/Rcounter_reg[6]/Q
                         net (fo=5, routed)           0.809     5.412    uart_0/Rcounter[6]
    SLICE_X3Y158         LUT4 (Prop_lut4_I0_O)        0.263     5.675 f  uart_0/Rstatus[1]_i_5/O
                         net (fo=5, routed)           0.667     6.342    uart_0/Rstatus[1]_i_5_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I3_O)        0.294     6.636 f  uart_0/Rstatus[11]_i_9/O
                         net (fo=1, routed)           0.352     6.988    uart_0/Rstatus[11]_i_9_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I2_O)        0.267     7.255 r  uart_0/Rstatus[11]_i_3/O
                         net (fo=1, routed)           0.336     7.591    uart_0/Rstatus[11]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.105     7.696 r  uart_0/Rstatus[11]_i_1/O
                         net (fo=12, routed)          0.405     8.100    uart_0/Rstatus[11]_i_1_n_0
    SLICE_X4Y158         FDCE                                         r  uart_0/Rstatus_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.486     9.005    uart_0/clk_200M_BUFG
    SLICE_X4Y158         FDCE                                         r  uart_0/Rstatus_reg[3]/C
                         clock pessimism              0.205     9.210    
                         clock uncertainty           -0.035     9.174    
    SLICE_X4Y158         FDCE (Setup_fdce_C_CE)      -0.168     9.006    uart_0/Rstatus_reg[3]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 uart_0/Rcounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_0/Rstatus_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.277ns (33.207%)  route 2.569ns (66.793%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 9.005 - 5.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.605     4.255    uart_0/clk_200M_BUFG
    SLICE_X3Y158         FDCE                                         r  uart_0/Rcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y158         FDCE (Prop_fdce_C_Q)         0.348     4.603 f  uart_0/Rcounter_reg[6]/Q
                         net (fo=5, routed)           0.809     5.412    uart_0/Rcounter[6]
    SLICE_X3Y158         LUT4 (Prop_lut4_I0_O)        0.263     5.675 f  uart_0/Rstatus[1]_i_5/O
                         net (fo=5, routed)           0.667     6.342    uart_0/Rstatus[1]_i_5_n_0
    SLICE_X4Y157         LUT4 (Prop_lut4_I3_O)        0.294     6.636 f  uart_0/Rstatus[11]_i_9/O
                         net (fo=1, routed)           0.352     6.988    uart_0/Rstatus[11]_i_9_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I2_O)        0.267     7.255 r  uart_0/Rstatus[11]_i_3/O
                         net (fo=1, routed)           0.336     7.591    uart_0/Rstatus[11]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.105     7.696 r  uart_0/Rstatus[11]_i_1/O
                         net (fo=12, routed)          0.405     8.100    uart_0/Rstatus[11]_i_1_n_0
    SLICE_X4Y158         FDCE                                         r  uart_0/Rstatus_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         1.486     9.005    uart_0/clk_200M_BUFG
    SLICE_X4Y158         FDCE                                         r  uart_0/Rstatus_reg[4]/C
                         clock pessimism              0.205     9.210    
                         clock uncertainty           -0.035     9.174    
    SLICE_X4Y158         FDCE (Setup_fdce_C_CE)      -0.168     9.006    uart_0/Rstatus_reg[4]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  0.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 SPI_0/srdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.308%)  route 0.165ns (52.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.649     1.689    SPI_0/clk_200M_BUFG
    SLICE_X8Y165         FDRE                                         r  SPI_0/srdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y165         FDRE (Prop_fdre_C_Q)         0.148     1.837 r  SPI_0/srdata_reg[5]/Q
                         net (fo=1, routed)           0.165     2.002    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y66         RAMB18E1                                     r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.958     2.086    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y66         RAMB18E1                                     r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.348     1.738    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.981    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.951%)  route 0.070ns (33.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.648     1.688    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y165        FDRE                                         r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.141     1.829 r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[7]/Q
                         net (fo=2, routed)           0.070     1.898    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[7]
    SLICE_X16Y165        FDRE                                         r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.922     2.050    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y165        FDRE                                         r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[7]/C
                         clock pessimism             -0.363     1.688    
    SLICE_X16Y165        FDRE (Hold_fdre_C_D)         0.076     1.764    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.266%)  route 0.069ns (32.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.648     1.688    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y165        FDRE                                         r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.141     1.829 r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[6]/Q
                         net (fo=2, routed)           0.069     1.897    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[6]
    SLICE_X16Y165        FDRE                                         r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.922     2.050    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y165        FDRE                                         r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[6]/C
                         clock pessimism             -0.363     1.688    
    SLICE_X16Y165        FDRE (Hold_fdre_C_D)         0.071     1.759    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.562%)  route 0.127ns (47.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.651     1.691    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y161        FDRE                                         r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y161        FDRE (Prop_fdre_C_Q)         0.141     1.832 r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[9]/Q
                         net (fo=2, routed)           0.127     1.959    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[9]
    SLICE_X9Y161         FDRE                                         r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.926     2.054    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y161         FDRE                                         r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]/C
                         clock pessimism             -0.327     1.728    
    SLICE_X9Y161         FDRE (Hold_fdre_C_D)         0.070     1.798    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_0/Rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.068%)  route 0.347ns (67.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.652     1.692    uart_0/clk_200M_BUFG
    SLICE_X8Y158         FDCE                                         r  uart_0/Rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y158         FDCE (Prop_fdce_C_Q)         0.164     1.856 r  uart_0/Rdata_reg[5]/Q
                         net (fo=2, routed)           0.347     2.203    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y64         RAMB18E1                                     r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.962     2.090    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y64         RAMB18E1                                     r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.348     1.742    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     2.038    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SPI_0/srdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.762%)  route 0.367ns (72.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.677     1.717    SPI_0/clk_200M_BUFG
    SLICE_X7Y165         FDRE                                         r  SPI_0/srdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y165         FDRE (Prop_fdre_C_Q)         0.141     1.858 r  SPI_0/srdata_reg[6]/Q
                         net (fo=1, routed)           0.367     2.225    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y66         RAMB18E1                                     r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.958     2.086    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y66         RAMB18E1                                     r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.327     1.759    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.055    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 SPI_0/srdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.653%)  route 0.369ns (72.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.677     1.717    SPI_0/clk_200M_BUFG
    SLICE_X7Y165         FDRE                                         r  SPI_0/srdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y165         FDRE (Prop_fdre_C_Q)         0.141     1.858 r  SPI_0/srdata_reg[7]/Q
                         net (fo=1, routed)           0.369     2.227    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y66         RAMB18E1                                     r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.958     2.086    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y66         RAMB18E1                                     r  fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.327     1.759    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     2.055    fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.737%)  route 0.265ns (65.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.651     1.691    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y161         FDRE                                         r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]/Q
                         net (fo=4, routed)           0.265     2.097    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB18_X0Y64         RAMB18E1                                     r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.962     2.090    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y64         RAMB18E1                                     r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.348     1.742    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.925    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.651     1.691    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y160         FDRE                                         r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/Q
                         net (fo=2, routed)           0.116     1.948    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[9]_0[8]
    SLICE_X9Y159         FDRE                                         r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.927     2.055    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y159         FDRE                                         r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/C
                         clock pessimism             -0.348     1.708    
    SLICE_X9Y159         FDRE (Hold_fdre_C_D)         0.066     1.774    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_0/Rdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.164ns (31.338%)  route 0.359ns (68.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.652     1.692    uart_0/clk_200M_BUFG
    SLICE_X8Y158         FDCE                                         r  uart_0/Rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y158         FDCE (Prop_fdce_C_Q)         0.164     1.856 r  uart_0/Rdata_reg[2]/Q
                         net (fo=2, routed)           0.359     2.215    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y64         RAMB18E1                                     r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=308, routed)         0.962     2.090    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y64         RAMB18E1                                     r  fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.348     1.742    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.038    fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB18_X0Y64   fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB18_X0Y64   fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB18_X0Y66   fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB18_X0Y66   fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0  clk_200M_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X0Y175   LED_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X0Y175   LED_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X2Y166   SPI_0/counter2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X2Y166   SPI_0/counter2_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X4Y166   SPI_0/counter2_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X0Y175   LED_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X0Y175   LED_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X9Y166   SPI_0/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X11Y168  SPI_0/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X11Y168  SPI_0/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X11Y168  SPI_0/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X9Y165   SPI_0/srdata_tmp_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y164   SPI_0/srdata_tmp_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X9Y165   SPI_0/srdata_tmp_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X8Y164   SPI_0/srdata_tmp_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X4Y166   SPI_0/counter2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X2Y167   SPI_0/counter2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y167   SPI_0/counter2_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X2Y167   SPI_0/counter2_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X9Y166   SPI_0/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y171   count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y176   key_scan_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y176   key_scan_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X13Y167  uart_0/fifot_re_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y160   SPI_0/send_data_sign_reg/C



