# Reading D:/Software/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do regfile_32x64_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Software/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/CompArch/mux_32to1_64 {D:/CompArch/mux_32to1_64/mux_32to1_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:18 on Feb 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/mux_32to1_64" D:/CompArch/mux_32to1_64/mux_32to1_64.v 
# -- Compiling module mux_32to1_64
# 
# Top level modules:
# 	mux_32to1_64
# End time: 17:23:19 on Feb 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/reg_64 {D:/CompArch/reg_64/reg_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:19 on Feb 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/reg_64" D:/CompArch/reg_64/reg_64.v 
# -- Compiling module reg_64
# 
# Top level modules:
# 	reg_64
# End time: 17:23:19 on Feb 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/decoder_5to32 {D:/CompArch/decoder_5to32/decoder_5to32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:19 on Feb 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/decoder_5to32" D:/CompArch/decoder_5to32/decoder_5to32.v 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 17:23:19 on Feb 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/regfile_32x64 {D:/CompArch/regfile_32x64/regfile_32x64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:19 on Feb 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/regfile_32x64" D:/CompArch/regfile_32x64/regfile_32x64.v 
# -- Compiling module regfile_32x64
# 
# Top level modules:
# 	regfile_32x64
# End time: 17:23:19 on Feb 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/CompArch/regfile_32x64 {D:/CompArch/regfile_32x64/regfile_32x64_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:19 on Feb 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/regfile_32x64" D:/CompArch/regfile_32x64/regfile_32x64_tb.v 
# -- Compiling module regfile_32x64_tb
# 
# Top level modules:
# 	regfile_32x64_tb
# End time: 17:23:19 on Feb 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  regfile_32x64_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" regfile_32x64_tb 
# Start time: 17:23:19 on Feb 11,2020
# Loading work.regfile_32x64_tb
# Loading work.regfile_32x64
# Loading work.decoder_5to32
# Loading work.reg_64
# Loading work.mux_32to1_64
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/CompArch/regfile_32x64/regfile_32x64_tb.v(76)
#    Time: 30 ns  Iteration: 0  Instance: /regfile_32x64_tb
# Break in Module regfile_32x64_tb at D:/CompArch/regfile_32x64/regfile_32x64_tb.v line 76
# End time: 17:32:43 on Feb 11,2020, Elapsed time: 0:09:24
# Errors: 0, Warnings: 0
