
create_clock -period 5.000 -name sys_clk_ddr4 [get_ports sys_clk_ddr4_clk_p]

set_property LOC MMCM_X0Y4 [get_cells gen3_top_i/capture/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst]
#set_property BEL MMCM [get_cells gen3_top_i/capture/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst]
#set_property LOC BUFGCE_X0Y84 [get_cells gen3_top_i/capture/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U]


set_property PACKAGE_PIN AT23 [get_ports {PL_SYSREF_clk_p[0]}]
set_property PACKAGE_PIN R27 [get_ports {ddr4_pl_dm_n[7]}]
set_property PACKAGE_PIN R25 [get_ports {ddr4_pl_dq[60]}]
set_property PACKAGE_PIN R26 [get_ports {ddr4_pl_dq[61]}]
set_property PACKAGE_PIN N26 [get_ports {ddr4_pl_dq[56]}]
set_property PACKAGE_PIN M26 [get_ports {ddr4_pl_dq[59]}]
set_property PACKAGE_PIN N25 [get_ports {ddr4_pl_dqs_t[7]}]
set_property PACKAGE_PIN M27 [get_ports {ddr4_pl_dq[58]}]
set_property PACKAGE_PIN M28 [get_ports {ddr4_pl_dq[62]}]
set_property PACKAGE_PIN L25 [get_ports {ddr4_pl_dq[63]}]
set_property PACKAGE_PIN K25 [get_ports {ddr4_pl_dq[57]}]
set_property PACKAGE_PIN L28 [get_ports {ddr4_pl_dm_n[5]}]
set_property PACKAGE_PIN K26 [get_ports {ddr4_pl_dq[44]}]
set_property PACKAGE_PIN J26 [get_ports {ddr4_pl_dq[42]}]
set_property PACKAGE_PIN K29 [get_ports {ddr4_pl_dq[40]}]
set_property PACKAGE_PIN J29 [get_ports {ddr4_pl_dq[47]}]
set_property PACKAGE_PIN J27 [get_ports {ddr4_pl_dqs_t[5]}]
set_property PACKAGE_PIN H30 [get_ports {ddr4_pl_dq[45]}]
set_property PACKAGE_PIN G30 [get_ports {ddr4_pl_dq[41]}]
set_property PACKAGE_PIN H28 [get_ports {ddr4_pl_dq[46]}]
set_property PACKAGE_PIN H29 [get_ports {ddr4_pl_dq[43]}]
set_property PACKAGE_PIN F30 [get_ports {ddr4_pl_dm_n[4]}]
set_property PACKAGE_PIN G27 [get_ports {ddr4_pl_dq[39]}]
set_property PACKAGE_PIN G28 [get_ports {ddr4_pl_dq[37]}]
set_property PACKAGE_PIN F29 [get_ports {ddr4_pl_dq[38]}]
set_property PACKAGE_PIN E29 [get_ports {ddr4_pl_dq[32]}]
set_property PACKAGE_PIN F27 [get_ports {ddr4_pl_dqs_t[4]}]
set_property PACKAGE_PIN D29 [get_ports {ddr4_pl_dq[34]}]
set_property PACKAGE_PIN C29 [get_ports {ddr4_pl_dq[36]}]
set_property PACKAGE_PIN E27 [get_ports {ddr4_pl_dq[35]}]
set_property PACKAGE_PIN D27 [get_ports {ddr4_pl_dq[33]}]
set_property PACKAGE_PIN C30 [get_ports {ddr4_pl_dm_n[6]}]
set_property PACKAGE_PIN B27 [get_ports {ddr4_pl_dq[50]}]
set_property PACKAGE_PIN A27 [get_ports {ddr4_pl_dq[49]}]
set_property PACKAGE_PIN B30 [get_ports {ddr4_pl_dq[48]}]
set_property PACKAGE_PIN B31 [get_ports {ddr4_pl_dq[52]}]
set_property PACKAGE_PIN B28 [get_ports {ddr4_pl_dqs_t[6]}]
set_property PACKAGE_PIN B32 [get_ports {ddr4_pl_dq[54]}]
set_property PACKAGE_PIN A32 [get_ports {ddr4_pl_dq[55]}]
set_property PACKAGE_PIN A29 [get_ports {ddr4_pl_dq[51]}]
set_property PACKAGE_PIN A30 [get_ports {ddr4_pl_dq[53]}]
set_property PACKAGE_PIN P21 [get_ports {ddr4_pl_adr[6]}]
set_property PACKAGE_PIN M21 [get_ports {ddr4_pl_adr[9]}]
set_property PACKAGE_PIN N23 [get_ports {ddr4_pl_adr[11]}]
set_property PACKAGE_PIN N24 [get_ports {ddr4_pl_adr[1]}]
set_property PACKAGE_PIN L23 [get_ports {ddr4_pl_adr[14]}]
set_property PACKAGE_PIN K24 [get_ports {ddr4_pl_adr[5]}]
set_property PACKAGE_PIN J24 [get_ports {ddr4_pl_adr[3]}]
set_property PACKAGE_PIN H24 [get_ports {ddr4_pl_ck_t[0]}]
set_property PACKAGE_PIN G22 [get_ports {ddr4_pl_adr[13]}]
set_property PACKAGE_PIN F22 [get_ports {ddr4_pl_ba[1]}]
set_property PACKAGE_PIN H26 [get_ports {sys_clk_ddr4_clk_p[0]}]
set_property IOSTANDARD DIFF_SSTL12 [get_ports {sys_clk_ddr4_clk_p[0]}]
set_property PACKAGE_PIN F23 [get_ports {ddr4_pl_adr[7]}]
set_property PACKAGE_PIN F24 [get_ports {ddr4_pl_bg[0]}]
set_property PACKAGE_PIN F25 [get_ports {ddr4_pl_adr[15]}]
set_property PACKAGE_PIN E22 [get_ports {ddr4_pl_adr[16]}]
set_property PACKAGE_PIN E26 [get_ports {ddr4_pl_cke[0]}]
set_property PACKAGE_PIN D26 [get_ports {ddr4_pl_cs_n[0]}]
set_property PACKAGE_PIN D23 [get_ports ddr4_pl_reset_n]
set_property PACKAGE_PIN C23 [get_ports {ddr4_pl_adr[4]}]
set_property PACKAGE_PIN D24 [get_ports {ddr4_pl_adr[12]}]
set_property PACKAGE_PIN C25 [get_ports ddr4_pl_act_n]
set_property PACKAGE_PIN B25 [get_ports {ddr4_pl_adr[0]}]
set_property PACKAGE_PIN B22 [get_ports {ddr4_pl_adr[10]}]
set_property PACKAGE_PIN A24 [get_ports {ddr4_pl_ba[0]}]
set_property PACKAGE_PIN A25 [get_ports {ddr4_pl_adr[8]}]
set_property PACKAGE_PIN A22 [get_ports {ddr4_pl_odt[0]}]
set_property PACKAGE_PIN A23 [get_ports {ddr4_pl_adr[2]}]
set_property PACKAGE_PIN R20 [get_ports {ddr4_pl_dm_n[1]}]
set_property PACKAGE_PIN R17 [get_ports {ddr4_pl_dq[10]}]
set_property PACKAGE_PIN P17 [get_ports {ddr4_pl_dq[14]}]
set_property PACKAGE_PIN N20 [get_ports {ddr4_pl_dq[9]}]
set_property PACKAGE_PIN N19 [get_ports {ddr4_pl_dq[13]}]
set_property PACKAGE_PIN P19 [get_ports {ddr4_pl_dqs_t[1]}]
set_property PACKAGE_PIN M20 [get_ports {ddr4_pl_dq[15]}]
set_property PACKAGE_PIN L20 [get_ports {ddr4_pl_dq[11]}]
set_property PACKAGE_PIN M18 [get_ports {ddr4_pl_dq[8]}]
set_property PACKAGE_PIN L18 [get_ports {ddr4_pl_dq[12]}]
set_property PACKAGE_PIN K21 [get_ports {ddr4_pl_dm_n[0]}]
set_property PACKAGE_PIN J18 [get_ports {ddr4_pl_dq[7]}]
set_property PACKAGE_PIN J17 [get_ports {ddr4_pl_dq[0]}]
set_property PACKAGE_PIN J19 [get_ports {ddr4_pl_dq[5]}]
set_property PACKAGE_PIN H19 [get_ports {ddr4_pl_dq[1]}]
set_property PACKAGE_PIN H18 [get_ports {ddr4_pl_dqs_t[0]}]
set_property PACKAGE_PIN J21 [get_ports {ddr4_pl_dq[2]}]
set_property PACKAGE_PIN H21 [get_ports {ddr4_pl_dq[3]}]
set_property PACKAGE_PIN G17 [get_ports {ddr4_pl_dq[6]}]
set_property PACKAGE_PIN F17 [get_ports {ddr4_pl_dq[4]}]
set_property PACKAGE_PIN H20 [get_ports {ddr4_pl_dm_n[3]}]
set_property PACKAGE_PIN F19 [get_ports {ddr4_pl_dq[28]}]
set_property PACKAGE_PIN F18 [get_ports {ddr4_pl_dq[24]}]
set_property PACKAGE_PIN G21 [get_ports {ddr4_pl_dq[27]}]
set_property PACKAGE_PIN F20 [get_ports {ddr4_pl_dq[31]}]
set_property PACKAGE_PIN E17 [get_ports {ddr4_pl_dqs_t[3]}]
set_property PACKAGE_PIN E21 [get_ports {ddr4_pl_dq[26]}]
set_property PACKAGE_PIN E20 [get_ports {ddr4_pl_dq[25]}]
set_property PACKAGE_PIN D19 [get_ports {ddr4_pl_dq[30]}]
set_property PACKAGE_PIN D18 [get_ports {ddr4_pl_dq[29]}]
set_property PACKAGE_PIN D21 [get_ports {ddr4_pl_dm_n[2]}]
set_property PACKAGE_PIN C19 [get_ports {ddr4_pl_dq[22]}]
set_property PACKAGE_PIN C18 [get_ports {ddr4_pl_dq[19]}]
set_property PACKAGE_PIN B21 [get_ports {ddr4_pl_dq[18]}]
set_property PACKAGE_PIN B20 [get_ports {ddr4_pl_dq[21]}]
set_property PACKAGE_PIN B17 [get_ports {ddr4_pl_dqs_t[2]}]
set_property PACKAGE_PIN A20 [get_ports {ddr4_pl_dq[16]}]
set_property PACKAGE_PIN A19 [get_ports {ddr4_pl_dq[20]}]
set_property PACKAGE_PIN B18 [get_ports {ddr4_pl_dq[17]}]
set_property PACKAGE_PIN A18 [get_ports {ddr4_pl_dq[23]}]

set_property PACKAGE_PIN M22 [get_ports {ddr4_pl_bg[1]}]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
