`timescale 1ns / 1ps

module tb_10000_counter(    );

    reg clk,reset;
    wire [7:0] fnd_data;
    wire [3:0] fnd_digit;


    top_10000_counter dut (
    .clk(clk),
    .reset(reset),
    .fnd_digit(fnd_digit),
    .fnd_data(fnd_data)


);  

    always #5 clk= ~clk;

    initial begin
        #0;
        clk=0;
        reset=1;

        #10;
        reset=0;

        #10;
        reset=0;
        #10;
        $stop;
    end
        
    
endmodule
