// Seed: 2600684836
module module_0 (
    input tri id_0,
    input wand id_1,
    input wand id_2,
    output wand id_3,
    output wire id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wand id_8,
    input tri0 id_9,
    input wire id_10,
    input wor id_11,
    input wand id_12,
    input tri id_13,
    input uwire id_14,
    input wor id_15,
    output wand id_16
    , id_25, id_26,
    output uwire id_17,
    output tri0 id_18,
    output uwire id_19,
    output wire id_20,
    output wand id_21,
    output supply1 id_22,
    input wor id_23
);
  wire id_27;
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  wire  id_6,
    output logic id_7,
    output uwire id_8,
    input  tri   id_9
);
  always if (1) id_7 <= 1;
  module_0(
      id_2,
      id_6,
      id_5,
      id_8,
      id_8,
      id_6,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_9,
      id_4,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_0
  );
  wand id_11;
  assign id_11 = 1'h0;
endmodule
