<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: TcChannel Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_tc_channel-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">TcChannel Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___t_c.xhtml">Timer Counter</a> &#124; <a class="el" href="group___s_a_m_s70___t_c.xhtml">Timer Counter</a> &#124; <a class="el" href="group___s_a_m_v71___t_c.xhtml">Timer Counter</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> hardware registers.  
 <a href="struct_tc_channel.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__tc_8h_source.xhtml">component_tc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a7b9fca08998a1d909a742c783c6e905c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#a7b9fca08998a1d909a742c783c6e905c">TC_CCR</a></td></tr>
<tr class="memdesc:a7b9fca08998a1d909a742c783c6e905c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x0) Channel Control Register  <a href="#a7b9fca08998a1d909a742c783c6e905c">More...</a><br /></td></tr>
<tr class="separator:a7b9fca08998a1d909a742c783c6e905c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b2c9af428494f405958aa13f790c32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#a96b2c9af428494f405958aa13f790c32">TC_CMR</a></td></tr>
<tr class="memdesc:a96b2c9af428494f405958aa13f790c32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x4) Channel Mode Register  <a href="#a96b2c9af428494f405958aa13f790c32">More...</a><br /></td></tr>
<tr class="separator:a96b2c9af428494f405958aa13f790c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b8af3c26551f31d667d9b1f3a58602"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#a54b8af3c26551f31d667d9b1f3a58602">TC_SMMR</a></td></tr>
<tr class="memdesc:a54b8af3c26551f31d667d9b1f3a58602"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x8) Stepper Motor Mode Register  <a href="#a54b8af3c26551f31d667d9b1f3a58602">More...</a><br /></td></tr>
<tr class="separator:a54b8af3c26551f31d667d9b1f3a58602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3340272f5aec0a24117414ba7c24f5cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#a3340272f5aec0a24117414ba7c24f5cc">TC_RAB</a></td></tr>
<tr class="memdesc:a3340272f5aec0a24117414ba7c24f5cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0xC) Register AB  <a href="#a3340272f5aec0a24117414ba7c24f5cc">More...</a><br /></td></tr>
<tr class="separator:a3340272f5aec0a24117414ba7c24f5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add780e44068960daa7bf8e5b113f0f7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#add780e44068960daa7bf8e5b113f0f7e">TC_CV</a></td></tr>
<tr class="memdesc:add780e44068960daa7bf8e5b113f0f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x10) Counter Value  <a href="#add780e44068960daa7bf8e5b113f0f7e">More...</a><br /></td></tr>
<tr class="separator:add780e44068960daa7bf8e5b113f0f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3311735ec87cd7f54c98e1ea66893cff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#a3311735ec87cd7f54c98e1ea66893cff">TC_RA</a></td></tr>
<tr class="memdesc:a3311735ec87cd7f54c98e1ea66893cff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x14) Register A  <a href="#a3311735ec87cd7f54c98e1ea66893cff">More...</a><br /></td></tr>
<tr class="separator:a3311735ec87cd7f54c98e1ea66893cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4188ab472903f10bb5d1cf8f1b2a44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#a3d4188ab472903f10bb5d1cf8f1b2a44">TC_RB</a></td></tr>
<tr class="memdesc:a3d4188ab472903f10bb5d1cf8f1b2a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x18) Register B  <a href="#a3d4188ab472903f10bb5d1cf8f1b2a44">More...</a><br /></td></tr>
<tr class="separator:a3d4188ab472903f10bb5d1cf8f1b2a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e95d93277704e7494d77333cbf84e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#a63e95d93277704e7494d77333cbf84e3">TC_RC</a></td></tr>
<tr class="memdesc:a63e95d93277704e7494d77333cbf84e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x1C) Register C  <a href="#a63e95d93277704e7494d77333cbf84e3">More...</a><br /></td></tr>
<tr class="separator:a63e95d93277704e7494d77333cbf84e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d815f4adfe8158e5e3840c8a4541c4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#a5d815f4adfe8158e5e3840c8a4541c4d">TC_SR</a></td></tr>
<tr class="memdesc:a5d815f4adfe8158e5e3840c8a4541c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x20) Status Register  <a href="#a5d815f4adfe8158e5e3840c8a4541c4d">More...</a><br /></td></tr>
<tr class="separator:a5d815f4adfe8158e5e3840c8a4541c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfde4027b96b1524bbfdc812ca71f27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#a2cfde4027b96b1524bbfdc812ca71f27">TC_IER</a></td></tr>
<tr class="memdesc:a2cfde4027b96b1524bbfdc812ca71f27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x24) Interrupt Enable Register  <a href="#a2cfde4027b96b1524bbfdc812ca71f27">More...</a><br /></td></tr>
<tr class="separator:a2cfde4027b96b1524bbfdc812ca71f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669748c8212bbbb4c885ecfc2caf7f7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#a669748c8212bbbb4c885ecfc2caf7f7f">TC_IDR</a></td></tr>
<tr class="memdesc:a669748c8212bbbb4c885ecfc2caf7f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x28) Interrupt Disable Register  <a href="#a669748c8212bbbb4c885ecfc2caf7f7f">More...</a><br /></td></tr>
<tr class="separator:a669748c8212bbbb4c885ecfc2caf7f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811e37c3d871a48ff680ba99cd1a7907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#a811e37c3d871a48ff680ba99cd1a7907">TC_IMR</a></td></tr>
<tr class="memdesc:a811e37c3d871a48ff680ba99cd1a7907"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x2C) Interrupt Mask Register  <a href="#a811e37c3d871a48ff680ba99cd1a7907">More...</a><br /></td></tr>
<tr class="separator:a811e37c3d871a48ff680ba99cd1a7907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd0843f5d0c344e399a2ff497b5c2723"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#acd0843f5d0c344e399a2ff497b5c2723">TC_EMR</a></td></tr>
<tr class="memdesc:acd0843f5d0c344e399a2ff497b5c2723"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x30) Extended Mode Register  <a href="#acd0843f5d0c344e399a2ff497b5c2723">More...</a><br /></td></tr>
<tr class="separator:acd0843f5d0c344e399a2ff497b5c2723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f7785661b04ea0112ca6204273970f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.xhtml#a25f7785661b04ea0112ca6204273970f">Reserved1</a> [3]</td></tr>
<tr class="separator:a25f7785661b04ea0112ca6204273970f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a25f7785661b04ea0112ca6204273970f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25f7785661b04ea0112ca6204273970f">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TcChannel::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b9fca08998a1d909a742c783c6e905c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9fca08998a1d909a742c783c6e905c">&sect;&nbsp;</a></span>TC_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t TcChannel::TC_CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x0) Channel Control Register </p>

</div>
</div>
<a id="a96b2c9af428494f405958aa13f790c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b2c9af428494f405958aa13f790c32">&sect;&nbsp;</a></span>TC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TcChannel::TC_CMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x4) Channel Mode Register </p>

</div>
</div>
<a id="add780e44068960daa7bf8e5b113f0f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add780e44068960daa7bf8e5b113f0f7e">&sect;&nbsp;</a></span>TC_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TcChannel::TC_CV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x10) Counter Value </p>

</div>
</div>
<a id="acd0843f5d0c344e399a2ff497b5c2723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd0843f5d0c344e399a2ff497b5c2723">&sect;&nbsp;</a></span>TC_EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TcChannel::TC_EMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x30) Extended Mode Register </p>

</div>
</div>
<a id="a669748c8212bbbb4c885ecfc2caf7f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669748c8212bbbb4c885ecfc2caf7f7f">&sect;&nbsp;</a></span>TC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t TcChannel::TC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x28) Interrupt Disable Register </p>

</div>
</div>
<a id="a2cfde4027b96b1524bbfdc812ca71f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cfde4027b96b1524bbfdc812ca71f27">&sect;&nbsp;</a></span>TC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t TcChannel::TC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x24) Interrupt Enable Register </p>

</div>
</div>
<a id="a811e37c3d871a48ff680ba99cd1a7907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811e37c3d871a48ff680ba99cd1a7907">&sect;&nbsp;</a></span>TC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TcChannel::TC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x2C) Interrupt Mask Register </p>

</div>
</div>
<a id="a3311735ec87cd7f54c98e1ea66893cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3311735ec87cd7f54c98e1ea66893cff">&sect;&nbsp;</a></span>TC_RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TcChannel::TC_RA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x14) Register A </p>

</div>
</div>
<a id="a3340272f5aec0a24117414ba7c24f5cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3340272f5aec0a24117414ba7c24f5cc">&sect;&nbsp;</a></span>TC_RAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TcChannel::TC_RAB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0xC) Register AB </p>

</div>
</div>
<a id="a3d4188ab472903f10bb5d1cf8f1b2a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4188ab472903f10bb5d1cf8f1b2a44">&sect;&nbsp;</a></span>TC_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TcChannel::TC_RB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x18) Register B </p>

</div>
</div>
<a id="a63e95d93277704e7494d77333cbf84e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63e95d93277704e7494d77333cbf84e3">&sect;&nbsp;</a></span>TC_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TcChannel::TC_RC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x1C) Register C </p>

</div>
</div>
<a id="a54b8af3c26551f31d667d9b1f3a58602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b8af3c26551f31d667d9b1f3a58602">&sect;&nbsp;</a></span>TC_SMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TcChannel::TC_SMMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x8) Stepper Motor Mode Register </p>

</div>
</div>
<a id="a5d815f4adfe8158e5e3840c8a4541c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d815f4adfe8158e5e3840c8a4541c4d">&sect;&nbsp;</a></span>TC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TcChannel::TC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.xhtml" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x20) Status Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__tc_8h_source.xhtml">component_tc.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
