#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec  7 16:16:28 2023
# Process ID: 18592
# Current directory: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17436 C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.xpr
# Log file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/vivado.log
# Journal file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.559 ; gain = 0.000
open_bd_design {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:module_ref:counter_trig:1.0 - counter_trig_PORT1
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_PORT1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port1/fifo_generator_PORT1Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_fifo_PORT1
WARNING: [BD 41-1731] Type mismatch between connected pins: /FIFO_delay_port1/s_aresetn(rst) and /FIFO_delay_port1/counter_trig_PORT1/areset(undef)
Adding component instance block -- xilinx.com:module_ref:counter_trig:1.0 - counter_trig_PORT2
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_PORT2
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port2/fifo_generator_PORT2Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_fifo_PORT2
WARNING: [BD 41-1731] Type mismatch between connected pins: /FIFO_delay_port2/s_aresetn(rst) and /FIFO_delay_port2/counter_trig_PORT2/areset(undef)
Adding component instance block -- xilinx.com:module_ref:GPIO_change:1.0 - GPIO_change_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:signal_combine:1.0 - signal_combine_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_2
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_1
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Adding component instance block -- xilinx.com:module_ref:float_to_int_axi:1.0 - float_to_int_axi_0
Adding component instance block -- xilinx.com:module_ref:int_to_float_axi:1.0 - int_to_float_axi_0
Adding component instance block -- xilinx.com:module_ref:adder_axi:1.0 - adder_axi_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:adder_axi:1.0 - adder_axi_1
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_1
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Adding component instance block -- xilinx.com:module_ref:float_to_int_axi:1.0 - float_to_int_axi_0
Adding component instance block -- xilinx.com:module_ref:int_to_float_axi:1.0 - int_to_float_axi_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_1
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Adding component instance block -- xilinx.com:module_ref:float_to_int_axi:1.0 - float_to_int_axi_0
Adding component instance block -- xilinx.com:module_ref:int_to_float_axi:1.0 - int_to_float_axi_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_1
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Adding component instance block -- xilinx.com:module_ref:float_to_int_axi:1.0 - float_to_int_axi_0
Adding component instance block -- xilinx.com:module_ref:int_to_float_axi:1.0 - int_to_float_axi_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
WARNING: [BD 41-1731] Type mismatch between connected pins: /GPIO_change_0/areset_out(undef) and /FIFO_delay_port1/s_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /GPIO_change_0/areset_out(undef) and /FIFO_delay_port2/s_aresetn(rst)
Successfully read diagram <system> from BD file <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 1614.297 ; gain = 0.000
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:4.0 v_vid_in_axi4s_0
endgroup
delete_bd_objs [get_bd_cells v_vid_in_axi4s_0]
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 16:38:04 2023...
