// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vfinn_design_wrapper.h for the primary calling header

#ifndef VERILATED_VFINN_DESIGN_WRAPPER___024ROOT_H_
#define VERILATED_VFINN_DESIGN_WRAPPER___024ROOT_H_  // guard

#include "verilated.h"
#include "verilated_threads.h"

class Vfinn_design_wrapper__Syms;
VL_MODULE(Vfinn_design_wrapper___024root) {
  public:

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(ap_clk,0,0);
        VL_IN8(ap_rst_n,0,0);
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60_out_V_TREADY;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60_ap_start_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter0_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter6_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_predicate_op89_read_state1;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_predicate_op304_write_state7;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_block_state7_io;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_sig_allocacmp_sf_1;
        IData/*18:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_sig_allocacmp_i_1;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_sig_allocacmp_nf_2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd;
        VL_OUT8(m_axis_0_tvalid,0,0);
        VL_OUT8(s_axis_0_tready,0,0);
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__read_ok;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT____Vlvbound_h7b5bd609__0;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h0de6e3ce__0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__unnamedblk1__DOT__rewind;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h6182f0cb__0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__o_v_reg;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srlo;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT____Vlvbound_hd478dd63__0;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT____Vlvbound_h61c5838d__0;
        CData/*7:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0;
        CData/*7:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0;
        VL_OUT16(maxcount,9,0);
        VL_OUT16(maxcount_13,10,0);
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__First_elem_next_window;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra;
        SData/*8:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra_correct;
        SData/*10:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT____Vcellout__config_if__ip_addr;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__FP;
        SData/*15:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT____Vcellout__config_if__ip_addr;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__count;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__maxcount_reg;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__a_;
        SData/*10:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__count;
        SData/*10:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__maxcount_reg;
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__a_;
        SData/*13:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__a_;
        VL_OUT(m_axis_0_tdata,23,0);
        IData/*23:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT____Vlvbound_h9d66f0ae__0;
        IData/*23:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__srlo;
        VlUnpacked<CData/*7:0*/, 189> finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram;
        VlUnpacked<IData/*17:0*/, 3> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__genPipes__BRA__0__KET____DOT__hi4;
        VlUnpacked<CData/*6:0*/, 3> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__genPipes__BRA__0__KET____DOT__lo4;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__b_load;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__shift;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk3__DOT__Last;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__blkRep__DOT__RepCnt;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__blkRep__DOT__RepLst;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__ODat;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__OVld;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__OLst;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__wr;
    };
    struct {
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__rd;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__vld;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__L;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__config_ce;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__config_we;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__rollback;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__srlo;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__state_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__addr_full_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__o_v_reg;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__addr_;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__state_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__addr_full_;
        CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk3__DOT__Last;
        CData/*3:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__blkRep__DOT__RepCnt;
        CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__blkRep__DOT__RepLst;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__Mem__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__Mem__v0;
        CData/*4:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__L;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3;
        CData/*7:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5;
        SData/*10:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk3__DOT__Count;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__WP;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__RP;
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff;
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_nxt;
        SData/*10:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__addr_;
        SData/*10:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk3__DOT__Count;
        SData/*10:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__Mem__v0;
        SData/*11:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__RP;
        SData/*14:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
        SData/*14:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
        SData/*13:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
        SData/*14:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
        IData/*24:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__A;
        IData/*17:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__genPipes__BRA__0__KET____DOT__genSIMD__BRA__0__KET____DOT__genBehav__DOT__B1;
        IData/*24:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__genPipes__BRA__0__KET____DOT__genSIMD__BRA__0__KET____DOT__genBehav__DOT__AD1;
        IData/*23:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__genPipes__BRA__0__KET____DOT__genblk2__BRA__3__KET____DOT__genLo__DOT__Lo4;
        VlWide<3>/*95:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__genPipes__BRA__0__KET____DOT__Res5;
        IData/*24:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__A;
        QData/*45:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__genPipes__BRA__0__KET____DOT__genSIMD__BRA__0__KET____DOT__genBehav__DOT__M2;
        QData/*47:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__genPipes__BRA__0__KET____DOT__genSIMD__BRA__0__KET____DOT__genBehav__DOT__P3;
        VlUnpacked<SData/*14:0*/, 3> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr;
        VlUnpacked<CData/*7:0*/, 15680> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem;
        VL_OUT8(maxcount_14,3,0);
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__count;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__maxcount_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__i_b_reg;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT____Vlvbound_h01e5a1b5__0;
        VlUnpacked<CData/*3:0*/, 2048> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__activation_replay__DOT__genblk4__DOT__Mem;
    };
    struct {
        VlUnpacked<QData/*47:0*/, 1> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__genPipes__BRA__0__KET____DOT__p3;
        VlUnpacked<VlWide<4>/*127:0*/, 48> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__srl;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__shift_en_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__i_b_reg;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__srl__v0;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__srlo_;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
        VlWide<4>/*127:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__srl__v0;
        CData/*5:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__addr;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CDat;
        CData/*5:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__addr_;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__state_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__addr_full_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TVALID;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TDATA;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12_out_V_TREADY;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__state;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__i_b_reg;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__o_v_reg;
        VlWide<4>/*127:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__srlo;
        VL_OUT8(maxcount_12,5,0);
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_0__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_0__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_0__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__acnt;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_0__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__ainc;
        CData/*5:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy;
        CData/*5:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__acnt;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__ainc;
        CData/*5:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__count;
        CData/*5:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_12__DOT__inst__DOT__impl__DOT__maxcount_reg;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT____Vlvbound_h6a29e01c__0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd;
        VL_OUT16(maxcount_1,9,0);
        VL_OUT16(maxcount_2,11,0);
        VL_OUT16(maxcount_4,13,0);
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__count;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__maxcount_reg;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__count;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__maxcount_reg;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__a_;
        SData/*13:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__count;
        SData/*13:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__maxcount_reg;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B;
        VL_IN8(m_axis_0_tready,0,0);
        VL_IN8(s_axis_0_tvalid,0,0);
        VL_OUT16(maxcount_3,14,0);
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__count;
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__maxcount_reg;
        VlUnpacked<SData/*9:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_4_U__DOT__rom0;
        VlUnpacked<SData/*9:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_5_U__DOT__rom0;
        VlUnpacked<SData/*9:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_8_U__DOT__rom0;
        VlUnpacked<SData/*9:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_9_U__DOT__rom0;
        VlUnpacked<SData/*9:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_10_U__DOT__rom0;
        VlUnpacked<SData/*9:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_11_U__DOT__rom0;
        VlUnpacked<SData/*9:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_12_U__DOT__rom0;
    };
    struct {
        VlUnpacked<SData/*9:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_13_U__DOT__rom0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln290_reg_4134;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln249_reg_4103_pp0_iter1_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln249_reg_4103_pp0_iter2_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln290_reg_4134_pp0_iter1_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln290_reg_4134_pp0_iter2_reg;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_34_fu_518;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_35_fu_522;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_36_fu_526;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_37_fu_530;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_38_fu_534;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_39_fu_538;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_66_fu_646;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_67_fu_650;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_68_fu_654;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_69_fu_658;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_70_fu_662;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_71_fu_666;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__nf_2_reg_4098;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__nf_2_reg_4098_pp0_iter1_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln249_reg_4103;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln249_reg_4103_pp0_iter3_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln290_reg_4134_pp0_iter3_reg;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_4_q0;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_5_q0;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_8_q0;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_9_q0;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_10_q0;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_11_q0;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_12_q0;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_13_q0;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__nf_2_reg_4098_pp0_iter2_reg;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter3_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter5_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter4_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__grp_fu_3182_ce;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B;
        QData/*42:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__mac_muladd_4ns_4s_14s_14_4_1_U2__DOT__MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0_U__DOT__m_reg;
        QData/*47:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__mac_muladd_4ns_4s_14s_14_4_1_U2__DOT__MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0_U__DOT__p_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_init;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_exit_ready_pp0_iter6_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_condition_2547;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__state;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__state_;
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__addr;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__sf_fu_370;
        VlUnpacked<CData/*7:0*/, 28223> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__srl;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_ce;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__srlo;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__o_v_reg;
        CData/*7:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__srl__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__srl__v0;
        CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr;
        VL_OUT8(maxcount_6,7,0);
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Out;
    };
    struct {
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT____Vlvbound_h2439530b__0;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_2__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_2__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_2__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__acnt;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_2__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__ainc;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT____Vlvbound_h96efaf22__0;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__a_;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__count;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__maxcount_reg;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__a_;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__srlo;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT____Vlvbound_h96ca450a__0;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT____Vlvbound_h3e534bce__0;
        VL_OUT16(maxcount_10,12,0);
        VL_OUT16(maxcount_7,8,0);
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra;
        SData/*10:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra_correct;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__a_;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__count;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__maxcount_reg;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__a_;
        SData/*8:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__count;
        SData/*8:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__maxcount_reg;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__a_;
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__a_;
        IData/*23:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT____Vlvbound_h22aaf3e2__0;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT____Vlvbound_h03f5fbb5__0;
        IData/*23:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT____Vlvbound_h2df4cc9b__0;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT____Vlvbound_hf852df0d__0;
        VlUnpacked<CData/*3:0*/, 560> finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_exit_ready_pp0_iter3_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_exit_ready_pp0_iter4_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_exit_ready_pp0_iter5_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__shift_en_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__shift_en_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__srlo_;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__state_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__addr_full;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__addr;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__addr_;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__addr_;
        VlUnpacked<CData/*7:0*/, 4095> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__srl;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__state;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__shift_en_;
        VlUnpacked<VlWide<4>/*127:0*/, 195> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__srl;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__shift_en_;
        VL_IN(s_axis_0_tdata,23,0);
        VlUnpacked<IData/*23:0*/, 783> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__srl;
        VlUnpacked<IData/*23:0*/, 9> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__srl;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__shift_en_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2_out_V_TREADY;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__Position_in_window;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__Write_cmd;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__Writing_done;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__write_ok;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__Fetching_done;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__fetch_cmd;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__reading_done;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__state_next;
        CData/*5:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h;
    };
    struct {
        CData/*5:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__state;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__state_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__addr_full_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__addr_full;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__shift_en_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srlo_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_full_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_full;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__i_b_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__shift_en_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__srlo_;
        CData/*4:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__Position_in_window;
        CData/*5:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w;
        CData/*5:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__srl__v0;
        CData/*7:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__srl__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__srl__v0;
        SData/*8:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__addr_incr;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__Newest_buffered_elem;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__Current_elem;
        SData/*8:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__addr;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__addr_;
        SData/*8:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg;
        IData/*29:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__genPipes__BRA__0__KET____DOT__genSIMD__BRA__0__KET____DOT__aa;
        IData/*26:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__genPipes__BRA__0__KET____DOT__genSIMD__BRA__0__KET____DOT__dd;
        IData/*23:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__srlo_;
        IData/*23:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__srlo_;
        IData/*23:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__srl__v0;
        VlUnpacked<CData/*3:0*/, 1> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__blkDsp__DOT__genblk2__DOT__core__DOT__genPipes__BRA__0__KET____DOT__genSIMD__BRA__0__KET____DOT__blkVectorize__DOT__ww;
        VlUnpacked<IData/*23:0*/, 899> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__srl;
        VlUnpacked<CData/*7:0*/, 12543> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__srl;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__addr;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__state;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_14__DOT__inst__DOT__impl__DOT__addr_full;
        IData/*24:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__MVAU_rtl_0__DOT__inst__DOT__inst__DOT__B;
        SData/*10:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__addr;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_rtl_0__DOT__in0_V_1_TREADY;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__state;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__addr_full;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__srlo_;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4_out_V_TDATA;
        VlUnpacked<CData/*7:0*/, 1567> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__srl;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT____Vlvbound_h1721892a__0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__o_v_reg;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__yp_2_reg_521;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_2_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_3_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_4_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_5_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_6_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_7_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_9_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_10_U__DOT____Vlvbound_hda3e80c4__0;
    };
    struct {
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_11_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_12_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_13_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_14_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_15_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_NS_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__kx_fu_168;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_NS_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr;
        SData/*10:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__a_;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__a_;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srlo;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT____Vlvbound_he3bb7443__0;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_13__DOT__inst__DOT__impl__DOT__shift_en_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__shift_en_o_;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srlo_;
        VlUnpacked<QData/*63:0*/, 783> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srl;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__addr_full;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__state;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__state_;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__addr;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__addr_;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln272_reg_1630;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln272_reg_1630_pp0_iter1_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat;
        QData/*63:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat;
        CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
        CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd;
        CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr;
        CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__W_packed_V_reg_1625;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_we;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3;
        CData/*7:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5;
        SData/*9:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
        SData/*9:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
        SData/*8:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
        SData/*9:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
        IData/*18:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__i_fu_140;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__nf_1_fu_256;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__o_v_reg;
        IData/*24:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__B;
        IData/*24:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__A;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_0__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CDat;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_0__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__o_v_reg;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__state_;
    };
    struct {
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__o_v_reg;
        IData/*24:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__A;
        IData/*24:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__B;
        IData/*23:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__srlo;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1_out_V_TREADY;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__sen;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__xen;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__yen;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__yclr;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__fwd;
        IData/*23:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_0__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_0__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__state;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__addr_full_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__addr_full;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__i_b_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__i_b_reg;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__state;
        IData/*23:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_0__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat;
        CData/*7:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_0__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__addr;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__addr_;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_;
        SData/*13:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__addr;
        IData/*23:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__srlo_;
        IData/*23:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__srlo;
        VlUnpacked<CData/*7:0*/, 2699> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srl;
        SData/*13:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__addr_;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__state_;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_2_fu_156;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__state;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__state_;
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__addr;
        VlUnpacked<CData/*7:0*/, 21167> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__srl;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__srlo_;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_fu_148;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_1_fu_152;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_3_fu_160;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_4_fu_164;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_5_fu_168;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_6_fu_172;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_7_fu_176;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_8_fu_180;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_9_fu_184;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_11_fu_192;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_12_fu_196;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_13_fu_200;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_14_fu_204;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_15_fu_208;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_16_fu_212;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_17_fu_216;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_18_fu_220;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_19_fu_224;
    };
    struct {
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_20_fu_228;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_21_fu_232;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_22_fu_236;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_23_fu_240;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_24_fu_244;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_25_fu_248;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_26_fu_252;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__i_b_reg;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter1_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter2_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter3_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter4_fsm;
        QData/*47:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__mac_muladd_8s_4s_15s_15_4_1_U2__DOT__MVAU_hls_0_mac_muladd_8s_4s_15s_15_4_1_DSP48_0_U__DOT__p_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter0_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2;
        VlUnpacked<CData/*7:0*/, 432> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem;
        IData/*17:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__mac_muladd_8s_4s_15s_15_4_1_U2__DOT__MVAU_hls_0_mac_muladd_8s_4s_15s_15_4_1_DSP48_0_U__DOT__b_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__grp_fu_1358_ce;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_init;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_ce;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en;
        VlUnpacked<SData/*9:0*/, 3> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__ap_CS_fsm;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__ap_NS_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter1_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter2_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter3_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter4_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter6_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__rollback;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__nf_2_reg_1572;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__nf_2_reg_1572_pp0_iter1_reg;
        QData/*47:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__mac_muladd_8s_4s_15s_15_4_1_U2__DOT__MVAU_hls_0_mac_muladd_8s_4s_15s_15_4_1_DSP48_0_U__DOT__p;
        QData/*42:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__mac_muladd_8s_4s_15s_15_4_1_U2__DOT__MVAU_hls_0_mac_muladd_8s_4s_15s_15_4_1_DSP48_0_U__DOT__m_reg;
        IData/*24:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__mac_muladd_8s_4s_15s_15_4_1_U2__DOT__MVAU_hls_0_mac_muladd_8s_4s_15s_15_4_1_DSP48_0_U__DOT__a_reg;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_1_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_8_U__DOT____Vlvbound_hda3e80c4__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_143_fu_954;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_1_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_1_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_1_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_1_ce0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_8_address0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_8_load;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_8_fu_924_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__shift_en_;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_load_reg_624;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_1_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_2_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_3_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_3_load_reg_639;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_4_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_4_load_reg_644;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_5_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_5_load_reg_649;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_6_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_6_load_reg_654;
    };
    struct {
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_7_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_7_load_reg_659;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_8_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_8_load_reg_664;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_9_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_9_load_reg_669;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_10_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_11_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_12_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_13_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_14_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_15_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_2_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_3_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_4_ce0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_5_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_5_ce0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_6_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_6_ce0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_7_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_7_ce0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_9_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_10_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_11_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_12_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_13_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_14_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_15_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TVALID;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_condition_exit_pp0_iter0_stage0;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_NS_iter1_fsm;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_fu_172;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_3_fu_184;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_3_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_4_fu_188;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_4_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_5_fu_192;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_5_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_6_fu_196;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_6_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_7_fu_200;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_7_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_8_fu_204;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_9_fu_208;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_9_load;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_fu_724_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_3_fu_799_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_4_fu_824_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_5_fu_849_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_6_fu_874_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_7_fu_899_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_9_fu_949_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0;
    };
    struct {
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_5_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_5_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_5_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_9_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_9_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_9_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TDATA;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_1_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_2_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_3_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_4_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_5_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_6_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_7_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_8_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_9_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_10_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_11_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_12_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_13_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_14_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 14> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_15_U__DOT__ram;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_1_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_8_ce0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_1_load;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_1_fu_749_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__in0_V_TREADY_int_regslice;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_1_load_reg_629;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_2_load_reg_634;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_10_load_reg_674;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_11_load_reg_679;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_12_load_reg_684;
    };
    struct {
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_13_load_reg_689;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_14_load_reg_694;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_15_load_reg_699;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_ce0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_2_address0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_3_address0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_4_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_9_ce0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_10_address0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_11_address0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_12_address0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_13_address0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_14_address0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__buf_V_15_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_done;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_condition_exit_pp0_iter0_stage0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_1_fu_176;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_2_fu_180;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_2_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_10_fu_212;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_10_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_11_fu_216;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_11_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_12_fu_220;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_12_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_13_fu_224;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_13_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_14_fu_228;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_14_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__oldMax_V_15_fu_232;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_15_load;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_2_fu_774_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_10_fu_974_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_11_fu_999_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_12_fu_1024_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_13_fu_1049_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_14_fu_1074_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_15_fu_1099_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_done_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_done_int;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_condition_573;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_loop_init;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__ap_CS_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_396;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__select_ln155_fu_473_p3;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__select_ln155_reg_534;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__indvar_flatten_reg_316;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__shift_en_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__i_b_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28_ap_start_reg;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__ap_CS_fsm;
    };
    struct {
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__yp_fu_56;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_done_int;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_done_int;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__add_ln155_reg_529;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__add_ln156_reg_619;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__xp_reg_327;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_condition_exit_pp0_iter0_stage0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__i_fu_58;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_loop_init;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_done_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__outpix_fu_72;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_loop_init;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_done_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_loop_exit_ready_pp0_iter1_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__srl__v0;
        CData/*3:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__yp_fu_56;
        CData/*4:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__add_ln155_reg_529;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B;
        QData/*63:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__srl__v0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__addr_full_;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter5_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__backpressure;
        VL_OUT16(maxcount_5,9,0);
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__count;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__maxcount_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0_out_V_TVALID;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Out;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_condition_1254;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__shift_en_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__addr_full_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__addr_full;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_nxt;
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__addr_;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__sf_fu_136;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__srlo;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_exit_ready_pp0_iter2_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_exit_ready_pp0_iter3_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_exit_ready_pp0_iter4_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_exit_ready_pp0_iter5_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__inst__DOT__impl__DOT__o_v_reg;
        CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_exit_ready_pp0_iter1_reg;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_10_fu_188;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1_out_V_TVALID;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60_out_V_TVALID;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__weights_V_TREADY_int_regslice;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_reg_1729;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_1_reg_1734;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_2_reg_1739;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_3_reg_1744;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_4_reg_1749;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_5_reg_1754;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_done_int;
    };
    struct {
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__i_b_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__in0_V_TREADY_int_regslice;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__srlo;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__o_v_reg;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__add_ln840_6_reg_1804;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__add_ln840_9_reg_1809;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__add_ln840_12_reg_1814;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__result_V_2_fu_1347_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_7_reg_1764;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_8_reg_1769;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_9_reg_1774;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_10_reg_1779;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_11_reg_1784;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_12_reg_1789;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_13_reg_1794;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_14_reg_1799;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_7_q0;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_8_q0;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_9_q0;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_10_q0;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_11_q0;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_12_q0;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_13_q0;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_14_q0;
        VlUnpacked<SData/*11:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_0_U__DOT__rom0;
        VlUnpacked<SData/*11:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_1_U__DOT__rom0;
        VlUnpacked<SData/*11:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_2_U__DOT__rom0;
        VlUnpacked<SData/*12:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_3_U__DOT__rom0;
        VlUnpacked<SData/*12:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_4_U__DOT__rom0;
        VlUnpacked<SData/*12:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_5_U__DOT__rom0;
        VlUnpacked<SData/*12:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_6_U__DOT__rom0;
        VlUnpacked<SData/*12:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_7_U__DOT__rom0;
        VlUnpacked<SData/*12:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_8_U__DOT__rom0;
        VlUnpacked<SData/*12:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_9_U__DOT__rom0;
        VlUnpacked<SData/*11:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_10_U__DOT__rom0;
        VlUnpacked<SData/*11:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_11_U__DOT__rom0;
        VlUnpacked<SData/*11:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_12_U__DOT__rom0;
        VlUnpacked<SData/*11:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_13_U__DOT__rom0;
        VlUnpacked<SData/*11:0*/, 16> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_14_U__DOT__rom0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln249_reg_1577_pp0_iter5_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln290_reg_1635_pp0_iter5_reg;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter5_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln249_reg_1577_pp0_iter3_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln249_reg_1577_pp0_iter4_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln290_reg_1635_pp0_iter3_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln290_reg_1635_pp0_iter4_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_6_reg_1759;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_exit_ready_pp0_iter6_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_0_q0;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_1_q0;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_2_q0;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_3_q0;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_4_q0;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_5_q0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln249_reg_1577_pp0_iter1_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln249_reg_1577_pp0_iter2_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln290_reg_1635_pp0_iter1_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln290_reg_1635_pp0_iter2_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_done_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__addr_full_;
    };
    struct {
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_6_q0;
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__add_i4_i338_fu_144;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln249_reg_1577;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln290_reg_1635;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_condition_exit_pp0_iter0_stage0;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__nf_2_reg_1572_pp0_iter2_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln272_reg_1630_pp0_iter2_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_474;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__mux_275_8_1_1_U1__DOT__mux_5_0;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Position_in_window;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Write_cmd;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Writing_done;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__write_ok;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Fetching_done;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__fetch_cmd;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__reading_done;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__read_ok;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__sen;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__xen;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__yen;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__yclr;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__fwd;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_2__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_2__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_2__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CDat;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__addr;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__o_v_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__o_v_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__i_b_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__o_v_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__i_b_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__i_b_reg;
        CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Fetching_done;
        CData/*7:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Position_in_window;
        QData/*63:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_2__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat;
        CData/*3:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_2__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat;
        SData/*10:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__addr_incr;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Newest_buffered_elem;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Current_elem;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__First_elem_next_window;
        SData/*10:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg;
        SData/*12:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Newest_buffered_elem;
        SData/*12:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Current_elem;
        SData/*10:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg;
        SData/*12:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__First_elem_next_window;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__srlo_;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__srlo;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__srlo_;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__srlo;
        VlWide<3>/*64:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__A;
        VlUnpacked<QData/*63:0*/, 255> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__srl;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__state_next;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw;
    };
    struct {
        CData/*4:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__a_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_NS_iter0_fsm;
        VL_OUT16(maxcount_8,12,0);
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__count;
        SData/*12:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__maxcount_reg;
        QData/*63:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT____Vlvbound_h50c06d95__0;
        VlUnpacked<QData/*63:0*/, 195> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__srl;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_2_out_V_TDATA;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7_out_V_TREADY;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_2__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__addr_;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__state;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__state_;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__addr;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__addr_;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__state;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__state_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__addr_full_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__addr_full;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__state;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__addr_full_;
        SData/*11:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__inst__DOT__impl__DOT__addr;
        VlWide<3>/*64:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__A;
        VlWide<3>/*64:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__B;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8_out_V_TREADY;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__addr_full_;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__ap_NS_fsm;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_0__DOT__inst__DOT__grp_StreamingMaxPool_Precision_28u_2u_16u_ap_uint_4_0_64_s_fu_28__DOT__ap_NS_fsm;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__ap_CS_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TREADY;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594_ap_start_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_ap_start_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_CS_fsm;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_sig_allocacmp_i_1;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter0_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter1_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__icmp_ln174_reg_702;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_block_state2_io;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_sig_allocacmp_outpix_1;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_loop_init;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__select_ln155_fu_809_p3;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__select_ln155_reg_886;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__indvar_flatten_reg_572;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28_ap_start_reg;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_3_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_3_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_4_address0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_5_address0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_6_address0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_8_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_20_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_21_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_21_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_22_address0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_24_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_done;
    };
    struct {
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__yp_fu_56;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_done_int;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_condition_exit_pp0_iter0_stage0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_done_int;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__ap_CS_fsm;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__ap_NS_fsm;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_1_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_2_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_3_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_4_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_5_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_6_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_23_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_24_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_25_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_26_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_27_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_28_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_29_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_30_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_31_q0;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__ap_NS_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_NS_iter1_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_condition_exit_pp0_iter0_stage0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_done_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_NS_fsm;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_3_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_4_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_23_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_24_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_25_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_26_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_27_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_28_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_29_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_30_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_31_U__DOT__ram;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__add_ln155_reg_881;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__add_ln156_reg_1051;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__xp_reg_583;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__i_fu_92;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_loop_init;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__outpix_fu_106;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_loop_init;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_loop_exit_ready_pp0_iter1_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int;
        CData/*2:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__yp_fu_56;
        CData/*3:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__add_ln155_reg_881;
        CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__icmp_ln174_reg_702;
        CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h32d3835b__0;
        CData/*5:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_3__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_3__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__yp_2_reg_873;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_1_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_2_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_3_U__DOT____Vlvbound_h206f9db3__0;
    };
    struct {
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_4_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_5_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_6_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_8_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_14_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_15_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_19_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_20_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_21_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_22_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_24_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_27_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_31_U__DOT____Vlvbound_h206f9db3__0;
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT____Vcellout__config_if__ip_addr;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_3__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__o_v_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr;
        VlWide<4>/*127:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_3__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat;
        CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr;
        CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__srlo;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_3__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat;
        CData/*5:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_3__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__srlo;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__o_v_reg;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__state_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_3__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__i_b_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_11_fu_346;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_12_fu_350;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_13_fu_354;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_14_fu_358;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_15_fu_362;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_16_fu_366;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_17_fu_370;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_18_fu_374;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_19_fu_378;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_20_fu_382;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_21_fu_386;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_22_fu_390;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_23_fu_394;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_24_fu_398;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_25_fu_402;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_26_fu_406;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_27_fu_410;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_28_fu_414;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_fu_302;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_5_fu_322;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_6_fu_326;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_7_fu_330;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_7_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_8_fu_334;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_9_fu_338;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_9_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_11_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_12_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_13_load;
    };
    struct {
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_16_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_17_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_18_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_23_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_25_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_26_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_28_load;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_7_fu_1541_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_9_fu_1591_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_11_fu_1641_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_12_fu_1666_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_13_fu_1691_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_16_fu_1766_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_17_fu_1791_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_18_fu_1816_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_23_fu_1941_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_25_fu_1991_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_26_fu_2016_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_28_fu_2066_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_condition_1053;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_9_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_9_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_9_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_16_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_16_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_16_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_17_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_17_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_17_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_18_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_18_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_18_U__DOT__ram__v0;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_13_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_14_U__DOT__ram;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_14_address0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_5_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_6_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_8_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_14_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_15_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_19_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_20_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_21_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_22_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_24_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_27_load;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_fu_1366_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_5_fu_1491_p2;
    };
    struct {
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_6_fu_1516_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_8_fu_1566_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_14_fu_1716_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_15_fu_1741_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_19_fu_1841_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_20_fu_1866_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_21_fu_1891_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_22_fu_1916_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_24_fu_1966_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_27_fu_2041_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_3_out_V_TVALID;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__addr;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__addr_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__state;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__addr_full_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__addr_full;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__i_b_reg;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_1_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_1_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_1_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_5_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_5_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_5_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_19_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_19_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_19_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_20_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_20_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_20_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_21_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_21_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_21_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_22_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_22_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_22_U__DOT__ram__v0;
        VlWide<4>/*127:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__srlo_;
        VL_OUT8(maxcount_11,7,0);
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__count;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__maxcount_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__in0_V_TREADY_int_regslice;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_done_int;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0;
    };
    struct {
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_24_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_24_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_24_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_27_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_27_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_27_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_31_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_31_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_31_U__DOT__ram__v0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_14_ce0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_1_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_2_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_3_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_4_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_31_load;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_1_fu_1391_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_2_fu_1416_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_3_fu_1441_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_4_fu_1466_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_31_fu_2141_p2;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_13_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_13_ce0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_10_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_29_load;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_30_load;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_10_fu_1616_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_29_fu_2091_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_30_fu_2116_p2;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_23_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_23_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_23_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_25_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_25_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_25_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_26_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_26_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_26_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_28_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_28_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_28_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_29_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_29_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_29_U__DOT__ram__v0;
        CData/*2:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_30_U__DOT__ram__v0;
        CData/*3:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_30_U__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_30_U__DOT__ram__v0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_1_fu_306;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_2_fu_310;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_3_fu_314;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_4_fu_318;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_10_fu_342;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_29_fu_418;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_30_fu_422;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_31_fu_426;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_7_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_9_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_10_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_11_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_12_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_13_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_16_U__DOT____Vlvbound_h206f9db3__0;
    };
    struct {
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_17_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_18_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_23_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_25_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_26_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_28_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_29_U__DOT____Vlvbound_h206f9db3__0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_30_U__DOT____Vlvbound_h206f9db3__0;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__kx_fu_298;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_1_load_reg_1061;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_2_load_reg_1066;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_3_load_reg_1071;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_4_load_reg_1076;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_7_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_8_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_9_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_10_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_10_load_reg_1106;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_11_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_12_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_13_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_14_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_15_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_16_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_17_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_18_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_19_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_20_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_21_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_22_q0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_29_load_reg_1201;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_30_load_reg_1206;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_31_load_reg_1211;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_7_address0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_9_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_9_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_10_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_10_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_11_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_11_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_12_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_12_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_17_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_18_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_23_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_30_ce0;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_load_reg_1056;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_5_load_reg_1081;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_6_load_reg_1086;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_7_load_reg_1091;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_8_load_reg_1096;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_9_load_reg_1101;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_11_load_reg_1111;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_12_load_reg_1116;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_13_load_reg_1121;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_14_load_reg_1126;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_15_load_reg_1131;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_16_load_reg_1136;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_17_load_reg_1141;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_18_load_reg_1146;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_19_load_reg_1151;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_20_load_reg_1156;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_21_load_reg_1161;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_22_load_reg_1166;
    };
    struct {
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_23_load_reg_1171;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_24_load_reg_1176;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_25_load_reg_1181;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_26_load_reg_1186;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_27_load_reg_1191;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_28_load_reg_1196;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_7_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_16_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_16_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_17_address0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_18_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_23_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_25_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_25_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_26_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_26_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_28_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_28_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_29_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_29_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_30_address0;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_1_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_2_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_5_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_6_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_7_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_8_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_9_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_10_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_11_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_12_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_15_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_16_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_17_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_18_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_19_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_20_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_21_U__DOT__ram;
        VlUnpacked<CData/*3:0*/, 7> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_22_U__DOT__ram;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_1_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_1_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_2_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_2_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_4_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_5_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_6_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_8_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_15_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_15_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_19_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_19_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_20_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_22_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_24_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_27_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_27_ce0;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_31_address0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__buf_V_31_ce0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_condition_exit_pp0_iter0_stage0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_done_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_NS_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_done_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_NS_iter0_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_condition_exit_pp0_iter0_stage0;
    };
    struct {
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_fu_382;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_7_fu_410;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_8_fu_414;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_9_fu_418;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_done_reg;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter4_fsm;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__mux_1448_4_1_1_U1__DOT__mux_8_0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__shift_en_o_;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__srlo_;
        IData/*19:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__i_fu_374;
        QData/*47:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__mac_muladd_4ns_4s_14s_14_4_1_U2__DOT__MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0_U__DOT__p;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln272_reg_4129_pp0_iter2_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_we;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter1_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60_out_V_TVALID;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_done_int;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter2_fsm;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1_out_V_TDATA;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1_out_V_TVALID;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__in0_V_TREADY_int_regslice;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__weights_V_TREADY_int_regslice;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_142_fu_950;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__rollback;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__shift_en_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__addr_full_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__addr_full;
        CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
        CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd;
        CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr;
        CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state;
        CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr;
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__addr_;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__nf_1_fu_958;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__ap_CS_fsm;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__ap_NS_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter0_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter1_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter2_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter3_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter5_fsm;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_NS_iter6_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__backpressure;
        VlUnpacked<CData/*7:0*/, 4608> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_1_fu_386;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_2_fu_390;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_18_fu_454;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_19_fu_458;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_20_fu_462;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_21_fu_466;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_22_fu_470;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_23_fu_474;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_24_fu_478;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_25_fu_482;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_26_fu_486;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_27_fu_490;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_28_fu_494;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_29_fu_498;
    };
    struct {
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_30_fu_502;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_31_fu_506;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_48_fu_574;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_49_fu_578;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_50_fu_582;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_51_fu_586;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_52_fu_590;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_53_fu_594;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_54_fu_598;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_55_fu_602;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_56_fu_606;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_57_fu_610;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_58_fu_614;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_59_fu_618;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_60_fu_622;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_61_fu_626;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_62_fu_630;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_63_fu_634;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_40_fu_542;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_41_fu_546;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_42_fu_550;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_43_fu_554;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_44_fu_558;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_45_fu_562;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_46_fu_566;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_47_fu_570;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_72_fu_670;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_73_fu_674;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_74_fu_678;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_75_fu_682;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_76_fu_686;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_77_fu_690;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_78_fu_694;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_79_fu_698;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_80_fu_702;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_81_fu_706;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_82_fu_710;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_83_fu_714;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_84_fu_718;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_85_fu_722;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_86_fu_726;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_87_fu_730;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_88_fu_734;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_89_fu_738;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_90_fu_742;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_91_fu_746;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_92_fu_750;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_93_fu_754;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_94_fu_758;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_95_fu_762;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_128_fu_894;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_129_fu_898;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_130_fu_902;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_131_fu_906;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_132_fu_910;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_133_fu_914;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_134_fu_918;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_135_fu_922;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_136_fu_926;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_137_fu_930;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_138_fu_934;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_139_fu_938;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_140_fu_942;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_141_fu_946;
    };
    struct {
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_12_fu_430;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_13_fu_434;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_14_fu_438;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_15_fu_442;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_16_fu_446;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_17_fu_450;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_102_fu_790;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_103_fu_794;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_104_fu_798;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_105_fu_802;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_106_fu_806;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_107_fu_810;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_108_fu_814;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_109_fu_818;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_110_fu_822;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_111_fu_826;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_112_fu_830;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_113_fu_834;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_114_fu_838;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_115_fu_842;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_116_fu_846;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_117_fu_850;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_118_fu_854;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_119_fu_858;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_120_fu_862;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_121_fu_866;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_122_fu_870;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_123_fu_874;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_124_fu_878;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_125_fu_882;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_126_fu_886;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_127_fu_890;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln272_reg_4129;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln272_reg_4129_pp0_iter1_reg;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__result_V_2_fu_3171_p2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3;
        CData/*7:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
        CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5;
        SData/*13:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff;
        SData/*13:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_nxt;
        SData/*13:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
        SData/*13:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
        SData/*12:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
        SData/*13:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide;
        VlUnpacked<SData/*13:0*/, 3> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr;
        VL_OUT16(maxcount_9,14,0);
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__count;
        SData/*14:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__maxcount_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_exit_ready_pp0_iter2_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__shift_en_;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__state_;
        VlUnpacked<CData/*7:0*/, 6271> finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__srl;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_loop_exit_ready_pp0_iter1_reg;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__srlo_;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__addr_full_;
    };
    struct {
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1176;
        IData/*24:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__mac_muladd_4ns_4s_14s_14_4_1_U2__DOT__MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0_U__DOT__a_reg;
        IData/*17:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__mac_muladd_4ns_4s_14s_14_4_1_U2__DOT__MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0_U__DOT__b_reg;
        VlUnpacked<SData/*9:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_0_U__DOT__rom0;
        VlUnpacked<SData/*9:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_1_U__DOT__rom0;
        VlUnpacked<SData/*9:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_2_U__DOT__rom0;
        VlUnpacked<SData/*9:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_3_U__DOT__rom0;
        VlUnpacked<SData/*10:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_6_U__DOT__rom0;
        VlUnpacked<SData/*10:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_7_U__DOT__rom0;
        VlUnpacked<SData/*9:0*/, 32> finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_14_U__DOT__rom0;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln249_reg_4103_pp0_iter5_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln290_reg_4134_pp0_iter5_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln249_reg_4103_pp0_iter4_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln253_reg_4107;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inElem_reg_4116;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__W_packed_V_reg_4124;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln290_reg_4134_pp0_iter4_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_reg_4228;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_1_reg_4233;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_2_reg_4238;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_3_reg_4243;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_4_reg_4248;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_5_reg_4253;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_6_reg_4258;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_7_reg_4263;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_8_reg_4268;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_9_reg_4273;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_10_reg_4278;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_11_reg_4283;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_12_reg_4288;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_13_reg_4293;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__icmp_ln1039_14_reg_4298;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__add_ln840_6_reg_4303;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__add_ln840_9_reg_4308;
        CData/*2:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__add_ln840_12_reg_4313;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_3_fu_394;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_4_fu_398;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_5_fu_402;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_6_fu_406;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_10_fu_422;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_11_fu_426;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_32_fu_510;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_33_fu_514;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_64_fu_638;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_65_fu_642;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_96_fu_766;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_97_fu_770;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_98_fu_774;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_99_fu_778;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_100_fu_782;
        CData/*3:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__inputBuf_V_101_fu_786;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_0_q0;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_1_q0;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_2_q0;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_3_q0;
        SData/*10:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_6_q0;
        SData/*10:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_7_q0;
        SData/*9:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__p_ZL7threshs_14_q0;
        SData/*13:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__add_i4_i338_fu_378;
        CData/*7:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_sig_allocacmp_nf_2;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60_out_V_TREADY;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60_ap_start_reg;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter0_fsm;
    };
    struct {
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_CS_iter6_fsm;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_predicate_op323_read_state1;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_predicate_op774_write_state7;
        CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_block_state7_io;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
        CData/*1:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state;
        IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_sig_allocacmp_sf_1;
        IData/*19:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_60__DOT__ap_sig_allocacmp_i_1;
        CData/*0:0*/ __Vclklast__TOP__ap_clk;
        CData/*0:0*/ __Vclklast__TOP__ap_rst_n;
    };
    VlMTaskVertex __Vm_mtaskstate_7;
    VlMTaskVertex __Vm_mtaskstate_26;
    VlMTaskVertex __Vm_mtaskstate_28;
    VlMTaskVertex __Vm_mtaskstate_31;
    VlMTaskVertex __Vm_mtaskstate_8;
    VlMTaskVertex __Vm_mtaskstate_19;
    VlMTaskVertex __Vm_mtaskstate_15;
    VlMTaskVertex __Vm_mtaskstate_23;
    VlMTaskVertex __Vm_mtaskstate_24;
    VlMTaskVertex __Vm_mtaskstate_22;
    VlMTaskVertex __Vm_mtaskstate_29;
    VlMTaskVertex __Vm_mtaskstate_10;
    VlMTaskVertex __Vm_mtaskstate_16;
    VlMTaskVertex __Vm_mtaskstate_12;
    VlMTaskVertex __Vm_mtaskstate_6;
    VlMTaskVertex __Vm_mtaskstate_32;
    VlMTaskVertex __Vm_mtaskstate_9;
    VlMTaskVertex __Vm_mtaskstate_21;
    VlMTaskVertex __Vm_mtaskstate_14;
    VlMTaskVertex __Vm_mtaskstate_27;
    VlMTaskVertex __Vm_mtaskstate_17;
    VlMTaskVertex __Vm_mtaskstate_30;
    VlMTaskVertex __Vm_mtaskstate_25;
    VlMTaskVertex __Vm_mtaskstate_final;

    // INTERNAL VARIABLES
    Vfinn_design_wrapper__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vfinn_design_wrapper___024root(Vfinn_design_wrapper__Syms* symsp, const char* name);
    ~Vfinn_design_wrapper___024root();
    VL_UNCOPYABLE(Vfinn_design_wrapper___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);


#endif  // guard
