#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001a53d32be20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a53d330b60 .scope module, "ControlUnit_tb" "ControlUnit_tb" 3 3;
 .timescale -9 -12;
v000001a53d2d29f0_0 .net "aluASrc", 0 0, v000001a53d32bfb0_0;  1 drivers
v000001a53d2d2a90_0 .net "aluBSrc", 0 0, v000001a53d30c1c0_0;  1 drivers
v000001a53d2d2b30_0 .net "aluOperation", 3 0, v000001a53d30c260_0;  1 drivers
v000001a53d32f5c0_0 .net "branchOperation", 4 0, v000001a53d30c300_0;  1 drivers
v000001a53d386ed0_0 .net "dataMemoryControl", 2 0, v000001a53d30c3a0_0;  1 drivers
v000001a53d386430_0 .net "dataMemoryWrite", 0 0, v000001a53d30c440_0;  1 drivers
v000001a53d386570_0 .var "funct3", 2 0;
v000001a53d386890_0 .var "funct7", 6 0;
v000001a53d386930_0 .net "immediateSource", 2 0, v000001a53d2d2770_0;  1 drivers
v000001a53d3864d0_0 .var "opcode", 6 0;
v000001a53d386f70_0 .net "regDataWriteSource", 1 0, v000001a53d2d28b0_0;  1 drivers
v000001a53d3862f0_0 .net "regWrite", 0 0, v000001a53d2d2950_0;  1 drivers
S_000001a53d330cf0 .scope module, "uut" "ControlUnit" 3 22, 4 1 0, S_000001a53d330b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "regWrite";
    .port_info 4 /OUTPUT 4 "aluOperation";
    .port_info 5 /OUTPUT 3 "immediateSource";
    .port_info 6 /OUTPUT 1 "aluASrc";
    .port_info 7 /OUTPUT 1 "aluBSrc";
    .port_info 8 /OUTPUT 1 "dataMemoryWrite";
    .port_info 9 /OUTPUT 3 "dataMemoryControl";
    .port_info 10 /OUTPUT 5 "branchOperation";
    .port_info 11 /OUTPUT 2 "regDataWriteSource";
v000001a53d32bfb0_0 .var "aluASrc", 0 0;
v000001a53d30c1c0_0 .var "aluBSrc", 0 0;
v000001a53d30c260_0 .var "aluOperation", 3 0;
v000001a53d30c300_0 .var "branchOperation", 4 0;
v000001a53d30c3a0_0 .var "dataMemoryControl", 2 0;
v000001a53d30c440_0 .var "dataMemoryWrite", 0 0;
v000001a53d30c4e0_0 .net "funct3", 2 0, v000001a53d386570_0;  1 drivers
v000001a53d30c580_0 .net "funct7", 6 0, v000001a53d386890_0;  1 drivers
v000001a53d2d2770_0 .var "immediateSource", 2 0;
v000001a53d2d2810_0 .net "opcode", 6 0, v000001a53d3864d0_0;  1 drivers
v000001a53d2d28b0_0 .var "regDataWriteSource", 1 0;
v000001a53d2d2950_0 .var "regWrite", 0 0;
E_000001a53d302810 .event anyedge, v000001a53d2d2810_0, v000001a53d30c580_0, v000001a53d30c4e0_0;
    .scope S_000001a53d330cf0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53d2d2950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a53d30c260_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a53d2d2770_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53d32bfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53d30c1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53d30c440_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a53d30c3a0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a53d30c300_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a53d2d28b0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_000001a53d330cf0;
T_1 ;
    %wait E_000001a53d302810;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %inv;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %inv;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %store/vec4 v000001a53d2d2950_0, 0, 1;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a53d30c580_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001a53d30c4e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001a53d30c4e0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v000001a53d30c4e0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %and;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a53d30c4e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %or;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a53d30c4e0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %or;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001a53d30c4e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %or;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a53d30c260_0, 0, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %inv;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a53d2d2770_0, 0, 3;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %inv;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %store/vec4 v000001a53d32bfb0_0, 0, 1;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %inv;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %inv;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %store/vec4 v000001a53d30c1c0_0, 0, 1;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %inv;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000001a53d30c440_0, 0, 1;
    %load/vec4 v000001a53d30c4e0_0;
    %store/vec4 v000001a53d30c3a0_0, 0, 3;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a53d30c4e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a53d30c300_0, 0, 5;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 6, 4;
    %inv;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 5, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000001a53d2d2810_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a53d2d28b0_0, 0, 2;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a53d330b60;
T_2 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001a53d3864d0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a53d386570_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001a53d386890_0, 0, 7;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001a53d3864d0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a53d386570_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001a53d386890_0, 0, 7;
    %delay 10000, 0;
    %vpi_call/w 3 49 "$display", "Caso R-Type | Opcode: %b, Funct3: %b, Funct7: %b", v000001a53d3864d0_0, v000001a53d386570_0, v000001a53d386890_0 {0 0 0};
    %vpi_call/w 3 50 "$display", "  regWrite: %b, aluOperation: %b, aluASrc: %b, aluBSrc: %b", v000001a53d3862f0_0, v000001a53d2d2b30_0, v000001a53d2d29f0_0, v000001a53d2d2a90_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001a53d3864d0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a53d386570_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 56 "$display", "Caso I-Type | Opcode: %b, Funct3: %b", v000001a53d3864d0_0, v000001a53d386570_0 {0 0 0};
    %vpi_call/w 3 57 "$display", "  regWrite: %b, aluOperation: %b, aluASrc: %b, aluBSrc: %b, immediateSource: %b", v000001a53d3862f0_0, v000001a53d2d2b30_0, v000001a53d2d29f0_0, v000001a53d2d2a90_0, v000001a53d386930_0 {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001a53d3864d0_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a53d386570_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 63 "$display", "Caso Load | Opcode: %b, Funct3: %b", v000001a53d3864d0_0, v000001a53d386570_0 {0 0 0};
    %vpi_call/w 3 64 "$display", "  regWrite: %b, dataMemoryControl: %b, regDataWriteSource: %b", v000001a53d3862f0_0, v000001a53d386ed0_0, v000001a53d386f70_0 {0 0 0};
    %pushi/vec4 35, 0, 7;
    %store/vec4 v000001a53d3864d0_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a53d386570_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 70 "$display", "Caso Store | Opcode: %b, Funct3: %b", v000001a53d3864d0_0, v000001a53d386570_0 {0 0 0};
    %vpi_call/w 3 71 "$display", "  dataMemoryWrite: %b, dataMemoryControl: %b", v000001a53d386430_0, v000001a53d386ed0_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001a53d3864d0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a53d386570_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 77 "$display", "Caso Branch | Opcode: %b, Funct3: %b", v000001a53d3864d0_0, v000001a53d386570_0 {0 0 0};
    %vpi_call/w 3 78 "$display", "  branchOperation: %b, aluOperation: %b", v000001a53d32f5c0_0, v000001a53d2d2b30_0 {0 0 0};
    %pushi/vec4 111, 0, 7;
    %store/vec4 v000001a53d3864d0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call/w 3 83 "$display", "Caso JAL | Opcode: %b", v000001a53d3864d0_0 {0 0 0};
    %vpi_call/w 3 84 "$display", "  regWrite: %b, immediateSource: %b, regDataWriteSource: %b", v000001a53d3862f0_0, v000001a53d386930_0, v000001a53d386f70_0 {0 0 0};
    %pushi/vec4 55, 0, 7;
    %store/vec4 v000001a53d3864d0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call/w 3 89 "$display", "Caso LUI | Opcode: %b", v000001a53d3864d0_0 {0 0 0};
    %vpi_call/w 3 90 "$display", "  regWrite: %b, immediateSource: %b", v000001a53d3862f0_0, v000001a53d386930_0 {0 0 0};
    %vpi_call/w 3 93 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001a53d330b60;
T_3 ;
    %vpi_call/w 3 98 "$dumpfile", "ControlUnit_tb.vcd" {0 0 0};
    %vpi_call/w 3 99 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a53d330b60 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\testCU.sv";
    ".\controlUnit.sv";
