C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  W:\projects\security-contest\libero\contest\synthesis   -part M2GL025  -package VF256  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile W:\projects\security-contest\libero\contest\synthesis\synlog\report\top_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  top  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  W:\projects\security-contest\libero\contest\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  W:\projects\security-contest\libero\contest\synthesis\top.vm   -freq 100.000   -tcl  W:\projects\security-contest\libero\contest\designer\top\synthesis.fdc  W:\projects\security-contest\libero\contest\synthesis\synwork\top_prem.srd  -sap  W:\projects\security-contest\libero\contest\synthesis\top.sap  -otap  W:\projects\security-contest\libero\contest\synthesis\top.tap  -omap  W:\projects\security-contest\libero\contest\synthesis\top.map  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v  -sap  W:\projects\security-contest\libero\contest\synthesis\top.sap  -ologparam  W:\projects\security-contest\libero\contest\synthesis\syntmp\top.plg  -osyn  W:\projects\security-contest\libero\contest\synthesis\top.srm  -prjdir  W:\projects\security-contest\libero\contest\synthesis\  -prjname  top_syn  -log  W:\projects\security-contest\libero\contest\synthesis\synlog\top_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2GL025 -package VF256 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\top_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module top -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\top.vm -freq 100.000 -tcl ..\..\designer\top\synthesis.fdc ..\synwork\top_prem.srd -sap ..\top.sap -otap ..\top.tap -omap ..\top.map -devicelib C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v -sap ..\top.sap -ologparam top.plg -osyn ..\top.srm -prjdir ..\ -prjname top_syn -log ..\synlog\top_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:26
file:..\scratchproject.prs|io:o|time:1568561745|size:3281|exec:0|csum:
file:..\top.vm|io:o|time:1568566490|size:1800494|exec:0|csum:
file:..\..\designer\top\synthesis.fdc|io:i|time:1568566456|size:54|exec:0|csum:AF25D119052560440D52A698725B0975
file:..\synwork\top_prem.srd|io:i|time:1568566465|size:225939|exec:0|csum:C928F75B0B5E57695142B404F88A29BC
file:..\top.sap|io:o|time:1568566465|size:8013|exec:0|csum:
file:..\top.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\top.map|io:o|time:1568566492|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v|io:i|time:1545375132|size:16387|exec:0|csum:015F6E2B83BBEFD2952183BB96E6609B
file:..\top.sap|io:o|time:1568566465|size:8013|exec:0|csum:
file:top.plg|io:o|time:1568566492|size:1286|exec:0|csum:
file:..\top.srm|io:o|time:1568566490|size:7586|exec:0|csum:
file:..\synlog\top_fpga_mapper.srr|io:o|time:1568566492|size:94144|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
