

================================================================
== Synthesis Summary Report of 'matrix_mult'
================================================================
+ General Information: 
    * Date:           Sat Feb 17 04:18:48 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        gemmhls_int
    * Solution:       unrolling_4 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ matrix_mult                     |     -|  1.03|     4609|  4.609e+04|         -|     4610|     -|        no|     -|  2 (~0%)|  157 (~0%)|  519 (~0%)|    -|
    | o Row_Col                        |     -|  7.30|     4608|  4.608e+04|        18|        -|   256|        no|     -|        -|          -|          -|    -|
    |  + matrix_mult_Pipeline_Product  |     -|  1.03|       14|    140.000|         -|       14|     -|        no|     -|  2 (~0%)|  111 (~0%)|  375 (~0%)|    -|
    |   o Product                      |    II|  7.30|       12|    120.000|         7|        2|     4|       yes|     -|        -|          -|          -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| a_address0    | 8        |
| a_address1    | 8        |
| a_q0          | 8        |
| a_q1          | 8        |
| b_address0    | 8        |
| b_address1    | 8        |
| b_q0          | 8        |
| b_q1          | 8        |
| prod_address0 | 8        |
| prod_d0       | 32       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| a        | in        | ap_uint<8>*  |
| b        | in        | ap_uint<8>*  |
| prod     | out       | ap_uint<32>* |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| a        | a_address0    | port    | offset   |
| a        | a_ce0         | port    |          |
| a        | a_q0          | port    |          |
| a        | a_address1    | port    | offset   |
| a        | a_ce1         | port    |          |
| a        | a_q1          | port    |          |
| b        | b_address0    | port    | offset   |
| b        | b_ce0         | port    |          |
| b        | b_q0          | port    |          |
| b        | b_address1    | port    | offset   |
| b        | b_ce1         | port    |          |
| b        | b_q1          | port    |          |
| prod     | prod_address0 | port    | offset   |
| prod     | prod_ce0      | port    |          |
| prod     | prod_we0      | port    |          |
| prod     | prod_d0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+-------------+-----+--------+---------+
| + matrix_mult                        | 2   |        |             |     |        |         |
|   add_ln10_1_fu_122_p2               | -   |        | add_ln10_1  | add | fabric | 0       |
|   add_ln10_fu_134_p2                 | -   |        | add_ln10    | add | fabric | 0       |
|   add_ln13_fu_198_p2                 | -   |        | add_ln13    | add | fabric | 0       |
|   add_ln12_fu_166_p2                 | -   |        | add_ln12    | add | fabric | 0       |
|  + matrix_mult_Pipeline_Product      | 2   |        |             |     |        |         |
|    add_ln232_fu_315_p2               | -   |        | add_ln232   | add | fabric | 0       |
|    mul_8ns_8ns_16_1_1_U1             | -   |        | ret_V       | mul | auto   | 0       |
|    add_ln232_1_fu_263_p2             | -   |        | add_ln232_1 | add | fabric | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U3 | 1   |        | ret_V_1     | mul | dsp48  | 3       |
|    mul_8ns_8ns_16_1_1_U2             | -   |        | ret_V_2     | mul | auto   | 0       |
|    add_ln232_2_fu_301_p2             | -   |        | add_ln232_2 | add | fabric | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U4 | 1   |        | ret_V_3     | mul | dsp48  | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U3 | 1   |        | add_ln886   | add | dsp48  | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U4 | 1   |        | add_ln886_1 | add | dsp48  | 3       |
|    add_ln886_2_fu_454_p2             | -   |        | add_ln886_2 | add | fabric | 0       |
|    add_ln886_3_fu_464_p2             | -   |        | add_ln886_3 | add | fabric | 0       |
|    add_ln15_fu_393_p2                | -   |        | add_ln15    | add | fabric | 0       |
+--------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+----------+---------------------------------------------------------+
| Type   | Options  | Location                                                |
+--------+----------+---------------------------------------------------------+
| unroll | factor=4 | gemmhls_int/unrolling_4/directives.tcl:7 in matrix_mult |
+--------+----------+---------------------------------------------------------+


