{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3091, "design__instance__area": 26415.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 28, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003520469181239605, "power__switching__total": 0.003603242803364992, "power__leakage__total": 2.7150649728469034e-08, "power__total": 0.007123738992959261, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.283812231749293, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2825886549192485, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3209868017793323, "timing__setup__ws__corner:nom_tt_025C_1v80": 11.857509088008381, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.320987, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 14.105029, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 28, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2925969271912389, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2971747099181444, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8680578723751968, "timing__setup__ws__corner:nom_ss_100C_1v60": 7.497965127671765, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.868058, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.497965, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 28, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.27720229674064045, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2754445915983426, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11670281737974258, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.49606420375524, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.116703, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 16.258888, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 24, "design__max_fanout_violation__count": 28, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.27513667123375424, "clock__skew__worst_setup": 0.27427619285418253, "timing__hold__ws": 0.11394491228627235, "timing__setup__ws": 7.176591080090492, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.113945, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 7.176591, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4162, "design__instance__area__stdcell": 27755.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.374081, "design__instance__utilization__stdcell": 0.374081, "design__rows": 100, "design__rows:unithd": 100, "design__sites": 59300, "design__sites:unithd": 59300, "design__instance__count__class:buffer": 639, "design__instance__area__class:buffer": 3861.2, "design__instance__count__class:inverter": 27, "design__instance__area__class:inverter": 101.347, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 5605.38, "design__instance__count__class:multi_input_combinational_cell": 1353, "design__instance__area__class:multi_input_combinational_cell": 12034, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "design__instance__count__class:timing_repair_buffer": 731, "design__instance__area__class:timing_repair_buffer": 3972.56, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 101425, "design__violations": 0, "design__instance__count__class:clock_buffer": 33, "design__instance__area__class:clock_buffer": 475.456, "design__instance__count__class:clock_inverter": 24, "design__instance__area__class:clock_inverter": 355.341, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 95, "antenna__violating__nets": 15, "antenna__violating__pins": 18, "route__antenna_violation__count": 15, "antenna_diodes_count": 4, "design__instance__count__class:antenna_cell": 4, "design__instance__area__class:antenna_cell": 10.0096, "route__net": 3122, "route__net__special": 2, "route__drc_errors__iter:0": 1765, "route__wirelength__iter:0": 110650, "route__drc_errors__iter:1": 1023, "route__wirelength__iter:1": 109444, "route__drc_errors__iter:2": 1049, "route__wirelength__iter:2": 109116, "route__drc_errors__iter:3": 131, "route__wirelength__iter:3": 108998, "route__drc_errors__iter:4": 27, "route__wirelength__iter:4": 108967, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 108961, "route__drc_errors": 0, "route__wirelength": 108961, "route__vias": 22416, "route__vias__singlecut": 22416, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 514.585, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 28, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.28224509639456175, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2824997815636137, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31693237820103676, "timing__setup__ws__corner:min_tt_025C_1v80": 11.937313697632305, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.316932, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 14.23272, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 11, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 28, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2914321921831637, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2967140783721998, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8619503132993953, "timing__setup__ws__corner:min_ss_100C_1v60": 7.690921006630363, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.86195, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 8.201244, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 28, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.27513667123375424, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.27427619285418253, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11394491228627235, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.54851025274339, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.113945, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 16.342533, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 28, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2888942777882447, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.28703115696677733, "timing__hold__ws__corner:max_tt_025C_1v80": 0.323695412969115, "timing__setup__ws__corner:max_tt_025C_1v80": 11.7855923911529, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.323695, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 13.965006, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 24, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 28, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2979539754811679, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.29848721561497643, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8727596670174601, "timing__setup__ws__corner:max_ss_100C_1v60": 7.176591080090492, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.87276, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 7.176591, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 28, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2832175962804863, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2806699674338271, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11997647659388895, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.450024585889576, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.119976, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 16.165014, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 26, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79885, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00115084, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00121424, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000238263, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00121424, "design_powergrid__voltage__worst": 0.00121424, "design_powergrid__voltage__worst__net:VPWR": 1.79885, "design_powergrid__drop__worst": 0.00121424, "design_powergrid__drop__worst__net:VPWR": 0.00115084, "design_powergrid__voltage__worst__net:VGND": 0.00121424, "design_powergrid__drop__worst__net:VGND": 0.00121424, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00025, "ir__drop__worst": 0.00115, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}