Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan 10 18:42:03 2022
| Host         : DESKTOP-DH2EH4H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1039 |
|    Minimum number of control sets                        |   950 |
|    Addition due to synthesis replication                 |    89 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3099 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1039 |
| >= 0 to < 4        |   101 |
| >= 4 to < 6        |   171 |
| >= 6 to < 8        |    85 |
| >= 8 to < 10       |   202 |
| >= 10 to < 12      |    61 |
| >= 12 to < 14      |    31 |
| >= 14 to < 16      |    28 |
| >= 16              |   360 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4510 |         1349 |
| No           | No                    | Yes                    |             790 |          237 |
| No           | Yes                   | No                     |            3106 |         1130 |
| Yes          | No                    | No                     |            3816 |         1022 |
| Yes          | No                    | Yes                    |             948 |          245 |
| Yes          | Yes                   | No                     |            7035 |         2051 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                    |                                                                                                                                      Enable Signal                                                                                                                                      |                                                                                                                                     Set/Reset Signal                                                                                                                                     | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                  | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                  | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                  |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/in_length_sync/oValid_reg_0                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                     |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                           |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                           |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                     | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                    | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                         |                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                         |                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                             |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   |                                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                         |                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  prog_clko_IBUF                                                                    |                                                                                                                                                                                                                                                                                         | prog_spien_IBUF                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                             |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                             |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                            | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/RX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/SyncReset_AXI_LITE/SyncAsyncx/s_aresetn2_out                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/SyncReset_AXI_LITE/SyncAsyncx/s_aresetn                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/SyncReset_AXI_LITE/SyncAsyncx/s_aresetn2_out                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/SyncReset_AXI_LITE/SyncAsyncx/s_aresetn                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/reset                                                                                                                                                                             |                1 |              2 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/slv_reg1_reg[2]_0[2]                                                                                                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/TX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                             |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                             |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/RX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                       |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                3 |              3 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/TX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                     |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                      |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                  |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                      |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                             |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                       |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                  |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/b_push                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/DcoBufgClk                         |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                            |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                            |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                  |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                              |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                    |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/DcoBufgClk                         |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                       |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                3 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                  |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0_reg[31]_0                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                 | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                       |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                          |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/sInitDone_n                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                     | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                  | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/AD9648_SPI_inst/sClkCounter0                                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                   | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                       | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                       | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                            | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg                                                                                               | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr_reg[2][0]                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                    | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/Circular_Buffer_inst/InstBufFullHandShake/E[0]                                                                                                                                                                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/sInitDone_n_0[0]                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                            |                2 |              4 |
|  design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/DcoBufgClk                         |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/sInitDone_n                                                                                                                                                                                                                               |                2 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   |                                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/rst_mig_7series_0_ui_clk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                             |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                      |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_8[0]                                                                                                                                                                                           | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[0].InstSyncHandshake/E[0]                                                                                                                                                                                                    | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                              |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[0].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                     | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                            |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                       | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___75_n_0                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                 |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                             |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                4 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                               |                1 |              5 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/SyncReset_SoftReset/SyncAsyncx/AR[0]                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___61_n_0                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                                                     |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                 | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                     | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                      | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                               | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[0].InstSyncHandshake/iPushRising                                                                                                                                                                                             | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lAxiArreadyLoc0                                                                                                                                                                                             | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lAxiAwreadyLoc0                                                                                                                                                                                             | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                3 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]             |                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                            | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                        | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                              |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                             |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/sIncCmdCnt                                                                                                                                                                                                                               | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/sCmdCnt[4]_i_1_n_0                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                            |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                             |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                        |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                   |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                       | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                                       |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                             |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                               |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                             |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             |                                                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                             |                5 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/AD9648_SPI_inst/sTxData                                                                                                                                                                                                                  | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/AD9648_SPI_inst/sTxVector1                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                             |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                             |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                             |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                                            |                3 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/rst_mig_7series_0_ui_clk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                   | design_1_i/rst_mig_7series_0_ui_clk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                              |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                      |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                        |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                             |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                              |                                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/AD9648_SPI_inst/E[0]                                                                                                                                                                                                                     | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/AD9648_SPI_inst/RST                                                                                                                                                                                                                       |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                             |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                            |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                             |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                            |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/AD9648_SPI_inst/FSM_onehot_sCurrentState[5]_i_1_n_0                                                                                                                                                                                      | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/AD9648_SPI_inst/RST                                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                        |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                            |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                                                                      |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                             |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                            |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        |                                                                                                                                                                                                                                                                                          |                4 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                     |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                              |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                    | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                     |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                               |                                                                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/SyncReset_SoftReset/SyncAsyncx/oSyncStages_reg[1]_0                                                                                                                                                                                                             |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegisters[0]_0[31]                                                                                                                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                            | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                           | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                                     |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                             | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                  | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_11_out                                                                                                                                     | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                5 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/InstRxFifoWrEnHandshake/E[0]                                                                                                                                                                                                 | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegisters[0]_0[31]                                                                                                                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_11_out                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                     |                1 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                              |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/p_1_in[3]                                                                                                                                                                                                   | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                               |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg                                                                                               | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                             |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                       | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                       |                3 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                             |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                               | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                               |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg3[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg3[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg3[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg3[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg5[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg5[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg5[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg5[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg6[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg6[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg6[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                8 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg6[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg7[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg7[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg9[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg9[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg9[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg8[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg7[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg8[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg9[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg7[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg8[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg8[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                              | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                    | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                     | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                5 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                             |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/RX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                        | design_1_i/AXI_DPTI_0/U0/RX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                3 |              8 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/TX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                        | design_1_i/AXI_DPTI_0/U0/TX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                  |                2 |              8 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/DPTI_to_AXI_S_inst/pOutTdata[23]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/AXI_DPTI_0/U0/SyncReset_SoftReset/SyncAsyncx/AR[0]                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/DPTI_to_AXI_S_inst/pOutTdata[31]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/AXI_DPTI_0/U0/SyncReset_SoftReset/SyncAsyncx/AR[0]                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/DPTI_to_AXI_S_inst/pOutTdata[15]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/AXI_DPTI_0/U0/SyncReset_SoftReset/SyncAsyncx/AR[0]                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/DPTI_to_AXI_S_inst/pOutTdata[7]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/AXI_DPTI_0/U0/SyncReset_SoftReset/SyncAsyncx/AR[0]                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                3 |              8 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/AXI_S_to_DPTI_inst/pDataOut[7]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/SyncReset_SoftReset/SyncAsyncx/oSyncStages_reg[1]_0                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                     | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                   |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                   |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                              |                                                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                2 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg16[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg16[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg15[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg15[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg16[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg16[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                  | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                  | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                  | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg11[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg11[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg11[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg11[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg12[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                          | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/AD9648_SPI_inst/sDoneFsm                                                                                                                                                                                                                 | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/AD9648_SPI_inst/RST                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg12[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg12[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg14[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg13[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg14[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg12[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg13[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                   | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg14[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg14[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg15[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg15[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                       |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_1_in[31]                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_1_in[15]                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_1_in[23]                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_1_in[7]                                                                                                                                                                                                                          | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                               | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                               | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                           | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                               | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                              | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                               | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                               | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg13[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                              |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                   | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                               | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                       | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                          |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                          |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/sExtSPI_RxDin[7]_i_1_n_0                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                             | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                              |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_2[0]                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg2[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg2[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg2[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg2[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg13[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0[31]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                |                                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                             |                                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                             | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                  | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                    | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                       |                                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                        | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                         | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                            |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                   |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                                            |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                              |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                               |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                               |                5 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                            |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                          |                5 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                            |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                            |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                            |                3 |              9 |
|  design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/DcoBufgClk                         |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                              |                2 |              9 |
|  design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/DcoBufgClk                         |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                              |                2 |              9 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/RX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                             |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/TX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                             |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                              |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                              |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                               |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_1_out                                                                                                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_3_out                                                                                                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                      |                                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                      | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                           | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                        |                                                                                                                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_5_out                                                                                                                           |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_9_out                                                                                                                           |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0]                  | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0]                                                                              |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                 |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/RX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                  |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                              | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[17]_i_1_n_0                                                                                                                                          |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                                 | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg[0]                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                   |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]                                 | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_1[0]                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]                                 | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_0[0]                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1[0]                                                                                                 |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_5_out                                                                                                                                                               |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8][0] |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                     |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                                          |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                       | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                3 |             10 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/TX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                  |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                   |                2 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                        |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                    |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                                 |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                  |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_6_out_0                                                                                                                                                             |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg[0]                                                                                                   |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]                                 | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                          |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0                                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                5 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                             |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                              | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                              | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                            |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                  | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                4 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                   |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                   |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                    |                                                                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                          |                4 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                6 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                  |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0]   |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                                               |                3 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                             |                7 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                               |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                        | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                  |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/TX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                | design_1_i/AXI_DPTI_0/U0/TX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                                                                                            |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |               12 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                   |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                      |                4 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                             |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                              |                2 |             12 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/RX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                | design_1_i/AXI_DPTI_0/U0/RX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                                                                                            |                2 |             12 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/in_control_sync/in0                                                                                                                                                                                                                                             |                6 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |                4 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                              |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                                                                       |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                    |                6 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                             |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                             |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                             |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                          | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                                |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/AD9648_SPI_inst/sel                                                                                                                                                                                                                      | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/AD9648_SPI_inst/sRdDataR0                                                                                                                                                                                                                 |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                  |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                   | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                      |                7 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                   | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                            |                7 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                    | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/Circular_Buffer_inst/InstLoadOutCntHandshake/xsOutAddrCntEnR_reg                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstStreamTLHandshake/E[0]                                                                                                                                                                                                                    | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstSaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/Circular_Buffer_inst/sInAddrCntEn                                                                                                                                                                                                             | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/Circular_Buffer_inst/sInAddrCounter0                                                                                                                                                                                                           |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/Circular_Buffer_inst/InstOutAddrCntStartHandshake/E[0]                                                                                                                                                                                        | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstSaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstStreamTLHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                                     | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_7[0]                                                                                                                                                                                           | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                               | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[2].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                     | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[2].InstSyncHandshake/E[0]                                                                                                                                                                                                    | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                6 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                        | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/Circular_Buffer_inst/InstOutAddrCntStartHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                4 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                            |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/Circular_Buffer_inst/sLoadBufStart                                                                                                                                                                                                            | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/AXI_DPTI_0/U0/in_control_sync/in0                                                                                                                                                                                                                                             |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                           | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                  |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                           | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                                   |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/Circular_Buffer_inst/sInAddrCounter0                                                                                                                                                                                                           |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                         | btn0_IBUF                                                                                                                                                                                                                                                                                |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[2].InstSyncHandshake/iPushRising                                                                                                                                                                                             | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/Circular_Buffer_inst/InstOutAddrCntStartHandshake/iPushRising                                                                                                                                                                                 | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstStreamTLHandshake/iPushRising                                                                                                                                                                                                             | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                     | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                 | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                              |                9 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                    |                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/E[0]                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |               10 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                         |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                           |                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                              | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                8 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                          |                3 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                  |                5 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                              |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                        | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                              |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                 | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                  |                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                    |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                        | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                              |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                |                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/sRelayCntEn                                                                                                                                                                                                                              | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/sRelayPrescaler0                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[10].InstSyncHandshake/E[0]                                                                                                                                                                                                   | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[10].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                    | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[17]_i_1_n_0                                                                                                                                  | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                              |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[11].InstSyncHandshake/E[0]                                                                                                                                                                                                   | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                6 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                          | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                    |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[12].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                    | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[12].InstSyncHandshake/E[0]                                                                                                                                                                                                   | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_5[0]                                                                                                                                                                                           | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[9].InstSyncHandshake/E[0]                                                                                                                                                                                                    | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[9].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                     | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[8].InstSyncHandshake/E[0]                                                                                                                                                                                                    | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[8].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                     | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[7].InstSyncHandshake/E[0]                                                                                                                                                                                                    | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                            |                8 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[7].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                     | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[6].InstSyncHandshake/E[0]                                                                                                                                                                                                    | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                   |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[6].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                     | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[5].InstSyncHandshake/E[0]                                                                                                                                                                                                    | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[5].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                     | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                   |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg[0]                                                                                                                                                                                             | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_4[0]                                                                                                                                                                                           | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_6[0]                                                                                                                                                                                           | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_3[0]                                                                                                                                                                                           | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_2[0]                                                                                                                                                                                           | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_1[0]                                                                                                                                                                                           | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                6 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_0[0]                                                                                                                                                                                           | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[11].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                    | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                         |                                                                                                                                                                                                                                                                                          |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/sRelayPrescaler0                                                                                                                                                                                                                          |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[12].InstSyncHandshake/iPushRising                                                                                                                                                                                            | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                4 |             19 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                             |               11 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[9].InstSyncHandshake/iPushRising                                                                                                                                                                                             | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                3 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[7].InstSyncHandshake/iPushRising                                                                                                                                                                                             | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                         |                                                                                                                                                                                                                                                                                          |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[6].InstSyncHandshake/iPushRising                                                                                                                                                                                             | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                6 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[5].InstSyncHandshake/iPushRising                                                                                                                                                                                             | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                7 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[11].InstSyncHandshake/iPushRising                                                                                                                                                                                            | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                4 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[8].InstSyncHandshake/iPushRising                                                                                                                                                                                             | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                6 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[10].InstSyncHandshake/iPushRising                                                                                                                                                                                            | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |                4 |             19 |
|  design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/DcoBufgClk                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                             |                7 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                           |                5 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |                6 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                            |                7 |             20 |
|  design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/DcoBufgClk                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                             |                6 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                                                                                                       |               13 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                                                       |               10 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                          |                                                                                                                                                                                                                                                                                          |                3 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                           | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                |                5 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                          | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                               |                4 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstSaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |                9 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |               10 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                         |                                                                                                                                                                                                                                                                                          |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                          |                4 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                           | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                7 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                                          |                7 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                                          |                6 |             22 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                            |                9 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[3].InstSyncHandshake/E[0]                                                                                                                                                                                                    | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |               11 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                8 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                           | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                4 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                             |               18 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                       | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                3 |             23 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     |                                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                                                                    |                5 |             23 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/AXI_S_to_DPTI_inst/p_1_in[22]                                                                                                                                                                                                                                  | design_1_i/AXI_DPTI_0/U0/SyncReset_SoftReset/SyncAsyncx/oSyncStages_reg[1]_0                                                                                                                                                                                                             |               14 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |                7 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                  | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                       |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                                   | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                5 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |               11 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/AD9648_SPI_inst/sTxVector[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                7 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                            |               10 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                               |                5 |             24 |
|  design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/DcoBufgClk                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                     |                7 |             24 |
|  design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/DcoBufgClk                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                3 |             24 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/DPTI_to_AXI_S_inst/pLengthRxCnt[23]_i_1_n_0                                                                                                                                                                                                                    | design_1_i/AXI_DPTI_0/U0/SyncReset_SoftReset/SyncAsyncx/AR[0]                                                                                                                                                                                                                            |                4 |             24 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/in_length_sync/SyncAsyncPushT/E[0]                                                                                                                                                                                                                             | design_1_i/AXI_DPTI_0/U0/in_control_sync/in0                                                                                                                                                                                                                                             |               10 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                            |                7 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                          |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                       |               11 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                          |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                            |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                  |               13 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                                 |               15 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                9 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_coelsc_reg                                         | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                                                        |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/E[0]                                                                                                                                                                                                                               | design_1_i/AXI_DPTI_0/U0/in_control_sync/in0                                                                                                                                                                                                                                             |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                8 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegRstR_reg_9[0]                                                                                                                                                                                           | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                6 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                9 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                               |                8 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                              |                7 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[3].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                     | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |               11 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                  |                8 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                   |                                                                                                                                                                                                                                                                                          |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                            |                6 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                9 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/GenerateHanshake[3].InstSyncHandshake/iPushRising                                                                                                                                                                                             | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |               10 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                    |                9 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                  |                7 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                             |               15 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                      |                                                                                                                                                                                                                                                                                          |               11 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                       |                5 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                                          |                5 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                8 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                  |                                                                                                                                                                                                                                                                                          |                9 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/Circular_Buffer_inst/xsTreadyFalling                                                                                                                                                                                                          | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstSaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |               12 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                8 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                6 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                  |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                5 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                          |               10 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                      |                6 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                |               19 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/Circular_Buffer_inst/s_axis_s2mm_tdata[31]_i_2_n_0                                                                                                                                                                                            | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstSaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |               13 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |               17 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                 | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                |               10 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                 | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                |                7 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                          | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                                                                 |                5 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                           | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                |                6 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_6                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |               10 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                   |                7 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                    | design_1_i/axi_dma_dpti/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                 |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                      | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                  |                8 |             32 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/AXI_S_to_DPTI_inst/pAuxTdata                                                                                                                                                                                                                                   | design_1_i/AXI_DPTI_0/U0/SyncReset_SoftReset/SyncAsyncx/oSyncStages_reg[1]_0                                                                                                                                                                                                             |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                    | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                     |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                           |                                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/Read_Req                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/p_1_out                                                                                                                                                                                                                                     |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                               |                                                                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvRegRdEn                                                                                                                                                                                                 | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Using_New_CacheInterface_for_AXI.read_req_done_reg                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/slv_reg_rden                                                                                                                                                                                                                       | design_1_i/AXI_DPTI_0/U0/axi_dpti_v1_0_AXI_LITE_inst/p_0_in__0                                                                                                                                                                                                                           |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                              |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                      | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                                           |                                                                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                             | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                             |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                           | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                        |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                8 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                                                                                          |                9 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                                           |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                           | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                8 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |               12 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                              |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                 | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                          |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |               11 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                              |               10 |             34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                              |               11 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             |                                                                                                                                                                                                                                                                                          |                9 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                           | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                           |                7 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                  | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                  |                8 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                              |               13 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                           |                                                                                                                                                                                                                                                                                          |                5 |             36 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/TX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                            |                                                                                                                                                                                                                                                                                          |                6 |             36 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/TX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                7 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                      | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                         |                5 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |               11 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                  | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr0                                      |               10 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                               | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                               |                6 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/RX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                8 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                             |               14 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/RX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                            |                                                                                                                                                                                                                                                                                          |                9 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegisters[0]_0[31]                                                                                                                                                                                          |                9 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                          | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                   |               13 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                     | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                        |               10 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               10 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                             |                7 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                             |               16 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                    |                8 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                          |                6 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                                                                          |                5 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                  |               11 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |               12 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                                                                          |                5 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                   |                                                                                                                                                                                                                                                                                          |                5 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                          |               10 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                             |               16 |             40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |               13 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                          |                8 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                          |                9 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                    | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                 |                8 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                             | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               12 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                           | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                        |                9 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                            | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               11 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                6 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                          |               10 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                       | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                7 |             41 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |               14 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |               13 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                      |               13 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                          |               13 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                            | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                            |                7 |             42 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                             |               19 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |               15 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/AD9648_SPI_inst/RST                                                                                                                                                                                                                       |               17 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                      | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                            |                8 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                             | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                   |                6 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                       |               12 |             45 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                           | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg              |               12 |             46 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |               19 |             47 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                             |               17 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                             |               23 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                             |               18 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]              |                                                                                                                                                                                                                                                                                          |               12 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[61]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                          |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                       |               15 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]             |                                                                                                                                                                                                                                                                                          |                7 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          |                                                                                                                                                                                                                                                                                          |                8 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[61]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                          |               12 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                          |                9 |             49 |
|  design_1_i/ZmodADC_0/ZmodADC1410_Controll_1/U0/DcoBufgClk                         |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |               15 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/dmacr_i_reg[2]                                                                                                                                                    | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                9 |             51 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |               14 |             52 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                        | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                8 |             52 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/axi_dma_ADC/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               21 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/AXI_DPTI_0/U0/TX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                7 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                             | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                                |                9 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                          | design_1_i/axi_dma_dpti/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                    |               12 |             56 |
|  design_1_i/AXI_DPTI_0/U0/PLL_Fb_InClk                                             | design_1_i/AXI_DPTI_0/U0/RX_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                7 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                       | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                             |                9 |             57 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                 | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               10 |             57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |               25 |             63 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                8 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                          |               19 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                                                                                          |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_7_in                                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                               |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |               18 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                                                                                          |               19 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                         |                                                                                                                                                                                                                                                                                          |                8 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                                        |               14 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               19 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                          |               14 |             65 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                     |                                                                                                                                                                                                                                                                                          |               16 |             65 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                          |               16 |             65 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                     |                                                                                                                                                                                                                                                                                          |               19 |             65 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_dpti/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               26 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                          |               20 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                     |                                                                                                                                                                                                                                                                                          |               20 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          |                                                                                                                                                                                                                                                                                          |               16 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |               14 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]              |                                                                                                                                                                                                                                                                                          |               19 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                       |               31 |             71 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]             |                                                                                                                                                                                                                                                                                          |               14 |             73 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                          |               13 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                |                                                                                                                                                                                                                                                                                          |               12 |             75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                     |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |               34 |             82 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  |                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                              |               30 |             91 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                |               29 |             93 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                              |               21 |             95 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |               35 |             95 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  |                                                                                                                                                                                                                                                                                          |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                              |               28 |             98 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                                 |               35 |             98 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                        |               27 |            100 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/ZmodADC_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |               25 |            103 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                          |               13 |            104 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                                          |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                                          |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                                          |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                                          |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |               34 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[27]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |               16 |            128 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |               40 |            128 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                         |                                                                                                                                                                                                                                                                                          |               40 |            132 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                          |               26 |            132 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |               41 |            144 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                                                                                          |               22 |            176 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                          |               45 |            178 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |               24 |            192 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |               76 |            221 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                  |              123 |            267 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         | design_1_i/ZmodADC_0/AXI_ZmodADC1410_1/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |               93 |            436 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |              556 |           1939 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_2_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |              708 |           2412 |
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


