library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity relogio is

	generic
	(
		DATA_WIDTH : natural := 8
	);

	port 
	(
		clk: 							in std_logic;
		reset: 						in std_logic;
		input:						in std_logic_vector((DATA_WIDTH-1) downto 0);
		output:						out std_logic_vector((DATA_WIDTH-1) downto 0);
	);

end entity;
