
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2026  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, clang++ 17.0.0 -fPIC -O3)

-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: wd.v
Parsing formal SystemVerilog input from `wd.v' to AST representation.
Storing AST representation for module `$abstract\watchdog_timer'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\watchdog_timer'.
Generating RTLIL representation for module `\watchdog_timer'.

2.2.1. Analyzing design hierarchy..
Top module:  \watchdog_timer

2.2.2. Analyzing design hierarchy..
Top module:  \watchdog_timer
Removing unused module `$abstract\watchdog_timer'.
Removed 1 unused modules.
Module watchdog_timer directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$wd.v:37$36 in module watchdog_timer.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 42 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\watchdog_timer.$proc$wd.v:71$212'.
  Set init value: \f_past_valid = 1'0
Found init rule in `\watchdog_timer.$proc$wd.v:27$208'.
  Set init value: \triggered = 1'0
  Set init value: \warning = 1'0
  Set init value: \counter = 0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~20 debug messages>

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\watchdog_timer.$proc$wd.v:71$212'.
Creating decoders for process `\watchdog_timer.$proc$wd.v:68$209'.
Creating decoders for process `\watchdog_timer.$proc$wd.v:27$208'.
Creating decoders for process `\watchdog_timer.$proc$wd.v:197$200'.
Creating decoders for process `\watchdog_timer.$proc$wd.v:196$197'.
Creating decoders for process `\watchdog_timer.$proc$wd.v:195$191'.
Creating decoders for process `\watchdog_timer.$proc$wd.v:194$187'.
Creating decoders for process `\watchdog_timer.$proc$wd.v:193$182'.
Creating decoders for process `\watchdog_timer.$proc$wd.v:192$179'.
Creating decoders for process `\watchdog_timer.$proc$wd.v:183$162'.
     1/1: $assert$wd.v:188$177_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:177$159'.
     1/1: $assert$wd.v:179$160_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:171$155'.
     1/1: $assert$wd.v:173$157_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:162$137'.
     1/1: $assert$wd.v:167$152_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:156$131'.
     1/1: $assert$wd.v:158$135_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:150$125'.
     1/1: $assert$wd.v:152$129_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:141$112'.
     1/3: $assert$wd.v:145$123_EN
     2/3: $assert$wd.v:144$121_EN
     3/3: $assert$wd.v:143$119_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:136$109'.
Creating decoders for process `\watchdog_timer.$proc$wd.v:127$99'.
     1/3: $assert$wd.v:131$106_EN
     2/3: $assert$wd.v:130$104_EN
     3/3: $assert$wd.v:129$102_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:121$95'.
     1/1: $assert$wd.v:123$97_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:115$92'.
     1/1: $assert$wd.v:117$93_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:106$76'.
     1/1: $assert$wd.v:111$90_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:100$72'.
     1/1: $assert$wd.v:102$74_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:91$59'.
     1/3: $assert$wd.v:95$70_EN
     2/3: $assert$wd.v:94$68_EN
     3/3: $assert$wd.v:93$66_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:82$49'.
     1/3: $assert$wd.v:86$56_EN
     2/3: $assert$wd.v:85$54_EN
     3/3: $assert$wd.v:84$52_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:76$44'.
     1/1: $assume$wd.v:78$47_EN
Creating decoders for process `\watchdog_timer.$proc$wd.v:72$43'.
Creating decoders for process `\watchdog_timer.$proc$wd.v:37$36'.
     1/3: $0\warning[0:0]
     2/3: $0\counter[31:0]
     3/3: $0\triggered[0:0]

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\watchdog_timer.$past$wd.v:197$28$0' using process `\watchdog_timer.$proc$wd.v:197$200'.
  created $dff cell `$procdff$298' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:197$29$0' using process `\watchdog_timer.$proc$wd.v:197$200'.
  created $dff cell `$procdff$299' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:195$27$0' using process `\watchdog_timer.$proc$wd.v:195$191'.
  created $dff cell `$procdff$300' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:185$21$0' using process `\watchdog_timer.$proc$wd.v:183$162'.
  created $dff cell `$procdff$301' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:185$22$0' using process `\watchdog_timer.$proc$wd.v:183$162'.
  created $dff cell `$procdff$302' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:186$23$0' using process `\watchdog_timer.$proc$wd.v:183$162'.
  created $dff cell `$procdff$303' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:186$24$0' using process `\watchdog_timer.$proc$wd.v:183$162'.
  created $dff cell `$procdff$304' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:187$25$0' using process `\watchdog_timer.$proc$wd.v:183$162'.
  created $dff cell `$procdff$305' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:188$26$0' using process `\watchdog_timer.$proc$wd.v:183$162'.
  created $dff cell `$procdff$306' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:164$15$0' using process `\watchdog_timer.$proc$wd.v:162$137'.
  created $dff cell `$procdff$307' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:164$16$0' using process `\watchdog_timer.$proc$wd.v:162$137'.
  created $dff cell `$procdff$308' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:165$17$0' using process `\watchdog_timer.$proc$wd.v:162$137'.
  created $dff cell `$procdff$309' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:165$18$0' using process `\watchdog_timer.$proc$wd.v:162$137'.
  created $dff cell `$procdff$310' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:166$19$0' using process `\watchdog_timer.$proc$wd.v:162$137'.
  created $dff cell `$procdff$311' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:167$20$0' using process `\watchdog_timer.$proc$wd.v:162$137'.
  created $dff cell `$procdff$312' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:142$12$0' using process `\watchdog_timer.$proc$wd.v:141$112'.
  created $dff cell `$procdff$313' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:142$13$0' using process `\watchdog_timer.$proc$wd.v:141$112'.
  created $dff cell `$procdff$314' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:142$14$0' using process `\watchdog_timer.$proc$wd.v:141$112'.
  created $dff cell `$procdff$315' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:128$11$0' using process `\watchdog_timer.$proc$wd.v:127$99'.
  created $dff cell `$procdff$316' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:108$6$0' using process `\watchdog_timer.$proc$wd.v:106$76'.
  created $dff cell `$procdff$317' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:108$7$0' using process `\watchdog_timer.$proc$wd.v:106$76'.
  created $dff cell `$procdff$318' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:109$8$0' using process `\watchdog_timer.$proc$wd.v:106$76'.
  created $dff cell `$procdff$319' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:109$9$0' using process `\watchdog_timer.$proc$wd.v:106$76'.
  created $dff cell `$procdff$320' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:110$10$0' using process `\watchdog_timer.$proc$wd.v:106$76'.
  created $dff cell `$procdff$321' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:92$3$0' using process `\watchdog_timer.$proc$wd.v:91$59'.
  created $dff cell `$procdff$322' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:92$4$0' using process `\watchdog_timer.$proc$wd.v:91$59'.
  created $dff cell `$procdff$323' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:92$5$0' using process `\watchdog_timer.$proc$wd.v:91$59'.
  created $dff cell `$procdff$324' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:83$2$0' using process `\watchdog_timer.$proc$wd.v:82$49'.
  created $dff cell `$procdff$325' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$wd.v:77$1$0' using process `\watchdog_timer.$proc$wd.v:76$44'.
  created $dff cell `$procdff$326' with positive edge clock.
Creating register for signal `\watchdog_timer.\f_past_valid' using process `\watchdog_timer.$proc$wd.v:72$43'.
  created $dff cell `$procdff$327' with positive edge clock.
Creating register for signal `\watchdog_timer.\triggered' using process `\watchdog_timer.$proc$wd.v:37$36'.
  created $dff cell `$procdff$328' with positive edge clock.
Creating register for signal `\watchdog_timer.\warning' using process `\watchdog_timer.$proc$wd.v:37$36'.
  created $dff cell `$procdff$329' with positive edge clock.
Creating register for signal `\watchdog_timer.\counter' using process `\watchdog_timer.$proc$wd.v:37$36'.
  created $dff cell `$procdff$330' with positive edge clock.

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `watchdog_timer.$proc$wd.v:71$212'.
Removing empty process `watchdog_timer.$proc$wd.v:68$209'.
Removing empty process `watchdog_timer.$proc$wd.v:27$208'.
Removing empty process `watchdog_timer.$proc$wd.v:197$200'.
Removing empty process `watchdog_timer.$proc$wd.v:196$197'.
Removing empty process `watchdog_timer.$proc$wd.v:195$191'.
Removing empty process `watchdog_timer.$proc$wd.v:194$187'.
Removing empty process `watchdog_timer.$proc$wd.v:193$182'.
Removing empty process `watchdog_timer.$proc$wd.v:192$179'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:183$162'.
Removing empty process `watchdog_timer.$proc$wd.v:183$162'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:177$159'.
Removing empty process `watchdog_timer.$proc$wd.v:177$159'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:171$155'.
Removing empty process `watchdog_timer.$proc$wd.v:171$155'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:162$137'.
Removing empty process `watchdog_timer.$proc$wd.v:162$137'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:156$131'.
Removing empty process `watchdog_timer.$proc$wd.v:156$131'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:150$125'.
Removing empty process `watchdog_timer.$proc$wd.v:150$125'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:141$112'.
Removing empty process `watchdog_timer.$proc$wd.v:141$112'.
Removing empty process `watchdog_timer.$proc$wd.v:136$109'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:127$99'.
Removing empty process `watchdog_timer.$proc$wd.v:127$99'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:121$95'.
Removing empty process `watchdog_timer.$proc$wd.v:121$95'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:115$92'.
Removing empty process `watchdog_timer.$proc$wd.v:115$92'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:106$76'.
Removing empty process `watchdog_timer.$proc$wd.v:106$76'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:100$72'.
Removing empty process `watchdog_timer.$proc$wd.v:100$72'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:91$59'.
Removing empty process `watchdog_timer.$proc$wd.v:91$59'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:82$49'.
Removing empty process `watchdog_timer.$proc$wd.v:82$49'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$wd.v:76$44'.
Removing empty process `watchdog_timer.$proc$wd.v:76$44'.
Removing empty process `watchdog_timer.$proc$wd.v:72$43'.
Found and cleaned up 5 empty switches in `\watchdog_timer.$proc$wd.v:37$36'.
Removing empty process `watchdog_timer.$proc$wd.v:37$36'.
Cleaned up 20 empty switches.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module watchdog_timer.
<suppressed ~30 debug messages>

2.4. Executing FUTURE pass.

2.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module watchdog_timer.

2.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \watchdog_timer..
Removed 3 unused cells and 115 unused wires.
<suppressed ~4 debug messages>

2.7. Executing CHECK pass (checking for obvious problems).
Checking module watchdog_timer...
Found and reported 0 problems.

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module watchdog_timer.

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\watchdog_timer'.
Computing hashes of 188 cells of `\watchdog_timer'.
Finding duplicate cells in `\watchdog_timer'.
Computing hashes of 171 cells of `\watchdog_timer'.
Finding duplicate cells in `\watchdog_timer'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \watchdog_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \watchdog_timer.
Performed a total of 0 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\watchdog_timer'.
Computing hashes of 171 cells of `\watchdog_timer'.
Finding duplicate cells in `\watchdog_timer'.
Computing hashes of 162 cells of `\watchdog_timer'.
Finding duplicate cells in `\watchdog_timer'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

2.8.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \watchdog_timer..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

2.8.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module watchdog_timer.

2.8.8. Rerunning OPT passes. (Maybe there is more to do..)

2.8.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \watchdog_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

2.8.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \watchdog_timer.
Performed a total of 0 changes.

2.8.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\watchdog_timer'.
Computing hashes of 162 cells of `\watchdog_timer'.
Finding duplicate cells in `\watchdog_timer'.
Removed a total of 0 cells.

2.8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \watchdog_timer..

2.8.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module watchdog_timer.

2.8.14. Finished fast OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell watchdog_timer.$div$wd.v:34$33 ($div).
Removed top 29 bits (of 32) from port A of cell watchdog_timer.$sub$wd.v:33$31 ($sub).
Removed top 24 bits (of 32) from port B of cell watchdog_timer.$gt$wd.v:35$34 ($gt).
Removed top 29 bits (of 32) from port B of cell watchdog_timer.$ge$wd.v:53$40 ($ge).
Removed top 31 bits (of 32) from port B of cell watchdog_timer.$add$wd.v:58$41 ($add).
Removed top 29 bits (of 32) from port B of cell watchdog_timer.$ge$wd.v:59$42 ($ge).
Removed top 29 bits (of 32) from port B of cell watchdog_timer.$lt$wd.v:101$73 ($lt).
Removed top 29 bits (of 32) from port B of cell watchdog_timer.$ge$wd.v:110$88 ($ge).
Removed top 29 bits (of 32) from port B of cell watchdog_timer.$le$wd.v:137$111 ($le).
Removed top 29 bits (of 32) from port B of cell watchdog_timer.$lt$wd.v:151$126 ($lt).
Removed top 29 bits (of 32) from port B of cell watchdog_timer.$gt$wd.v:157$132 ($gt).
Removed top 29 bits (of 32) from port B of cell watchdog_timer.$lt$wd.v:166$150 ($lt).
Removed top 31 bits (of 32) from port B of cell watchdog_timer.$add$wd.v:167$153 ($add).
Removed top 5 bits (of 8) from port B of cell watchdog_timer.$eq$wd.v:173$158 ($eq).
Removed top 29 bits (of 32) from port B of cell watchdog_timer.$lt$wd.v:187$175 ($lt).
Removed top 29 bits (of 32) from port B of cell watchdog_timer.$eq$wd.v:194$189 ($eq).
Removed top 29 bits (of 32) from port B of cell watchdog_timer.$eq$wd.v:196$199 ($eq).

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \watchdog_timer..

2.11. Executing MEMORY_COLLECT pass (generating $mem cells).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module watchdog_timer.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\watchdog_timer'.
Computing hashes of 162 cells of `\watchdog_timer'.
Finding duplicate cells in `\watchdog_timer'.
Removed a total of 0 cells.

2.12.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \watchdog_timer..

2.12.4. Finished fast OPT passes.

2.13. Printing statistics.

=== watchdog_timer ===

        +----------Local Count, excluding submodules.
        | 
      136 wires
      584 wire bits
       12 public wires
      112 public wire bits
        8 ports
       15 port bits
      162 cells
        2   $add
       31   $check
       33   $dff
        1   $div
        4   $eq
        3   $ge
        2   $gt
        2   $le
       33   $logic_and
       13   $logic_not
        1   $logic_or
        4   $lt
       29   $mux
        3   $not
        1   $sub

2.14. Executing CHECK pass (checking for obvious problems).
Checking module watchdog_timer...
Found and reported 0 problems.

3. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `watchdog_timer'. Setting top module to watchdog_timer.

3.1. Analyzing design hierarchy..
Top module:  \watchdog_timer

3.2. Analyzing design hierarchy..
Top module:  \watchdog_timer
Removed 0 unused modules.
Module watchdog_timer directly or indirectly contains formal properties -> setting "keep" attribute.

4. Executing jny backend.

5. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: c03267aa88, CPU: user 0.05s system 0.03s, MEM: 17.08 MB peak
Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, clang++ 17.0.0 -fPIC -O3)
Time spent: 25% 5x opt_clean (0 sec), 16% 6x opt_expr (0 sec), ...
