// Seed: 141705384
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4,
    output wire id_5
);
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output tri1 id_2,
    output wire id_3,
    input wand id_4,
    input tri0 id_5,
    input tri id_6,
    output tri id_7,
    output tri0 id_8,
    input tri id_9,
    output uwire id_10,
    output tri1 id_11,
    output supply1 id_12,
    output tri0 id_13,
    output wor id_14,
    input wire id_15,
    input wand id_16,
    input tri0 id_17,
    input wire id_18,
    input uwire id_19,
    output wor id_20,
    output wor id_21
    , id_25,
    input tri id_22,
    output uwire id_23
);
  module_0(
      id_20, id_9, id_18, id_19, id_22, id_12
  );
  always_ff @(posedge 1) id_25 = 1'h0;
endmodule
