# Thu Jan  4 22:43:14 2024


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 121MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 134MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 134MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 134MB)


@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_notrv_test\onelane_notrv_test.v":9:7:9:24|Found compile point of type hard on View view:work.OneLane_NoTRV_test(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.OneLane_NoTRV_test(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Start loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 174MB)


Finished loading ILMs (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 174MB)


Begin compile point sub-process log

@N: MF106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_notrv_test\onelane_notrv_test.v":9:7:9:24|Mapping Compile point view:work.OneLane_NoTRV_test(verilog) because 
		 RTL and/or Constraints changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 174MB)


#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 181MB)

Encoding state machine Data_Block_0.DataSource_Transcievers_0.TxMainLinkController_0.state_reg[0:2] (in view: work.Top(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine Data_Block_0.DataSource_Transcievers_0.RxMainLinkController_0.state_reg[0:4] (in view: work.Top(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:4] (in view: work.TxLaneControl(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd":388:8:388:9|Found counter in view:work.TxLaneControl(rtl) instance Counter_IlasSequence[7:0] 
Encoding state machine state_reg[0:4] (in view: work.RxLaneControl(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd":152:8:152:9|Found counter in view:work.RxLaneControl(rtl) instance fsm_timer[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd":360:4:360:5|Found counter in view:work.RxLaneControl(rtl) instance Counter_IlasSequence[7:0] 
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":348:4:348:5|Removing instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.read_index_control.RD_INDEX_3[0] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 204MB peak: 211MB)


Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 219MB peak: 219MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":318:6:318:7|Sequential instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded is reduced to a combinational gate by constant propagation.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 221MB peak: 245MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 226MB peak: 245MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 226MB peak: 245MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 226MB peak: 245MB)


Finished preparing to map (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 221MB peak: 245MB)


Finished technology mapping (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 263MB peak: 293MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:22s		     3.54ns		12783 /      2390

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 268MB peak: 293MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 269MB peak: 293MB)


End compile point sub-process log

@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns 
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.


##### START OF TIMING REPORT #####[
# Timing report written on Thu Jan  4 22:43:41 2024
#


Top view:               Top
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 5.445

                                                                                                          Requested     Estimated     Requested     Estimated               Clock                                                                    Clock                
Starting Clock                                                                                            Frequency     Frequency     Period        Period        Slack     Type                                                                     Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                  40.0 MHz      NA            25.000        NA            NA        generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup     
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                                                       160.0 MHz     NA            6.250         NA            NA        declared                                                                 default_clkgroup     
Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R       125.0 MHz     NA            8.000         NA            NA        declared                                                                 default_clkgroup     
Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R       125.0 MHz     NA            8.000         NA            NA        declared                                                                 default_clkgroup     
Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     125.0 MHz     NA            8.000         NA            NA        declared                                                                 default_clkgroup     
Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     125.0 MHz     NA            8.000         NA            NA        declared                                                                 default_clkgroup     
FTDI_CLK                                                                                                  100.0 MHz     NA            10.000        NA            NA        declared                                                                 default_clkgroup     
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                           100.0 MHz     219.5 MHz     10.000        4.555         5.445     inferred                                                                 Inferred_clkgroup_0_1
==========================================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                           |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      5.445  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                     Starting                                                                                                       Arrival          
Instance                                                                                                             Reference                                                           Type     Pin     Net                       Time        Slack
                                                                                                                     Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.WR_INDEX_0[0]                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       WR_INDEX_0[0]             0.201       5.445
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.WR_INDEX_0[7]                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       WR_INDEX_0[7]             0.218       5.471
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.WR_Enable_Vector_1[0]                 PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       WR_Enable_Vector_1[0]     0.201       5.484
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.WR_INDEX_0[5]                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       WR_INDEX_0[5]             0.218       5.513
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.FIFO_COUNT[2]                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       FIFO_COUNT[2]             0.201       5.516
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.WR_INDEX_0[1]                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       WR_INDEX_0[1]             0.218       5.526
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.WR_INDEX_0[4]                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       WR_INDEX_0[4]             0.218       5.534
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.read_index_control\.RD_INDEX_0[6]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_0[6]             0.218       5.545
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.read_index_control\.RD_INDEX_2[6]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_2[6]             0.218       5.545
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.WR_INDEX_1[0]                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       WR_INDEX_1[0]             0.218       5.567
=====================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                    Starting                                                                                                      Required          
Instance                                                                                                            Reference                                                           Type     Pin     Net                      Time         Slack
                                                                                                                    Clock                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       r_FIFO_DATA_235_9[0]     10.000       5.445
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       r_FIFO_DATA_235_9[1]     10.000       5.445
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       r_FIFO_DATA_235_9[2]     10.000       5.445
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235[3]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       r_FIFO_DATA_235_9[3]     10.000       5.445
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235[4]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       r_FIFO_DATA_235_9[4]     10.000       5.445
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235[5]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       r_FIFO_DATA_235_9[5]     10.000       5.445
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235[6]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       r_FIFO_DATA_235_9[6]     10.000       5.445
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235[7]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       r_FIFO_DATA_235_9[7]     10.000       5.445
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_210[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       r_FIFO_DATA_210_9[0]     10.000       5.471
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_210[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       r_FIFO_DATA_210_9[1]     10.000       5.471
====================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.555
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     5.445

    Number of logic level(s):                5
    Starting point:                          Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.WR_INDEX_0[0] / Q
    Ending point:                            Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235[0] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.WR_INDEX_0[0]                          SLE      Q        Out     0.201     0.201 f     -         
WR_INDEX_0[0]                                                                                                         Net      -        -       0.718     -           16        
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.r_FIFO_DATA_107_1_sqmuxa_1             CFG2     A        In      -         0.919 f     -         
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.r_FIFO_DATA_107_1_sqmuxa_1             CFG2     Y        Out     0.048     0.966 f     -         
r_FIFO_DATA_7_1_sqmuxa_1                                                                                              Net      -        -       0.803     -           26        
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.r_FIFO_DATA_11_1_sqmuxa_1_0            CFG3     C        In      -         1.770 f     -         
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.r_FIFO_DATA_11_1_sqmuxa_1_0            CFG3     Y        Out     0.145     1.915 f     -         
r_FIFO_DATA_11_1_sqmuxa_1_0                                                                                           Net      -        -       0.718     -           16        
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.r_FIFO_DATA_235_1_sqmuxa               CFG4     D        In      -         2.633 f     -         
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.r_FIFO_DATA_235_1_sqmuxa               CFG4     Y        Out     0.192     2.825 f     -         
r_FIFO_DATA_235_1_sqmuxa                                                                                              Net      -        -       0.650     -           10        
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235_9s2      CFG4     D        In      -         3.474 f     -         
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235_9s2      CFG4     Y        Out     0.192     3.666 f     -         
r_FIFO_DATA_235_9_sm0                                                                                                 Net      -        -       0.623     -           8         
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235_9[0]     CFG3     C        In      -         4.289 f     -         
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235_9[0]     CFG3     Y        Out     0.148     4.437 r     -         
r_FIFO_DATA_235_9[0]                                                                                                  Net      -        -       0.118     -           1         
Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store\.r_FIFO_DATA_235[0]       SLE      D        In      -         4.555 r     -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.555 is 0.925(20.3%) logic and 3.630(79.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":19:0:19:0|Timing constraint (to [get_cells { Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":20:0:20:0|Timing constraint (to [get_cells { Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":21:0:21:0|Timing constraint (to [get_cells { Communication_0.UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":22:0:22:0|Timing constraint (to [get_cells { Communication_0.UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":23:0:23:0|Timing constraint (to [get_cells { Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":24:0:24:0|Timing constraint (to [get_cells { Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":25:0:25:0|Timing constraint (to [get_cells { Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":26:0:26:0|Timing constraint (to [get_cells { Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":27:0:27:0|Timing constraint (to [get_cells { Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":28:0:28:0|Timing constraint (to [get_cells { Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":29:0:29:0|Timing constraint (to [get_cells { Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":30:0:30:0|Timing constraint (to [get_cells { Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C13_0.COREFIFO_C13_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":31:0:31:0|Timing constraint (to [get_cells { Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C13_0.COREFIFO_C13_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":32:0:32:0|Timing constraint (to [get_cells { Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":33:0:33:0|Timing constraint (to [get_cells { Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
None
Writing compile point status file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\OneLane_NoTRV_test\cpprop

Summary of Compile Points :
*************************** 
Name                   Status       Reason        
--------------------------------------------------
OneLane_NoTRV_test     Remapped     Design changed
==================================================

Process took 0h:00m:26s realtime, 0h:00m:26s cputime
# Thu Jan  4 22:43:41 2024

###########################################################]
