{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.07679,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09605,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0232113,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0192259,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0038138,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0192259,
	"finish__design__instance__count__class:macro": 132,
	"finish__design__instance__area__class:macro": 416463,
	"finish__design__instance__count__class:fill_cell": 357638,
	"finish__design__instance__area__class:fill_cell": 1.22043e+06,
	"finish__design__instance__count__class:tap_cell": 15142,
	"finish__design__instance__area__class:tap_cell": 4027.77,
	"finish__design__instance__count__class:clock_buffer": 5213,
	"finish__design__instance__area__class:clock_buffer": 6635.9,
	"finish__design__instance__count__class:timing_repair_buffer": 11298,
	"finish__design__instance__area__class:timing_repair_buffer": 17503.6,
	"finish__design__instance__count__class:inverter": 9743,
	"finish__design__instance__area__class:inverter": 7680.75,
	"finish__design__instance__count__class:clock_inverter": 2898,
	"finish__design__instance__area__class:clock_inverter": 2692.98,
	"finish__design__instance__count__class:sequential_cell": 20783,
	"finish__design__instance__area__class:sequential_cell": 113422,
	"finish__design__instance__count__class:multi_input_combinational_cell": 121413,
	"finish__design__instance__area__class:multi_input_combinational_cell": 193666,
	"finish__design__instance__count": 544260,
	"finish__design__instance__area": 1.98253e+06,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.0355889,
	"finish__timing__hold__ws": 0.050207,
	"finish__clock__skew__setup": 1.92806,
	"finish__clock__skew__hold": 0.240205,
	"finish__timing__drv__max_slew_limit": 0.26319,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.0713709,
	"finish__timing__drv__max_cap": 7,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.155856,
	"finish__power__switching__total": 0.036491,
	"finish__power__leakage__total": 0.0299604,
	"finish__power__total": 0.222308,
	"finish__design__io": 495,
	"finish__design__die__area": 2.25e+06,
	"finish__design__core__area": 2.06342e+06,
	"finish__design__instance__count": 186622,
	"finish__design__instance__area": 762092,
	"finish__design__instance__count__stdcell": 186490,
	"finish__design__instance__area__stdcell": 345628,
	"finish__design__instance__count__macros": 132,
	"finish__design__instance__area__macros": 416463,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.369335,
	"finish__design__instance__utilization__stdcell": 0.209859,
	"finish__design__rows": 5363,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 5363,
	"finish__design__sites": 5887456,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5887456,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}