Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b1214aecb5834bdfb4d38f6d4b7eee7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot raifes_top_tb_behav xil_defaultlib.raifes_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'id_subclass' [U:/vivado_ws/raifes_fpga_version1/raifes_fpga_version1.srcs/sources_1/imports/modules/raifes_cop/raifes_cop_top.v:376]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'debug_state' [U:/vivado_ws/raifes_fpga_version1/raifes_fpga_version1.srcs/sources_1/imports/tb/raifes_top.v:225]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
